DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "hsum_lib"
unitName "hsummci_pkg"
)
(DmPackageRef
library "hsum_lib"
unitName "hsum_pkg"
)
]
instances [
(Instance
name "tgen"
duLibraryName "hsum_lib"
duName "hsumtgen"
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "adder_latency_g"
)
]
mwi 0
uid 8012,0
)
(Instance
name "mci"
duLibraryName "hsum_lib"
duName "hsummci"
elements [
(GiElement
name "summer_g"
type "integer range 1 to 3"
value "summer_g"
)
]
mwi 0
uid 12194,0
)
(Instance
name "reset_sync"
duLibraryName "hsum_lib"
duName "hsumreset_sync"
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
]
mwi 0
uid 12814,0
)
(Instance
name "ddrin"
duLibraryName "hsum_lib"
duName "hsumddrin"
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
(GiElement
name "ddr_g"
type "natural range 1 to 3"
value "ddr_g"
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
e "-- Max number of harmonics that may be processed (including fundamental)."
)
]
mwi 0
uid 12952,0
)
(Instance
name "trep"
duLibraryName "hsum_lib"
duName "hsumtrep"
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "adder_latency_g"
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
)
]
mwi 0
uid 13085,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
frameInstances [
(FrameInstance
name "sumg"
lb "0"
rb "summer_g-1"
insts [
(Instance
name "summer"
duLibraryName "hsum_lib"
duName "hsumsummer"
elements [
(GiElement
name "summer_inst_g"
type "natural range 0 to 2"
value "s"
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "adder_latency_g"
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
)
]
mwi 0
uid 7764,0
)
]
)
]
libraryRefs [
"ieee"
"hsum_lib"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds\\hsum\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds\\hsum\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds\\hsum"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds\\hsum"
)
(vvPair
variable "date"
value "31/01/2024"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "31"
)
(vvPair
variable "entity_name"
value "hsum"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "01/31/24"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "09:57:54"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsum_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/HSUM/hsum_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/HSUM/hsum_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "hsum"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds\\hsum\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI21_2_DDR_FOP\\HSUM\\hsum_lib\\hds\\hsum\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "10:26:59"
)
(vvPair
variable "unit"
value "hsum"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 361,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,88625,-500,89375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,89000,0,89000"
pts [
"-500,89000"
"0,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "-5900,88500,-3000,89500"
st "clk_mc"
ju 2
blo "-3000,89300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clk_mc"
t "std_logic"
o 17
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,19800,223500,20600"
st "clk_mc           : std_logic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-3000,41625,-1500,42375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-1500,42000,-1000,42000"
pts [
"-1500,42000"
"-1000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-7000,41500,-4000,42500"
st "clk_sys"
ju 2
blo "-4000,42300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clock and reset."
preAdd 0
o 15
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,17400,223500,19000"
st "-- Clock and reset.
clk_sys          : std_logic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-2000,9625,-500,10375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-500,10000,0,10000"
pts [
"-500,10000"
"0,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "-7200,9500,-3000,10500"
st "data_valid"
ju 2
blo "-3000,10300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "data_valid"
t "std_logic"
o 6
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,9400,223500,10200"
st "data_valid       : std_logic"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "196500,14625,198000,15375"
)
(Line
uid 54,0
sl 0
ro 270
xt "196000,15000,196500,15000"
pts [
"196000,15000"
"196500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "199000,14500,202400,15500"
st "ddr_addr"
blo "199000,15300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,11000,234000,11800"
st "ddr_addr         : std_logic_vector(31 downto 0)"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,8625,-500,9375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,9000,0,9000"
pts [
"-500,9000"
"0,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-6300,8500,-3000,9500"
st "ddr_data"
ju 2
blo "-3000,9300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(512*ddr_g-1 downto 0)"
o 7
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,10200,238500,11000"
st "ddr_data         : std_logic_vector(512*ddr_g-1 downto 0)"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "196500,15625,198000,16375"
)
(Line
uid 82,0
sl 0
ro 270
xt "196000,16000,196500,16000"
pts [
"196000,16000"
"196500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "199000,15500,202400,16500"
st "ddr_read"
blo "199000,16300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "ddr_read"
t "std_logic"
posAdd 0
o 9
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,11800,223500,12600"
st "ddr_read         : std_logic"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "196500,6625,198000,7375"
)
(Line
uid 96,0
sl 0
ro 270
xt "196000,7000,196500,7000"
pts [
"196000,7000"
"196500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "199000,6500,203300,7500"
st "hsum_done"
blo "199000,7300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "hsum_done"
t "std_logic"
prec "-- Control outputs."
preAdd 0
posAdd 0
o 4
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,6200,223500,7800"
st "-- Control outputs.
hsum_done        : std_logic"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "-8300,15500,-3000,16500"
st "hsum_enable"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "hsum_enable"
t "std_logic"
eolc "-- Qualifies hsum_trigger and can also pause analysis run."
preAdd 0
posAdd 0
o 3
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,5400,253500,6200"
st "hsum_enable      : std_logic -- Qualifies hsum_trigger and can also pause analysis run."
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-2000,7625,-500,8375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-500,8000,0,8000"
pts [
"-500,8000"
"0,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-7300,7500,-3000,8500"
st "hsum_page"
ju 2
blo "-3000,8300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "hsum_page"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- Control inputs."
eolc "-- Offset for DDR address."
preAdd 0
posAdd 0
o 1
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,3000,247500,4600"
st "-- Control inputs.
hsum_page        : std_logic_vector(31 downto 0) -- Offset for DDR address."
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-2000,14625,-500,15375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-500,15000,0,15000"
pts [
"-500,15000"
"0,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "-8300,14500,-3000,15500"
st "hsum_trigger"
ju 2
blo "-3000,15300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "hsum_trigger"
t "std_logic"
eolc "-- Triggers analysis run(s)."
preAdd 0
posAdd 0
o 2
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,4600,238500,5400"
st "hsum_trigger     : std_logic -- Triggers analysis run(s)."
)
)
*21 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-2000,64625,-500,65375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-500,65000,0,65000"
pts [
"-500,65000"
"0,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "arial,8,0"
)
xt "-6000,64500,-3000,65500"
st "mcaddr"
ju 2
blo "-3000,65300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(17 downto 0)"
prec "-- Micro interface (Covnetics standard interface)."
preAdd 0
o 10
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,12600,235000,14200"
st "-- Micro interface (Covnetics standard interface).
mcaddr           : std_logic_vector(17 downto 0)"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-2000,65625,-500,66375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-500,66000,0,66000"
pts [
"-500,66000"
"0,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "arial,8,0"
)
xt "-6500,65500,-3000,66500"
st "mcdatain"
ju 2
blo "-3000,66300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,14200,234000,15000"
st "mcdatain         : std_logic_vector(31 downto 0)"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "196500,61625,198000,62375"
)
(Line
uid 180,0
sl 0
ro 270
xt "196000,62000,196500,62000"
pts [
"196000,62000"
"196500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "199000,61500,202900,62500"
st "mcdataout"
blo "199000,62300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
posAdd 0
o 14
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,16600,234000,17400"
st "mcdataout        : std_logic_vector(31 downto 0)"
)
)
*27 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "-2000,67625,-500,68375"
)
(Line
uid 194,0
sl 0
ro 270
xt "-500,68000,0,68000"
pts [
"-500,68000"
"0,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "arial,8,0"
)
xt "-5600,67500,-3000,68500"
st "mcms"
ju 2
blo "-3000,68300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "mcms"
t "std_logic"
o 13
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,15800,223500,16600"
st "mcms             : std_logic"
)
)
*29 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "-2000,66625,-500,67375"
)
(Line
uid 208,0
sl 0
ro 270
xt "-500,67000,0,67000"
pts [
"-500,67000"
"0,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "-5800,66500,-3000,67500"
st "mcrwn"
ju 2
blo "-3000,67300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
decl (Decl
n "mcrwn"
t "std_logic"
o 12
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,15000,223500,15800"
st "mcrwn            : std_logic"
)
)
*31 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "-2000,89625,-500,90375"
)
(Line
uid 222,0
sl 0
ro 270
xt "-500,90000,0,90000"
pts [
"-500,90000"
"0,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "-6600,89500,-3000,90500"
st "rst_mc_n"
ju 2
blo "-3000,90300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
decl (Decl
n "rst_mc_n"
t "std_logic"
o 18
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,20600,223500,21400"
st "rst_mc_n         : std_logic"
)
)
*33 (PortIoIn
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "-3000,127625,-1500,128375"
)
(Line
uid 236,0
sl 0
ro 270
xt "-1500,128000,-1000,128000"
pts [
"-1500,128000"
"-1000,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
font "arial,8,0"
)
xt "-7700,127500,-4000,128500"
st "rst_sys_n"
ju 2
blo "-4000,128300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 245,0
decl (Decl
n "rst_sys_n"
t "std_logic"
o 16
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,19000,223500,19800"
st "rst_sys_n        : std_logic"
)
)
*35 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-2000,10625,-500,11375"
)
(Line
uid 250,0
sl 0
ro 270
xt "-500,11000,0,11000"
pts [
"-500,11000"
"0,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "arial,8,0"
)
xt "-8100,10500,-3000,11500"
st "wait_request"
ju 2
blo "-3000,11300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 259,0
decl (Decl
n "wait_request"
t "std_logic"
prec "-- DDR Interface."
preAdd 0
o 5
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,7800,223500,9400"
st "-- DDR Interface.
wait_request     : std_logic"
)
)
*37 (Grouping
uid 303,0
optionalChildren [
*38 (CommentText
uid 305,0
shape (Rectangle
uid 306,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,92400,262000,94100"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 307,0
va (VaSet
bg "0,0,0"
)
xt "257200,92750,259300,93750"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 308,0
shape (Rectangle
uid 309,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "262000,95800,267000,106000"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 310,0
va (VaSet
bg "0,0,0"
)
xt "262300,96000,266700,104000"
st "
31/01/2024

29/08/2023

23/05/2019

23/10/2018


"
tm "CommentText"
wrapOption 3
visibleHeight 10200
visibleWidth 5000
)
position 3
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 311,0
shape (Rectangle
uid 312,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,94100,259000,95800"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 313,0
va (VaSet
bg "0,0,0"
)
xt "257000,94450,259000,95450"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 2000
)
position 4
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 314,0
shape (Rectangle
uid 315,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,95800,259000,106000"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 316,0
va (VaSet
bg "0,0,0"
)
xt "257300,96000,258700,104000"
st "
0.4

0.3

0.2

0.1


"
tm "CommentText"
wrapOption 3
visibleHeight 10200
visibleWidth 2000
)
position 3
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 317,0
shape (Rectangle
uid 318,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "259000,95800,262000,106000"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 319,0
va (VaSet
bg "0,0,0"
)
xt "259350,96000,261650,104000"
st "
RMD

RMD

RJH

RJH


"
tm "CommentText"
wrapOption 3
visibleHeight 10200
visibleWidth 3000
)
position 3
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 320,0
shape (Rectangle
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,90700,262000,92400"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 322,0
va (VaSet
bg "0,0,0"
)
xt "257200,91050,259300,92050"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 323,0
shape (Rectangle
uid 324,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "262000,89000,284000,90700"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 325,0
va (VaSet
bg "0,0,0"
)
xt "262200,89350,264700,90350"
st "
FDAS
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 326,0
shape (Rectangle
uid 327,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,89000,262000,90700"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 328,0
va (VaSet
bg "0,0,0"
)
xt "257200,89350,260200,90350"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 329,0
shape (Rectangle
uid 330,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "259000,94100,262000,95800"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 331,0
va (VaSet
bg "0,0,0"
)
xt "259550,94450,261450,95450"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 3000
)
position 4
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 332,0
shape (Rectangle
uid 333,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "267000,95800,284000,106000"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 334,0
va (VaSet
bg "0,0,0"
)
xt "267200,96000,280700,104000"
st "
Extra reset signal distrubution to aid 
timing closure for multiple summers
Distributed reset signal to eliminate 
recovery timing warnings
for up to 16 harmonics.
Added generic harmonic_g.
Initial revision.


"
tm "CommentText"
wrapOption 3
visibleHeight 10200
visibleWidth 17000
)
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 335,0
shape (Rectangle
uid 336,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "262000,90700,284000,92400"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 337,0
va (VaSet
bg "0,0,0"
)
xt "262200,91050,268900,92050"
st "
HSUM Top Level
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 338,0
shape (Rectangle
uid 339,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "225000,89000,257000,106000"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 340,0
va (VaSet
font "Courier New,6,0"
)
xt "225600,92600,256400,102400"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 17000
visibleWidth 32000
)
position 4
titleBlock 1
)
*50 (CommentText
uid 341,0
shape (Rectangle
uid 342,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "262000,92400,284000,94100"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 343,0
va (VaSet
bg "0,0,0"
)
xt "262200,92750,271700,93750"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 344,0
shape (Rectangle
uid 345,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "262000,94100,267000,95800"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 346,0
va (VaSet
bg "0,0,0"
)
xt "263400,94450,265600,95450"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 5000
)
position 4
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 347,0
shape (Rectangle
uid 348,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "267000,94100,284000,95800"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 349,0
va (VaSet
bg "0,0,0"
)
xt "272150,94450,278850,95450"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 1700
visibleWidth 17000
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 304,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "225000,89000,284000,106000"
)
oxt "14000,39000,73000,49000"
)
*53 (Frame
uid 1101,0
shape (RectFrame
uid 1102,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "69000,67000,94000,95000"
)
title (TextAssociate
uid 1103,0
ps "TopLeftStrategy"
text (MLText
uid 1104,0
va (VaSet
font "arial,8,0"
)
xt "69100,65500,86900,66500"
st "sumg: FOR s IN 0 TO summer_g-1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 1105,0
ps "TopLeftStrategy"
shape (Rectangle
uid 1106,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "69400,67300,70600,68700"
)
num (Text
uid 1107,0
va (VaSet
font "arial,8,0"
)
xt "69600,67500,70400,68500"
st "1"
blo "69600,68300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 1108,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 1109,0
va (VaSet
font "arial,8,1"
)
xt "88000,95000,95900,96000"
st "Frame Declarations"
blo "88000,95800"
)
*55 (MLText
uid 1110,0
va (VaSet
font "arial,8,0"
)
xt "88000,96000,88000,96000"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "summer_g-1"
)
*56 (Net
uid 1116,0
lang 2
decl (Decl
n "new_sum_s"
t "std_logic"
eolc "-- Starts a summing run."
preAdd 0
posAdd 0
o 20
suid 26,0
)
declText (MLText
uid 1117,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,23200,240000,24000"
st "signal new_sum_s        : std_logic -- Starts a summing run."
)
)
*57 (Net
uid 1122,0
lang 2
decl (Decl
n "analysis_run_s"
t "std_logic"
eolc "-- Indicates run 1 or run 2."
preAdd 0
posAdd 0
o 19
suid 27,0
)
declText (MLText
uid 1123,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,22400,242000,23200"
st "signal analysis_run_s   : std_logic -- Indicates run 1 or run 2."
)
)
*58 (Net
uid 1128,0
lang 2
decl (Decl
n "h_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of harmonics to process for current run."
preAdd 0
posAdd 0
o 21
suid 28,0
)
declText (MLText
uid 1129,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,24000,262500,24800"
st "signal h_s              : std_logic_vector(3 downto 0) -- Number of harmonics to process for current run."
)
)
*59 (Net
uid 1134,0
lang 2
decl (Decl
n "a_s"
t "vector_4_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital slopes for current run."
preAdd 0
posAdd 0
o 22
suid 29,0
)
declText (MLText
uid 1135,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,24800,262000,25600"
st "signal a_s              : vector_4_array_t(0 to summer_g-1) -- Number of orbital slopes for current run."
)
)
*60 (Net
uid 1140,0
lang 2
decl (Decl
n "p_en_s"
t "vector_5_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration values for current run."
preAdd 0
posAdd 0
o 23
suid 30,0
)
declText (MLText
uid 1141,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,25600,268500,26400"
st "signal p_en_s           : vector_5_array_t(0 to summer_g-1) -- Number of orbital acceleration values for current run."
)
)
*61 (Net
uid 1148,0
lang 2
decl (Decl
n "t_set_s"
t "std_logic"
eolc "-- Threshold set to use."
preAdd 0
posAdd 0
o 24
suid 31,0
)
declText (MLText
uid 1149,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,26400,240000,27200"
st "signal t_set_s          : std_logic -- Threshold set to use."
)
)
*62 (Net
uid 1154,0
lang 1
decl (Decl
n "m_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 25
suid 32,0
)
declText (MLText
uid 1155,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,27200,237500,28000"
st "signal m_s              : std_logic_vector(31 downto 0)"
)
)
*63 (Net
uid 1178,0
lang 1
decl (Decl
n "hsel_s"
t "hsel_out_t"
preAdd 0
posAdd 0
o 26
suid 33,0
)
declText (MLText
uid 1179,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,28000,227500,28800"
st "signal hsel_s           : hsel_out_t"
)
)
*64 (Net
uid 1184,0
lang 1
decl (Decl
n "tsel_s"
t "tsel_out_t"
preAdd 0
posAdd 0
o 27
suid 34,0
)
declText (MLText
uid 1185,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,28800,227500,29600"
st "signal tsel_s           : tsel_out_t"
)
)
*65 (Net
uid 1190,0
lang 2
decl (Decl
n "hpsel_s"
t "std_logic_vector"
b "(summer_g*harmonic_g*7-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 28
suid 35,0
)
declText (MLText
uid 1191,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,29600,248000,30400"
st "signal hpsel_s          : std_logic_vector(summer_g*harmonic_g*7-1 DOWNTO 0)"
)
)
*66 (Net
uid 1192,0
lang 2
decl (Decl
n "hpsel_en_s"
t "std_logic_vector"
b "(summer_g*harmonic_g-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 29
suid 36,0
)
declText (MLText
uid 1193,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,30400,247000,31200"
st "signal hpsel_en_s       : std_logic_vector(summer_g*harmonic_g-1 DOWNTO 0)"
)
)
*67 (Net
uid 1194,0
lang 2
decl (Decl
n "tc_s"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)-1 DOWNTO 0)"
eolc "-- Indication threshold has been crossed for each column."
preAdd 0
posAdd 0
o 30
suid 37,0
)
declText (MLText
uid 1195,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,31200,284500,32000"
st "signal tc_s             : std_logic_vector(summer_g*last_column_c(harmonic_g-1)-1 DOWNTO 0) -- Indication threshold has been crossed for each column."
)
)
*68 (Net
uid 1196,0
lang 2
decl (Decl
n "row_info_s"
t "std_logic_vector"
b "(summer_g*harmonic_g*7-1 DOWNTO 0)"
eolc "-- Row number for each harmonic."
preAdd 0
posAdd 0
o 31
suid 38,0
)
declText (MLText
uid 1197,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,32000,264500,32800"
st "signal row_info_s       : std_logic_vector(summer_g*harmonic_g*7-1 DOWNTO 0) -- Row number for each harmonic."
)
)
*69 (Net
uid 1198,0
lang 2
decl (Decl
n "pwr_s"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)*32-1 DOWNTO 0)"
eolc "-- Summed power for each column."
preAdd 0
posAdd 0
o 32
suid 39,0
)
declText (MLText
uid 1199,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,32800,273500,33600"
st "signal pwr_s            : std_logic_vector(summer_g*last_column_c(harmonic_g-1)*32-1 DOWNTO 0) -- Summed power for each column."
)
)
*70 (Net
uid 1200,0
lang 2
decl (Decl
n "last_result_s"
t "std_logic_vector"
b "(summer_g-1 DOWNTO 0)"
eolc "-- Indicates last result of last ambiguity slope."
preAdd 0
posAdd 0
o 33
suid 40,0
)
declText (MLText
uid 1201,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,33600,266500,34400"
st "signal last_result_s    : std_logic_vector(summer_g-1 DOWNTO 0) -- Indicates last result of last ambiguity slope."
)
)
*71 (HdlText
uid 1232,0
optionalChildren [
*72 (EmbeddedText
uid 1274,0
commentText (CommentText
uid 1275,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1276,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "98000,86000,126000,103000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1277,0
va (VaSet
font "arial,8,0"
)
xt "98200,86200,125300,100200"
st "
-- eb1 1
-- OR together the micro read back buses from the SUMMER modules.
or1 : if summer_g = 1 generate
  hpsel : hpsel_rd_or_s <= hpsel_rd_s(0);
  tsel  : tsel_rd_or_s  <= tsel_rd_s(0);
end generate or1;
or2 : if summer_g = 2 generate
  hpsel : hpsel_rd_or_s <= hpsel_rd_s(0) or hpsel_rd_s(1);
  tsel  : tsel_rd_or_s  <= tsel_rd_s(0) or tsel_rd_s(1);
end generate or2;
or3 : if summer_g = 3 generate
  hpsel : hpsel_rd_or_s <= hpsel_rd_s(0) or hpsel_rd_s(1) or hpsel_rd_s(2);
  tsel  : tsel_rd_or_s  <= tsel_rd_s(0) or tsel_rd_s(1) or tsel_rd_s(2);
end generate or3;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 17000
visibleWidth 28000
)
)
)
]
shape (Rectangle
uid 2115,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "102000,82000,110000,85000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1234,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 1235,0
va (VaSet
font "arial,8,1"
)
xt "105150,83000,106850,84000"
st "eb1"
blo "105150,83800"
tm "HdlTextNameMgr"
)
*74 (Text
uid 1236,0
va (VaSet
font "arial,8,1"
)
xt "105150,84000,105950,85000"
st "1"
blo "105150,84800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1237,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "102250,83250,103750,84750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*75 (Net
uid 1266,0
decl (Decl
n "tsel_rd_s"
t "tsel_rd_t"
o 34
suid 44,0
)
declText (MLText
uid 1267,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,34400,227000,35200"
st "signal tsel_rd_s        : tsel_rd_t"
)
)
*76 (Net
uid 1358,0
lang 1
decl (Decl
n "t_filter_en_s"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 57,0
)
declText (MLText
uid 1359,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,35200,227000,36000"
st "signal t_filter_en_s    : std_logic"
)
)
*77 (Net
uid 1390,0
decl (Decl
n "hpsel_rd_s"
t "hpsel_rd_t"
o 36
suid 58,0
)
declText (MLText
uid 1391,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,36000,227500,36800"
st "signal hpsel_rd_s       : hpsel_rd_t"
)
)
*78 (Net
uid 1392,0
lang 1
decl (Decl
n "hpsel_rd_or_s"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 37
suid 59,0
)
declText (MLText
uid 1393,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,36800,237000,37600"
st "signal hpsel_rd_or_s    : std_logic_vector(6 downto 0)"
)
)
*79 (Net
uid 1394,0
decl (Decl
n "tsel_rd_or_s"
t "std_logic_vector"
b "(31 downto 0)"
o 38
suid 60,0
)
declText (MLText
uid 1395,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,37600,237500,38400"
st "signal tsel_rd_or_s     : std_logic_vector(31 downto 0)"
)
)
*80 (Net
uid 1408,0
lang 2
decl (Decl
n "new_col_s"
t "std_logic"
eolc "-- Starts reading a new set of columns."
preAdd 0
posAdd 0
o 39
suid 61,0
)
declText (MLText
uid 1409,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,38400,247500,39200"
st "signal new_col_s        : std_logic -- Starts reading a new set of columns."
)
)
*81 (Net
uid 1438,0
lang 2
decl (Decl
n "save_done_s"
t "std_logic"
eolc "-- Indicates saving of results is complete."
preAdd 0
posAdd 0
o 40
suid 64,0
)
declText (MLText
uid 1439,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,39200,249500,40000"
st "signal save_done_s      : std_logic -- Indicates saving of results is complete."
)
)
*82 (Net
uid 1444,0
lang 2
decl (Decl
n "clear_results_s"
t "std_logic"
eolc "-- Indicates to clear results at start of run."
preAdd 0
posAdd 0
o 41
suid 65,0
)
declText (MLText
uid 1445,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,40000,251000,40800"
st "signal clear_results_s  : std_logic -- Indicates to clear results at start of run."
)
)
*83 (Net
uid 1450,0
lang 2
decl (Decl
n "save_results_s"
t "std_logic"
eolc "-- Indicates to store results at end of analysis run."
preAdd 0
posAdd 0
o 42
suid 66,0
)
declText (MLText
uid 1451,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,40800,254500,41600"
st "signal save_results_s   : std_logic -- Indicates to store results at end of analysis run."
)
)
*84 (Net
uid 1456,0
lang 2
decl (Decl
n "triggered_s"
t "std_logic"
eolc "-- Indicates rising edge on hsum_trigger input."
preAdd 0
posAdd 0
o 43
suid 67,0
)
declText (MLText
uid 1457,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,41600,251500,42400"
st "signal triggered_s      : std_logic -- Indicates rising edge on hsum_trigger input."
)
)
*85 (Net
uid 1610,0
lang 2
decl (Decl
n "done_sum_s"
t "std_logic_vector"
b "(summer_g-1 downto 0)"
eolc "-- SUMMER has completed processing FOP."
preAdd 0
posAdd 0
o 44
suid 71,0
)
declText (MLText
uid 1611,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,42400,261500,43200"
st "signal done_sum_s       : std_logic_vector(summer_g-1 downto 0) -- SUMMER has completed processing FOP."
)
)
*86 (Net
uid 1630,0
lang 1
decl (Decl
n "dm_cnt_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 72,0
)
declText (MLText
uid 1631,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,43200,227000,44000"
st "signal dm_cnt_reset_s   : std_logic"
)
)
*87 (Net
uid 1636,0
lang 1
decl (Decl
n "exc_s"
t "exc_out_t"
preAdd 0
posAdd 0
o 46
suid 73,0
)
declText (MLText
uid 1637,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,44000,227000,44800"
st "signal exc_s            : exc_out_t"
)
)
*88 (Net
uid 1642,0
lang 1
decl (Decl
n "results_s"
t "results_out_t"
preAdd 0
posAdd 0
o 47
suid 74,0
)
declText (MLText
uid 1643,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,44800,229000,45600"
st "signal results_s        : results_out_t"
)
)
*89 (Net
uid 1648,0
lang 2
decl (Decl
n "exc_rd_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 48
suid 75,0
)
declText (MLText
uid 1649,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,45600,237500,46400"
st "signal exc_rd_s         : std_logic_vector(31 downto 0)"
)
)
*90 (Net
uid 1654,0
lang 2
decl (Decl
n "dm_cnt_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 49
suid 76,0
)
declText (MLText
uid 1655,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,46400,237500,47200"
st "signal dm_cnt_s         : std_logic_vector(31 downto 0)"
)
)
*91 (Net
uid 1660,0
lang 2
decl (Decl
n "results_rd_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 50
suid 77,0
)
declText (MLText
uid 1661,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,47200,237500,48000"
st "signal results_rd_s     : std_logic_vector(31 downto 0)"
)
)
*92 (Net
uid 1685,0
lang 2
decl (Decl
n "done_read_s"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 78,0
)
declText (MLText
uid 1686,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,48000,227000,48800"
st "signal done_read_s      : std_logic"
)
)
*93 (Net
uid 2430,0
lang 2
decl (Decl
n "fop_row_s"
t "std_logic_vector"
b "(6 downto 0)"
eolc "-- Number of harmonics to process for current run."
preAdd 0
posAdd 0
o 52
suid 89,0
)
declText (MLText
uid 2431,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,48800,262500,49600"
st "signal fop_row_s        : std_logic_vector(6 downto 0) -- Number of harmonics to process for current run."
)
)
*94 (BundleNet
uid 4073,0
bundleNetName "cfg_bundle"
bundleContents [
*95 (Wire
uid 9524,0
shape (OrthoPolyLine
uid 9525,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9527,0
sl 0
va (VaSet
)
xt "0,0,6200,1000"
st "dm_cnt_reset_s"
blo "0,800"
tm "WireNameMgr"
)
)
on &86
)
*96 (Wire
uid 9528,0
shape (OrthoPolyLine
uid 9529,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9531,0
sl 0
va (VaSet
)
xt "0,0,2400,1000"
st "exc_s"
blo "0,800"
tm "WireNameMgr"
)
)
on &87
)
*97 (Wire
uid 9532,0
shape (OrthoPolyLine
uid 9533,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9535,0
sl 0
va (VaSet
)
xt "0,0,3500,1000"
st "results_s"
blo "0,800"
tm "WireNameMgr"
)
)
on &88
)
*98 (Wire
uid 9536,0
shape (OrthoPolyLine
uid 9537,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9539,0
sl 0
va (VaSet
)
xt "0,0,6200,1000"
st "fop_col_offset_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *99 (Net
uid 4335,0
lang 1
decl (Decl
n "fop_col_offset_s"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 67
suid 122,0
)
declText (MLText
uid 4336,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,60800,237000,61600"
st "signal fop_col_offset_s : std_logic_vector(8 downto 0)"
)
)
)
*100 (Wire
uid 9540,0
shape (OrthoPolyLine
uid 9541,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9543,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "fop_row_2_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *101 (Net
uid 4333,0
lang 1
decl (Decl
n "fop_row_2_s"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 66
suid 121,0
)
declText (MLText
uid 4334,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,60000,237000,60800"
st "signal fop_row_2_s      : std_logic_vector(6 downto 0)"
)
)
)
*102 (Wire
uid 9544,0
shape (OrthoPolyLine
uid 9545,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9547,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "fop_row_1_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *103 (Net
uid 4331,0
lang 1
decl (Decl
n "fop_row_1_s"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 65
suid 120,0
)
declText (MLText
uid 4332,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,59200,237000,60000"
st "signal fop_row_1_s      : std_logic_vector(6 downto 0)"
)
)
)
*104 (Wire
uid 9548,0
shape (OrthoPolyLine
uid 9549,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9551,0
sl 0
va (VaSet
)
xt "0,0,5100,1000"
st "thresh_set_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *105 (Net
uid 4329,0
lang 1
decl (Decl
n "thresh_set_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 64
suid 119,0
)
declText (MLText
uid 4330,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,58400,237500,59200"
st "signal thresh_set_s     : std_logic_vector(21 downto 0)"
)
)
)
*106 (Wire
uid 9552,0
shape (OrthoPolyLine
uid 9553,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9555,0
sl 0
va (VaSet
)
xt "0,0,3600,1000"
st "p_en_2_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *107 (Net
uid 4327,0
lang 1
decl (Decl
n "p_en_2_s"
t "vector_5_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 63
suid 118,0
)
declText (MLText
uid 4328,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,57600,239500,58400"
st "signal p_en_2_s         : vector_5_array_t(0 to summer_g-1)"
)
)
)
*108 (Wire
uid 9556,0
shape (OrthoPolyLine
uid 9557,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9559,0
sl 0
va (VaSet
)
xt "0,0,3600,1000"
st "p_en_1_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *109 (Net
uid 4325,0
lang 1
decl (Decl
n "p_en_1_s"
t "vector_5_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 62
suid 117,0
)
declText (MLText
uid 4326,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,56800,239500,57600"
st "signal p_en_1_s         : vector_5_array_t(0 to summer_g-1)"
)
)
)
*110 (Wire
uid 9560,0
shape (OrthoPolyLine
uid 9561,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9563,0
sl 0
va (VaSet
)
xt "0,0,4900,1000"
st "t_filter_en_s"
blo "0,800"
tm "WireNameMgr"
)
)
on &76
)
*111 (Wire
uid 9564,0
shape (OrthoPolyLine
uid 9565,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9567,0
sl 0
va (VaSet
)
xt "0,0,2400,1000"
st "a_2_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *112 (Net
uid 4323,0
lang 1
decl (Decl
n "a_2_s"
t "vector_4_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 61
suid 116,0
)
declText (MLText
uid 4324,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,56000,239500,56800"
st "signal a_2_s            : vector_4_array_t(0 to summer_g-1)"
)
)
)
*113 (Wire
uid 9568,0
shape (OrthoPolyLine
uid 9569,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9571,0
sl 0
va (VaSet
)
xt "0,0,2400,1000"
st "a_1_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *114 (Net
uid 4321,0
lang 1
decl (Decl
n "a_1_s"
t "vector_4_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 60
suid 115,0
)
declText (MLText
uid 4322,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,55200,239500,56000"
st "signal a_1_s            : vector_4_array_t(0 to summer_g-1)"
)
)
)
*115 (Wire
uid 9572,0
shape (OrthoPolyLine
uid 9573,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9575,0
sl 0
va (VaSet
)
xt "0,0,2400,1000"
st "h_2_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *116 (Net
uid 4319,0
lang 1
decl (Decl
n "h_2_s"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 59
suid 114,0
)
declText (MLText
uid 4320,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,54400,237000,55200"
st "signal h_2_s            : std_logic_vector(3 downto 0)"
)
)
)
*117 (Wire
uid 9576,0
shape (OrthoPolyLine
uid 9577,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9579,0
sl 0
va (VaSet
)
xt "0,0,2400,1000"
st "h_1_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *118 (Net
uid 4317,0
lang 1
decl (Decl
n "h_1_s"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 58
suid 113,0
)
declText (MLText
uid 4318,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,53600,237000,54400"
st "signal h_1_s            : std_logic_vector(3 downto 0)"
)
)
)
*119 (Wire
uid 9580,0
shape (OrthoPolyLine
uid 9581,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9583,0
sl 0
va (VaSet
)
xt "0,0,4600,1000"
st "b_stop_2_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *120 (Net
uid 4315,0
lang 1
decl (Decl
n "b_stop_2_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 57
suid 112,0
)
declText (MLText
uid 4316,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,52800,237500,53600"
st "signal b_stop_2_s       : std_logic_vector(21 downto 0)"
)
)
)
*121 (Wire
uid 9584,0
shape (OrthoPolyLine
uid 9585,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9587,0
sl 0
va (VaSet
)
xt "0,0,4700,1000"
st "b_start_2_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *122 (Net
uid 4313,0
lang 1
decl (Decl
n "b_start_2_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 56
suid 111,0
)
declText (MLText
uid 4314,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,52000,237500,52800"
st "signal b_start_2_s      : std_logic_vector(21 downto 0)"
)
)
)
*123 (Wire
uid 9588,0
shape (OrthoPolyLine
uid 9589,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9591,0
sl 0
va (VaSet
)
xt "0,0,4600,1000"
st "b_stop_1_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *124 (Net
uid 4311,0
lang 1
decl (Decl
n "b_stop_1_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 55
suid 110,0
)
declText (MLText
uid 4312,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,51200,237500,52000"
st "signal b_stop_1_s       : std_logic_vector(21 downto 0)"
)
)
)
*125 (Wire
uid 9592,0
shape (OrthoPolyLine
uid 9593,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9595,0
sl 0
va (VaSet
)
xt "0,0,4700,1000"
st "b_start_1_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *126 (Net
uid 4309,0
lang 1
decl (Decl
n "b_start_1_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 54
suid 109,0
)
declText (MLText
uid 4310,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,50400,237500,51200"
st "signal b_start_1_s      : std_logic_vector(21 downto 0)"
)
)
)
*127 (Wire
uid 9596,0
shape (OrthoPolyLine
uid 9597,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9599,0
sl 0
va (VaSet
)
xt "0,0,3000,1000"
st "a_set_s"
blo "0,800"
tm "WireNameMgr"
)
)
on *128 (Net
uid 4307,0
lang 1
decl (Decl
n "a_set_s"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 108,0
)
declText (MLText
uid 4308,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,49600,227000,50400"
st "signal a_set_s          : std_logic"
)
)
)
]
)
&128
&126
&124
&122
&120
&118
&116
&114
&112
&109
&107
&105
&103
&101
&99
*129 (Net
uid 5365,0
lang 2
decl (Decl
n "done_req_s"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 125,0
)
declText (MLText
uid 5366,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,61600,227000,62400"
st "signal done_req_s       : std_logic"
)
)
*130 (Net
uid 5949,0
lang 2
decl (Decl
n "ddrin_rd_page_s"
t "std_logic_vector"
b "(1 downto 0)"
eolc "-- RAM page to use when SUMMER is reading FOP data."
preAdd 0
posAdd 0
o 69
suid 127,0
)
declText (MLText
uid 5950,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,62400,263000,63200"
st "signal ddrin_rd_page_s  : std_logic_vector(1 downto 0) -- RAM page to use when SUMMER is reading FOP data."
)
)
*131 (Net
uid 6381,0
lang 2
decl (Decl
n "seed_col_read_s"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set to read."
preAdd 0
posAdd 0
o 70
suid 128,0
)
declText (MLText
uid 6382,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,63200,254500,64000"
st "signal seed_col_read_s  : std_logic_vector(21 downto 0) -- First column of a set to read."
)
)
*132 (Net
uid 6389,0
lang 2
decl (Decl
n "seed_col_sum_s"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set being summed."
preAdd 0
posAdd 0
o 71
suid 130,0
)
declText (MLText
uid 6390,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,64000,257000,64800"
st "signal seed_col_sum_s   : std_logic_vector(21 downto 0) -- First column of a set being summed."
)
)
*133 (Net
uid 7314,0
lang 2
decl (Decl
n "data_sum_s"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)*32-1 downto 0)"
prec "-- Data to SUMMER."
preAdd 0
posAdd 0
o 72
suid 136,0
)
declText (MLText
uid 7315,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,64800,257000,66400"
st "-- Data to SUMMER.
signal data_sum_s       : std_logic_vector(summer_g*last_column_c(harmonic_g-1)*32-1 downto 0)"
)
)
*134 (SaComponent
uid 7764,0
optionalChildren [
*135 (CptPort
uid 7676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7677,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,71625,73000,72375"
)
tg (CPTG
uid 7678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7679,0
va (VaSet
font "arial,8,0"
)
xt "74000,71500,77700,72500"
st "new_sum"
blo "74000,72300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "new_sum"
t "std_logic"
prec "-- Control and configuration inputs."
eolc "-- Trigger to start summing."
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*136 (CptPort
uid 7680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7681,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,72625,73000,73375"
)
tg (CPTG
uid 7682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7683,0
va (VaSet
font "arial,8,0"
)
xt "74000,72500,79100,73500"
st "analysis_run"
blo "74000,73300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "analysis_run"
t "std_logic"
eolc "-- Indicates the analysis run number."
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*137 (CptPort
uid 7684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7685,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,77625,73000,78375"
)
tg (CPTG
uid 7686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7687,0
va (VaSet
font "arial,8,0"
)
xt "74000,77500,77000,78500"
st "h : (3:0)"
blo "74000,78300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "h"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of harmonics to process."
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*138 (CptPort
uid 7688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7689,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,79625,73000,80375"
)
tg (CPTG
uid 7690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7691,0
va (VaSet
font "arial,8,0"
)
xt "74000,79500,78600,80500"
st "p_en : (4:0)"
blo "74000,80300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "p_en"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- Number of orbital acceleration values to process."
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*139 (CptPort
uid 7692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7693,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,78625,73000,79375"
)
tg (CPTG
uid 7694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7695,0
va (VaSet
font "arial,8,0"
)
xt "74000,78500,77000,79500"
st "a : (3:0)"
blo "74000,79300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "a"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of orbital acceleration ambiguity slopes to process."
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*140 (CptPort
uid 7696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7697,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,81625,73000,82375"
)
tg (CPTG
uid 7698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7699,0
va (VaSet
font "arial,8,0"
)
xt "74000,81500,76000,82500"
st "t_set"
blo "74000,82300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "t_set"
t "std_logic"
eolc "-- Selects low or high frequency threshold sets."
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*141 (CptPort
uid 7700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7701,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,80625,73000,81375"
)
tg (CPTG
uid 7702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7703,0
va (VaSet
font "arial,8,0"
)
xt "74000,80500,78100,81500"
st "m : (31:0)"
blo "74000,81300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "m"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- Value to use instead of FOP value."
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*142 (CptPort
uid 7704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7705,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,73625,73000,74375"
)
tg (CPTG
uid 7706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7707,0
va (VaSet
font "arial,8,0"
)
xt "74000,73500,92700,74500"
st "data_sum : (last_column_c(harmonic_g-1)*32-1:0)"
blo "74000,74300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "data_sum"
t "std_logic_vector"
b "(last_column_c(harmonic_g-1)*32-1 downto 0)"
prec "-- Data from DDRIN."
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*143 (CptPort
uid 7708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7709,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,71625,90750,72375"
)
tg (CPTG
uid 7710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7711,0
va (VaSet
font "arial,8,0"
)
xt "78800,71500,89000,72500"
st "hpsel : (harmonic_g*7-1:0)"
ju 2
blo "89000,72300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hpsel"
t "std_logic_vector"
b "(harmonic_g*7-1 downto 0)"
prec "-- Data select to DDRIN."
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*144 (CptPort
uid 7712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7713,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,72625,90750,73375"
)
tg (CPTG
uid 7714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7715,0
va (VaSet
font "arial,8,0"
)
xt "78300,72500,89000,73500"
st "hpsel_en : (harmonic_g-1:0)"
ju 2
blo "89000,73300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hpsel_en"
t "std_logic_vector"
b "(harmonic_g-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*145 (CptPort
uid 7716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7717,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,83625,73000,84375"
)
tg (CPTG
uid 7718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7719,0
va (VaSet
font "arial,8,0"
)
xt "74000,83500,77900,84500"
st "hpsel_mci"
blo "74000,84300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hpsel_mci"
t "hsel_out_t"
prec "-- Micro signals for the configuration RAMs."
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*146 (CptPort
uid 7720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7721,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,82625,90750,83375"
)
tg (CPTG
uid 7722,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7723,0
va (VaSet
font "arial,8,0"
)
xt "83100,82500,89000,83500"
st "hpsel_rd : (6:0)"
ju 2
blo "89000,83300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hpsel_rd"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*147 (CptPort
uid 7724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7725,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,84625,73000,85375"
)
tg (CPTG
uid 7726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7727,0
va (VaSet
font "arial,8,0"
)
xt "74000,84500,77300,85500"
st "tsel_mci"
blo "74000,85300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tsel_mci"
t "tsel_out_t"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*148 (CptPort
uid 7728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7729,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,83625,90750,84375"
)
tg (CPTG
uid 7730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7731,0
va (VaSet
font "arial,8,0"
)
xt "83300,83500,89000,84500"
st "tsel_rd : (31:0)"
ju 2
blo "89000,84300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tsel_rd"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*149 (CptPort
uid 7732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7733,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,79625,90750,80375"
)
tg (CPTG
uid 7734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7735,0
va (VaSet
font "arial,8,0"
)
xt "85100,79500,89000,80500"
st "done_sum"
ju 2
blo "89000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "done_sum"
t "std_logic"
prec "-- Control response to TGEN."
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*150 (CptPort
uid 7736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7737,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,75625,90750,76375"
)
tg (CPTG
uid 7738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7739,0
va (VaSet
font "arial,8,0"
)
xt "77700,75500,89000,76500"
st "row_info : (harmonic_g*7-1:0)"
ju 2
blo "89000,76300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "row_info"
t "std_logic_vector"
b "(harmonic_g*7-1 downto 0)"
prec "-- Information to TREP."
eolc "-- Row number for each harmonic."
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*151 (CptPort
uid 7740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7741,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,76625,90750,77375"
)
tg (CPTG
uid 7742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7743,0
va (VaSet
font "arial,8,0"
)
xt "72300,76500,89000,77500"
st "pwr : (last_column_c(harmonic_g-1)*32-1:0)"
ju 2
blo "89000,77300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pwr"
t "std_logic_vector"
b "(last_column_c(harmonic_g-1)*32-1 downto 0)"
eolc "-- Summed power for each column."
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*152 (CptPort
uid 7744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7745,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,74625,90750,75375"
)
tg (CPTG
uid 7746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7747,0
va (VaSet
font "arial,8,0"
)
xt "74500,74500,89000,75500"
st "tc : (last_column_c(harmonic_g-1)-1:0)"
ju 2
blo "89000,75300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tc"
t "std_logic_vector"
b "(last_column_c(harmonic_g-1)-1 downto 0)"
eolc "-- Indication threshold has been crossed for each column."
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*153 (CptPort
uid 7748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7749,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90000,77625,90750,78375"
)
tg (CPTG
uid 7750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7751,0
va (VaSet
font "arial,8,0"
)
xt "84700,77500,89000,78500"
st "last_result"
ju 2
blo "89000,78300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "last_result"
t "std_logic"
eolc "-- Indicates last result of last ambiguity slope."
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*154 (CptPort
uid 7752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7753,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,85625,73000,86375"
)
tg (CPTG
uid 7754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7755,0
va (VaSet
font "arial,8,0"
)
xt "74000,85500,77000,86500"
st "clk_sys"
blo "74000,86300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clocks and reset."
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*155 (CptPort
uid 7760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7761,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,89625,73000,90375"
)
tg (CPTG
uid 7762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7763,0
va (VaSet
font "arial,8,0"
)
xt "74000,89500,76900,90500"
st "clk_mc"
blo "74000,90300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mc"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*156 (PortMapFrame
uid 7774,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 7775,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "71000,69000,92000,94000"
)
portMapText (BiTextGroup
uid 7776,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 7777,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "63000,85000,75200,94000"
st "new_sum => new_sum_s,
analysis_run => analysis_run_s,
h => h_s,
t_set => t_set_s,
m => m_s,
hpsel_mci => hsel_s,
tsel_mci => tsel_s,
clk_sys => clk_sys,
clk_mc => clk_mc,"
)
second (MLText
uid 7778,0
va (VaSet
font "arial,8,0"
)
xt "63000,94000,95600,111000"
st "rst_sys_a_n => rst_sys_n_3_s(s),
rst_sys_b_n => rst_sys_n_4_s(s),
rst_sys_c_n => rst_sys_n_5_s(s),
p_en => p_en_s(s),
a => a_s(s),
data_sum => data_sum_s((s+1)*last_column_c(harmonic_g-1)*32-1
                                         downto s*last_column_c(harmonic_g-1)*32),
hpsel => hpsel_s((s+1)*harmonic_g*7-1 downto s*harmonic_g*7),
hpsel_en => hpsel_en_s((s+1)*harmonic_g-1 downto s*harmonic_g),
hpsel_rd => hpsel_rd_s(s),
tsel_rd => tsel_rd_s(s),
done_sum => done_sum_s(s),
row_info => row_info_s((s+1)*harmonic_g*7-1 downto s*harmonic_g*7),
pwr => pwr_s((s+1)*last_column_c(harmonic_g-1)*32-1
                      downto s*last_column_c(harmonic_g-1)*32),
tc => tc_s((s+1)*last_column_c(harmonic_g-1)-1 downto s*last_column_c(harmonic_g-1)),
last_result => last_result_s(s)"
tm "PortMapTextMgr"
)
)
)
*157 (CptPort
uid 12659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12660,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,86625,73000,87375"
)
tg (CPTG
uid 12661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12662,0
va (VaSet
font "arial,8,0"
)
xt "74000,86500,78900,87500"
st "rst_sys_a_n"
blo "74000,87300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_sys_a_n"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*158 (CptPort
uid 12663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12664,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,87625,73000,88375"
)
tg (CPTG
uid 12665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12666,0
va (VaSet
font "arial,8,0"
)
xt "74000,87500,78900,88500"
st "rst_sys_b_n"
blo "74000,88300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_sys_b_n"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 25,0
)
)
)
*159 (CptPort
uid 12667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12668,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "72250,88625,73000,89375"
)
tg (CPTG
uid 12669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12670,0
va (VaSet
font "arial,8,0"
)
xt "74000,88500,78900,89500"
st "rst_sys_c_n"
blo "74000,89300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_sys_c_n"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 26,0
)
)
)
]
shape (Rectangle
uid 7765,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,71000,90000,92000"
)
oxt "7000,5000,24000,23000"
ttg (MlTextGroup
uid 7766,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 7767,0
va (VaSet
font "arial,8,1"
)
xt "79700,87000,83500,88000"
st "hsum_lib"
blo "79700,87800"
tm "BdLibraryNameMgr"
)
*161 (Text
uid 7768,0
va (VaSet
font "arial,8,1"
)
xt "79700,88000,85600,89000"
st "hsumsummer"
blo "79700,88800"
tm "CptNameMgr"
)
*162 (Text
uid 7769,0
va (VaSet
font "arial,8,1"
)
xt "79700,89000,83100,90000"
st "summer"
blo "79700,89800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7770,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7771,0
text (MLText
uid 7772,0
va (VaSet
font "Courier New,8,0"
)
xt "73000,68600,107000,71000"
st "summer_inst_g   = s                  ( natural range 0 to 2  )  
adder_latency_g = adder_latency_g    ( natural range 1 to 7  )  
harmonic_g      = harmonic_g         ( natural range 8 to 16 )  "
)
header ""
)
elements [
(GiElement
name "summer_inst_g"
type "natural range 0 to 2"
value "s"
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "adder_latency_g"
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
)
]
)
viewicon (ZoomableIcon
uid 7773,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,90250,74750,91750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*163 (SaComponent
uid 8012,0
optionalChildren [
*164 (CptPort
uid 7860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7861,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,14625,19000,15375"
)
tg (CPTG
uid 7862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7863,0
va (VaSet
font "arial,8,0"
)
xt "20000,14500,25300,15500"
st "hsum_trigger"
blo "20000,15300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hsum_trigger"
t "std_logic"
prec "-- Control and configuration inputs."
eolc "-- Triggers processing a new FOP."
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*165 (CptPort
uid 7864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7865,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,15625,19000,16375"
)
tg (CPTG
uid 7866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7867,0
va (VaSet
font "arial,8,0"
)
xt "20000,15500,25300,16500"
st "hsum_enable"
blo "20000,16300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hsum_enable"
t "std_logic"
eolc "-- Allows processing to be paused."
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*166 (CptPort
uid 7868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7869,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,26625,19000,27375"
)
tg (CPTG
uid 7870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7871,0
va (VaSet
font "arial,8,0"
)
xt "20000,26500,22200,27500"
st "a_set"
blo "20000,27300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "a_set"
t "std_logic"
eolc "-- Indicates number of analysis runs to perform."
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*167 (CptPort
uid 7872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7873,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,27625,19000,28375"
)
tg (CPTG
uid 7874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7875,0
va (VaSet
font "arial,8,0"
)
xt "20000,27500,26500,28500"
st "b_start_1 : (21:0)"
blo "20000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "b_start_1"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- FOP start column (run 1)."
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*168 (CptPort
uid 7876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7877,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,28625,19000,29375"
)
tg (CPTG
uid 7878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7879,0
va (VaSet
font "arial,8,0"
)
xt "20000,28500,26400,29500"
st "b_stop_1 : (21:0)"
blo "20000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "b_stop_1"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- FOP stop column (run 1)."
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*169 (CptPort
uid 7880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7881,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,29625,19000,30375"
)
tg (CPTG
uid 7882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7883,0
va (VaSet
font "arial,8,0"
)
xt "20000,29500,26500,30500"
st "b_start_2 : (21:0)"
blo "20000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "b_start_2"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- FOP start column (run 2)."
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*170 (CptPort
uid 7884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7885,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,30625,19000,31375"
)
tg (CPTG
uid 7886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7887,0
va (VaSet
font "arial,8,0"
)
xt "20000,30500,26400,31500"
st "b_stop_2 : (21:0)"
blo "20000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "b_stop_2"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- FOP stop column (run 2)."
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*171 (CptPort
uid 7888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7889,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,31625,19000,32375"
)
tg (CPTG
uid 7890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7891,0
va (VaSet
font "arial,8,0"
)
xt "20000,31500,24200,32500"
st "h_1 : (3:0)"
blo "20000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "h_1"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of harmonics to process (run 1)."
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*172 (CptPort
uid 7892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7893,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,32625,19000,33375"
)
tg (CPTG
uid 7894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7895,0
va (VaSet
font "arial,8,0"
)
xt "20000,32500,24200,33500"
st "h_2 : (3:0)"
blo "20000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "h_2"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of harmonics to process (run 2)."
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*173 (CptPort
uid 7896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7897,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,33625,19000,34375"
)
tg (CPTG
uid 7898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7899,0
va (VaSet
font "arial,8,0"
)
xt "20000,33500,28600,34500"
st "a_1 : (0:summer_g-1)"
blo "20000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "a_1"
t "vector_4_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration ambiguity slopes to process (run 1)."
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*174 (CptPort
uid 7900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7901,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,34625,19000,35375"
)
tg (CPTG
uid 7902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7903,0
va (VaSet
font "arial,8,0"
)
xt "20000,34500,28600,35500"
st "a_2 : (0:summer_g-1)"
blo "20000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "a_2"
t "vector_4_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration ambiguity slopes to process (run 2)."
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*175 (CptPort
uid 7904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7905,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,35625,19000,36375"
)
tg (CPTG
uid 7906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7907,0
va (VaSet
font "arial,8,0"
)
xt "20000,35500,29800,36500"
st "p_en_1 : (0:summer_g-1)"
blo "20000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "p_en_1"
t "vector_5_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration values to process (run 1)."
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*176 (CptPort
uid 7908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7909,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,36625,19000,37375"
)
tg (CPTG
uid 7910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7911,0
va (VaSet
font "arial,8,0"
)
xt "20000,36500,29800,37500"
st "p_en_2 : (0:summer_g-1)"
blo "20000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "p_en_2"
t "vector_5_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration values to process (run 2)."
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*177 (CptPort
uid 7912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7913,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,37625,19000,38375"
)
tg (CPTG
uid 7914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7915,0
va (VaSet
font "arial,8,0"
)
xt "20000,37500,26900,38500"
st "thresh_set : (21:0)"
blo "20000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "thresh_set"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- Column at which to swap threshold sets."
preAdd 0
posAdd 0
o 16
suid 14,0
)
)
)
*178 (CptPort
uid 7916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7917,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,40625,19000,41375"
)
tg (CPTG
uid 7918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7919,0
va (VaSet
font "arial,8,0"
)
xt "20000,40500,24100,41500"
st "t_filter_en"
blo "20000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "t_filter_en"
t "std_logic"
eolc "-- Result filter enable."
preAdd 0
posAdd 0
o 17
suid 15,0
)
)
)
*179 (CptPort
uid 7920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7921,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,32625,40750,33375"
)
tg (CPTG
uid 7922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7923,0
va (VaSet
font "arial,8,0"
)
xt "36000,32500,39000,33500"
st "h : (3:0)"
ju 2
blo "39000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "h"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Selected configuration."
eolc "-- Number of harmonics to process for current run."
preAdd 0
posAdd 0
o 18
suid 16,0
)
)
)
*180 (CptPort
uid 7924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7925,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,34625,40750,35375"
)
tg (CPTG
uid 7926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7927,0
va (VaSet
font "arial,8,0"
)
xt "31600,34500,39000,35500"
st "a : (0:summer_g-1)"
ju 2
blo "39000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "a"
t "vector_4_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital slopes for current run."
preAdd 0
posAdd 0
o 19
suid 17,0
)
)
)
*181 (CptPort
uid 7928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7929,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,36625,40750,37375"
)
tg (CPTG
uid 7930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7931,0
va (VaSet
font "arial,8,0"
)
xt "30000,36500,39000,37500"
st "p_en : (0:summer_g-1)"
ju 2
blo "39000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "p_en"
t "vector_5_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration values for current run."
preAdd 0
posAdd 0
o 20
suid 18,0
)
)
)
*182 (CptPort
uid 7932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7933,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,17625,19000,18375"
)
tg (CPTG
uid 7934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7935,0
va (VaSet
font "arial,8,0"
)
xt "20000,17500,23500,18500"
st "done_req"
blo "20000,18300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "done_req"
t "std_logic"
prec "-- Sub-block done signals."
eolc "-- DDRIN has finished requesting FOP data."
preAdd 0
posAdd 0
o 22
suid 19,0
)
)
)
*183 (CptPort
uid 7936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7937,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,21625,19000,22375"
)
tg (CPTG
uid 7938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7939,0
va (VaSet
font "arial,8,0"
)
xt "20000,21500,30900,22500"
st "done_sum : (summer_g-1:0)"
blo "20000,22300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "done_sum"
t "std_logic_vector"
b "(summer_g-1 downto 0)"
eolc "-- SUMMER has completed processing FOP."
preAdd 0
posAdd 0
o 24
suid 20,0
)
)
)
*184 (CptPort
uid 7940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7941,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,17625,40750,18375"
)
tg (CPTG
uid 7942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7943,0
va (VaSet
font "arial,8,0"
)
xt "35800,17500,39000,18500"
st "new_col"
ju 2
blo "39000,18300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "new_col"
t "std_logic"
prec "-- Control to DDRIN."
eolc "-- Starts reading a new set of columns."
preAdd 0
posAdd 0
o 25
suid 21,0
)
)
)
*185 (CptPort
uid 7944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7945,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,18625,40750,19375"
)
tg (CPTG
uid 7946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7947,0
va (VaSet
font "arial,8,0"
)
xt "30300,18500,39000,19500"
st "seed_col_read : (21:0)"
ju 2
blo "39000,19300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "seed_col_read"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set to read."
preAdd 0
posAdd 0
o 27
suid 22,0
)
)
)
*186 (CptPort
uid 7948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7949,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,21625,40750,22375"
)
tg (CPTG
uid 7950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7951,0
va (VaSet
font "arial,8,0"
)
xt "35300,21500,39000,22500"
st "new_sum"
ju 2
blo "39000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "new_sum"
t "std_logic"
prec "-- Control to SUMMER."
eolc "-- Starts a summing run."
preAdd 0
posAdd 0
o 28
suid 24,0
)
)
)
*187 (CptPort
uid 7952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7953,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,23625,40750,24375"
)
tg (CPTG
uid 7954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7955,0
va (VaSet
font "arial,8,0"
)
xt "37000,23500,39000,24500"
st "t_set"
ju 2
blo "39000,24300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "t_set"
t "std_logic"
eolc "-- Threshold set to use."
preAdd 0
posAdd 0
o 30
suid 25,0
)
)
)
*188 (CptPort
uid 7956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7957,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,15625,40750,16375"
)
tg (CPTG
uid 7958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7959,0
va (VaSet
font "arial,8,0"
)
xt "33900,15500,39000,16500"
st "analysis_run"
ju 2
blo "39000,16300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "analysis_run"
t "std_logic"
prec "-- Control to DDRIN, SUMMER and TREP."
eolc "-- Indicates run 1 or run 2."
preAdd 0
posAdd 0
o 31
suid 26,0
)
)
)
*189 (CptPort
uid 7960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7961,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,24625,40750,25375"
)
tg (CPTG
uid 7962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7963,0
va (VaSet
font "arial,8,0"
)
xt "33800,24500,39000,25500"
st "clear_results"
ju 2
blo "39000,25300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clear_results"
t "std_logic"
prec "-- Control to/from TREP."
eolc "-- Indicates to clear results at start of run."
preAdd 0
posAdd 0
o 32
suid 27,0
)
)
)
*190 (CptPort
uid 7964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7965,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,25625,40750,26375"
)
tg (CPTG
uid 7966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7967,0
va (VaSet
font "arial,8,0"
)
xt "33900,25500,39000,26500"
st "save_results"
ju 2
blo "39000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "save_results"
t "std_logic"
eolc "-- Indicates to store results at end of analysis run."
preAdd 0
posAdd 0
o 33
suid 28,0
)
)
)
*191 (CptPort
uid 7968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7969,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,24625,19000,25375"
)
tg (CPTG
uid 7970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7971,0
va (VaSet
font "arial,8,0"
)
xt "20000,24500,24000,25500"
st "save_done"
blo "20000,25300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "save_done"
t "std_logic"
eolc "-- Indicates saving of results is complete."
preAdd 0
posAdd 0
o 34
suid 29,0
)
)
)
*192 (CptPort
uid 7972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7973,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,26625,40750,27375"
)
tg (CPTG
uid 7974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7975,0
va (VaSet
font "arial,8,0"
)
xt "35600,26500,39000,27500"
st "triggered"
ju 2
blo "39000,27300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "triggered"
t "std_logic"
eolc "-- Indicates rising edge on hsum_trigger input."
preAdd 0
posAdd 0
o 35
suid 30,0
)
)
)
*193 (CptPort
uid 7976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7977,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,14625,40750,15375"
)
tg (CPTG
uid 7978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7979,0
va (VaSet
font "arial,8,0"
)
xt "34700,14500,39000,15500"
st "hsum_done"
ju 2
blo "39000,15300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hsum_done"
t "std_logic"
prec "-- Response to high level."
eolc "-- Analysis run(s) complete."
preAdd 0
posAdd 0
o 36
suid 31,0
)
)
)
*194 (CptPort
uid 7980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7981,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,41625,19000,42375"
)
tg (CPTG
uid 7982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7983,0
va (VaSet
font "arial,8,0"
)
xt "20000,41500,23000,42500"
st "clk_sys"
blo "20000,42300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clock and reset."
preAdd 0
posAdd 0
o 37
suid 32,0
)
)
)
*195 (CptPort
uid 7984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7985,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,42625,19000,43375"
)
tg (CPTG
uid 7986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7987,0
va (VaSet
font "arial,8,0"
)
xt "20000,42500,23700,43500"
st "rst_sys_n"
blo "20000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_sys_n"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 33,0
)
)
)
*196 (CptPort
uid 7988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7989,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,38625,19000,39375"
)
tg (CPTG
uid 7990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7991,0
va (VaSet
font "arial,8,0"
)
xt "20000,38500,26500,39500"
st "fop_row_1 : (6:0)"
blo "20000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fop_row_1"
t "std_logic_vector"
b "(6 downto 0)"
eolc "-- Number of FOP rows to read from DDR (run 1)."
preAdd 0
posAdd 0
o 14
suid 34,0
)
)
)
*197 (CptPort
uid 7992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7993,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,39625,19000,40375"
)
tg (CPTG
uid 7994,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7995,0
va (VaSet
font "arial,8,0"
)
xt "20000,39500,26500,40500"
st "fop_row_2 : (6:0)"
blo "20000,40300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fop_row_2"
t "std_logic_vector"
b "(6 downto 0)"
eolc "-- Number of FOP rows to read from DDR (run 2)."
preAdd 0
posAdd 0
o 15
suid 35,0
)
)
)
*198 (CptPort
uid 7996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7997,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,38625,40750,39375"
)
tg (CPTG
uid 7998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7999,0
va (VaSet
font "arial,8,0"
)
xt "33300,38500,39000,39500"
st "fop_row : (6:0)"
ju 2
blo "39000,39300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fop_row"
t "std_logic_vector"
b "(6 downto 0)"
eolc "-- Number of FOP rows to read from DDR for current run."
preAdd 0
posAdd 0
o 21
suid 36,0
)
)
)
*199 (CptPort
uid 8000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8001,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "18250,18625,19000,19375"
)
tg (CPTG
uid 8002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8003,0
va (VaSet
font "arial,8,0"
)
xt "20000,18500,23900,19500"
st "done_read"
blo "20000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "done_read"
t "std_logic"
eolc "-- DDRIN has finished loading FOP data."
preAdd 0
posAdd 0
o 23
suid 37,0
)
)
)
*200 (CptPort
uid 8004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8005,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,19625,40750,20375"
)
tg (CPTG
uid 8006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8007,0
va (VaSet
font "arial,8,0"
)
xt "30800,19500,39000,20500"
st "ddrin_rd_page : (1:0)"
ju 2
blo "39000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddrin_rd_page"
t "std_logic_vector"
b "(1 downto 0)"
eolc "-- RAM page to use when SUMMER is reading FOP data."
preAdd 0
posAdd 0
o 26
suid 38,0
)
)
)
*201 (CptPort
uid 8008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8009,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40000,22625,40750,23375"
)
tg (CPTG
uid 8010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8011,0
va (VaSet
font "arial,8,0"
)
xt "30300,22500,39000,23500"
st "seed_col_sum : (21:0)"
ju 2
blo "39000,23300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "seed_col_sum"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set being summed."
preAdd 0
posAdd 0
o 29
suid 39,0
)
)
)
]
shape (Rectangle
uid 8013,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "19000,14000,40000,44000"
)
oxt "16000,-1000,37000,29000"
ttg (MlTextGroup
uid 8014,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 8015,0
va (VaSet
font "arial,8,1"
)
xt "26200,42000,30000,43000"
st "hsum_lib"
blo "26200,42800"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 8016,0
va (VaSet
font "arial,8,1"
)
xt "26200,43000,30400,44000"
st "hsumtgen"
blo "26200,43800"
tm "CptNameMgr"
)
*204 (Text
uid 8017,0
va (VaSet
font "arial,8,1"
)
xt "26200,44000,28300,45000"
st "tgen"
blo "26200,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8018,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8019,0
text (MLText
uid 8020,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,12400,52500,14000"
st "summer_g        = summer_g           ( natural range 1 to 3 )  
adder_latency_g = adder_latency_g    ( natural range 1 to 7 )  "
)
header ""
)
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "adder_latency_g"
)
]
)
viewicon (ZoomableIcon
uid 8021,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "19250,42250,20750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*205 (SaComponent
uid 12194,0
optionalChildren [
*206 (CptPort
uid 12058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12059,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,64625,15000,65375"
)
tg (CPTG
uid 12060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12061,0
va (VaSet
font "arial,8,0"
)
xt "16000,64500,22000,65500"
st "mcaddr : (17:0)"
blo "16000,65300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(17 downto 0)"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*207 (CptPort
uid 12062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12063,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,65625,15000,66375"
)
tg (CPTG
uid 12064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12065,0
va (VaSet
font "arial,8,0"
)
xt "16000,65500,22500,66500"
st "mcdatain : (31:0)"
blo "16000,66300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*208 (CptPort
uid 12066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12067,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,64625,35750,65375"
)
tg (CPTG
uid 12068,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12069,0
va (VaSet
font "arial,8,0"
)
xt "27100,64500,34000,65500"
st "mcdataout : (31:0)"
ju 2
blo "34000,65300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*209 (CptPort
uid 12070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12071,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,66625,15000,67375"
)
tg (CPTG
uid 12072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12073,0
va (VaSet
font "arial,8,0"
)
xt "16000,66500,18800,67500"
st "mcrwn"
blo "16000,67300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcrwn"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*210 (CptPort
uid 12074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12075,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,67625,15000,68375"
)
tg (CPTG
uid 12076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12077,0
va (VaSet
font "arial,8,0"
)
xt "16000,67500,18600,68500"
st "mcms"
blo "16000,68300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcms"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*211 (CptPort
uid 12078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12079,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,88625,15000,89375"
)
tg (CPTG
uid 12080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12081,0
va (VaSet
font "arial,8,0"
)
xt "16000,88500,17400,89500"
st "clk"
blo "16000,89300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*212 (CptPort
uid 12082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12083,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,89625,15000,90375"
)
tg (CPTG
uid 12084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12085,0
va (VaSet
font "arial,8,0"
)
xt "16000,89500,18100,90500"
st "rst_n"
blo "16000,90300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "rst_n"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*213 (CptPort
uid 12086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12087,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,83625,35750,84375"
)
tg (CPTG
uid 12088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12089,0
va (VaSet
font "arial,8,0"
)
xt "32200,83500,34000,84500"
st "hsel"
ju 2
blo "34000,84300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "hsel"
t "hsel_out_t"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*214 (CptPort
uid 12090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12091,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,78625,15000,79375"
)
tg (CPTG
uid 12092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12093,0
va (VaSet
font "arial,8,0"
)
xt "16000,78500,21500,79500"
st "hsel_rd : (6:0)"
blo "16000,79300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "hsel_rd"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*215 (CptPort
uid 12094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12095,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,84625,35750,85375"
)
tg (CPTG
uid 12096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12097,0
va (VaSet
font "arial,8,0"
)
xt "32400,84500,34000,85500"
st "tsel"
ju 2
blo "34000,85300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "tsel"
t "tsel_out_t"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*216 (CptPort
uid 12098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12099,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,79625,15000,80375"
)
tg (CPTG
uid 12100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12101,0
va (VaSet
font "arial,8,0"
)
xt "16000,79500,21700,80500"
st "tsel_rd : (31:0)"
blo "16000,80300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "tsel_rd"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*217 (CptPort
uid 12102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12103,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,67625,35750,68375"
)
tg (CPTG
uid 12104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12105,0
va (VaSet
font "arial,8,0"
)
xt "27500,67500,34000,68500"
st "b_start_1 : (21:0)"
ju 2
blo "34000,68300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "b_start_1"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*218 (CptPort
uid 12106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12107,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,68625,35750,69375"
)
tg (CPTG
uid 12108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12109,0
va (VaSet
font "arial,8,0"
)
xt "27600,68500,34000,69500"
st "b_stop_1 : (21:0)"
ju 2
blo "34000,69300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "b_stop_1"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*219 (CptPort
uid 12110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12111,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,69625,35750,70375"
)
tg (CPTG
uid 12112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12113,0
va (VaSet
font "arial,8,0"
)
xt "27500,69500,34000,70500"
st "b_start_2 : (21:0)"
ju 2
blo "34000,70300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "b_start_2"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*220 (CptPort
uid 12114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12115,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,70625,35750,71375"
)
tg (CPTG
uid 12116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12117,0
va (VaSet
font "arial,8,0"
)
xt "27600,70500,34000,71500"
st "b_stop_2 : (21:0)"
ju 2
blo "34000,71300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "b_stop_2"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*221 (CptPort
uid 12118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12119,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,71625,35750,72375"
)
tg (CPTG
uid 12120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12121,0
va (VaSet
font "arial,8,0"
)
xt "29800,71500,34000,72500"
st "h_1 : (3:0)"
ju 2
blo "34000,72300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "h_1"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*222 (CptPort
uid 12122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12123,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,72625,35750,73375"
)
tg (CPTG
uid 12124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12125,0
va (VaSet
font "arial,8,0"
)
xt "29800,72500,34000,73500"
st "h_2 : (3:0)"
ju 2
blo "34000,73300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "h_2"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*223 (CptPort
uid 12126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12127,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,66625,35750,67375"
)
tg (CPTG
uid 12128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12129,0
va (VaSet
font "arial,8,0"
)
xt "31800,66500,34000,67500"
st "a_set"
ju 2
blo "34000,67300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "a_set"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*224 (CptPort
uid 12130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12131,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,77625,35750,78375"
)
tg (CPTG
uid 12132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12133,0
va (VaSet
font "arial,8,0"
)
xt "27100,77500,34000,78500"
st "thresh_set : (21:0)"
ju 2
blo "34000,78300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "thresh_set"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*225 (CptPort
uid 12134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12135,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,82625,35750,83375"
)
tg (CPTG
uid 12136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12137,0
va (VaSet
font "arial,8,0"
)
xt "29900,82500,34000,83500"
st "m : (31:0)"
ju 2
blo "34000,83300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "m"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*226 (CptPort
uid 12138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12139,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,81625,35750,82375"
)
tg (CPTG
uid 12140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12141,0
va (VaSet
font "arial,8,0"
)
xt "29900,81500,34000,82500"
st "t_filter_en"
ju 2
blo "34000,82300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "t_filter_en"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*227 (CptPort
uid 12142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12143,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,78625,35750,79375"
)
tg (CPTG
uid 12144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12145,0
va (VaSet
font "arial,8,0"
)
xt "27500,78500,34000,79500"
st "fop_row_1 : (6:0)"
ju 2
blo "34000,79300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "fop_row_1"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*228 (CptPort
uid 12146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12147,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,79625,35750,80375"
)
tg (CPTG
uid 12148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12149,0
va (VaSet
font "arial,8,0"
)
xt "27500,79500,34000,80500"
st "fop_row_2 : (6:0)"
ju 2
blo "34000,80300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "fop_row_2"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*229 (CptPort
uid 12150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12151,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,75625,35750,76375"
)
tg (CPTG
uid 12152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12153,0
va (VaSet
font "arial,8,0"
)
xt "24200,75500,34000,76500"
st "p_en_1 : (0:summer_g-1)"
ju 2
blo "34000,76300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "p_en_1"
t "vector_5_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*230 (CptPort
uid 12154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12155,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,76625,35750,77375"
)
tg (CPTG
uid 12156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12157,0
va (VaSet
font "arial,8,0"
)
xt "24200,76500,34000,77500"
st "p_en_2 : (0:summer_g-1)"
ju 2
blo "34000,77300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "p_en_2"
t "vector_5_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*231 (CptPort
uid 12158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12159,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,73625,35750,74375"
)
tg (CPTG
uid 12160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12161,0
va (VaSet
font "arial,8,0"
)
xt "25400,73500,34000,74500"
st "a_1 : (0:summer_g-1)"
ju 2
blo "34000,74300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "a_1"
t "vector_4_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*232 (CptPort
uid 12162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12163,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,74625,35750,75375"
)
tg (CPTG
uid 12164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12165,0
va (VaSet
font "arial,8,0"
)
xt "25400,74500,34000,75500"
st "a_2 : (0:summer_g-1)"
ju 2
blo "34000,75300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "a_2"
t "vector_4_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*233 (CptPort
uid 12166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12167,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,72625,15000,73375"
)
tg (CPTG
uid 12168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12169,0
va (VaSet
font "arial,8,0"
)
xt "16000,72500,21900,73500"
st "dm_cnt : (31:0)"
blo "16000,73300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "dm_cnt"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*234 (CptPort
uid 12170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12171,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,85625,35750,86375"
)
tg (CPTG
uid 12172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12173,0
va (VaSet
font "arial,8,0"
)
xt "28600,85500,34000,86500"
st "dm_cnt_reset"
ju 2
blo "34000,86300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "dm_cnt_reset"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*235 (CptPort
uid 12174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12175,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,86625,35750,87375"
)
tg (CPTG
uid 12176,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12177,0
va (VaSet
font "arial,8,0"
)
xt "31300,86500,34000,87500"
st "results"
ju 2
blo "34000,87300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "results"
t "results_out_t"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*236 (CptPort
uid 12178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12179,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,73625,15000,74375"
)
tg (CPTG
uid 12180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12181,0
va (VaSet
font "arial,8,0"
)
xt "16000,73500,22800,74500"
st "results_rd : (31:0)"
blo "16000,74300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "results_rd"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*237 (CptPort
uid 12182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12183,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,87625,35750,88375"
)
tg (CPTG
uid 12184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12185,0
va (VaSet
font "arial,8,0"
)
xt "32400,87500,34000,88500"
st "exc"
ju 2
blo "34000,88300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "exc"
t "exc_out_t"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*238 (CptPort
uid 12186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12187,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,74625,15000,75375"
)
tg (CPTG
uid 12188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12189,0
va (VaSet
font "arial,8,0"
)
xt "16000,74500,21700,75500"
st "exc_rd : (31:0)"
blo "16000,75300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "exc_rd"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*239 (CptPort
uid 12190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12191,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "35000,80625,35750,81375"
)
tg (CPTG
uid 12192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12193,0
va (VaSet
font "arial,8,0"
)
xt "26000,80500,34000,81500"
st "fop_col_offset : (8:0)"
ju 2
blo "34000,81300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "fop_col_offset"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 34
suid 35,0
)
)
)
]
shape (Rectangle
uid 12195,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,64000,35000,91000"
)
oxt "8000,3000,28000,30000"
ttg (MlTextGroup
uid 12196,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 12197,0
va (VaSet
font "arial,8,1"
)
xt "22700,89000,26500,90000"
st "hsum_lib"
blo "22700,89800"
tm "BdLibraryNameMgr"
)
*241 (Text
uid 12198,0
va (VaSet
font "arial,8,1"
)
xt "22700,90000,26500,91000"
st "hsummci"
blo "22700,90800"
tm "CptNameMgr"
)
*242 (Text
uid 12199,0
va (VaSet
font "arial,8,1"
)
xt "22700,91000,24400,92000"
st "mci"
blo "22700,91800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12200,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12201,0
text (MLText
uid 12202,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,63200,41500,64000"
st "summer_g = summer_g    ( integer range 1 to 3 )  "
)
header ""
)
elements [
(GiElement
name "summer_g"
type "integer range 1 to 3"
value "summer_g"
)
]
)
viewicon (ZoomableIcon
uid 12203,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,89250,16750,90750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*243 (Net
uid 12587,0
lang 2
decl (Decl
n "rst_sys_n_1_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 73
suid 155,0
)
declText (MLText
uid 12588,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,66400,239500,67200"
st "signal rst_sys_n_1_s    : std_logic_vector(0 to summer_g-1)"
)
)
*244 (Net
uid 12607,0
lang 2
decl (Decl
n "rst_sys_n_2_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 74
suid 158,0
)
declText (MLText
uid 12608,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,67200,239500,68000"
st "signal rst_sys_n_2_s    : std_logic_vector(0 to summer_g-1)"
)
)
*245 (Net
uid 12617,0
decl (Decl
n "rst_sys_n_0_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
o 75
suid 160,0
)
declText (MLText
uid 12618,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,68000,239500,68800"
st "signal rst_sys_n_0_s    : std_logic_vector(0 to summer_g-1)"
)
)
*246 (Net
uid 12647,0
lang 2
decl (Decl
n "rst_sys_n_3_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 76
suid 164,0
)
declText (MLText
uid 12648,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,68800,239500,69600"
st "signal rst_sys_n_3_s    : std_logic_vector(0 to summer_g-1)"
)
)
*247 (Net
uid 12649,0
lang 2
decl (Decl
n "rst_sys_n_4_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 77
suid 165,0
)
declText (MLText
uid 12650,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,69600,239500,70400"
st "signal rst_sys_n_4_s    : std_logic_vector(0 to summer_g-1)"
)
)
*248 (Net
uid 12651,0
lang 2
decl (Decl
n "rst_sys_n_5_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 78
suid 166,0
)
declText (MLText
uid 12652,0
va (VaSet
font "Courier New,8,0"
)
xt "208000,70400,239500,71200"
st "signal rst_sys_n_5_s    : std_logic_vector(0 to summer_g-1)"
)
)
*249 (SaComponent
uid 12814,0
optionalChildren [
*250 (CptPort
uid 12782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12783,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,127625,1000,128375"
)
tg (CPTG
uid 12784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12785,0
va (VaSet
)
xt "2000,127500,5000,128500"
st "RST_N"
blo "2000,128300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*251 (CptPort
uid 12786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12787,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,130625,1000,131375"
)
tg (CPTG
uid 12788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12789,0
va (VaSet
)
xt "2000,130500,3900,131500"
st "CLK"
blo "2000,131300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*252 (CptPort
uid 12790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12791,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "22000,127625,22750,128375"
)
tg (CPTG
uid 12792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12793,0
va (VaSet
)
xt "8100,127500,21000,128500"
st "RST_OUT_0_N : (0:summer_g-1)"
ju 2
blo "21000,128300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_0_N"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*253 (CptPort
uid 12794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12795,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "22000,129625,22750,130375"
)
tg (CPTG
uid 12796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12797,0
va (VaSet
)
xt "8100,129500,21000,130500"
st "RST_OUT_1_N : (0:summer_g-1)"
ju 2
blo "21000,130300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_1_N"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*254 (CptPort
uid 12798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12799,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "22000,131625,22750,132375"
)
tg (CPTG
uid 12800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12801,0
va (VaSet
)
xt "8100,131500,21000,132500"
st "RST_OUT_2_N : (0:summer_g-1)"
ju 2
blo "21000,132300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_2_N"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*255 (CptPort
uid 12802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12803,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "22000,133625,22750,134375"
)
tg (CPTG
uid 12804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12805,0
va (VaSet
)
xt "8100,133500,21000,134500"
st "RST_OUT_3_N : (0:summer_g-1)"
ju 2
blo "21000,134300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_3_N"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*256 (CptPort
uid 12806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12807,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "22000,135625,22750,136375"
)
tg (CPTG
uid 12808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12809,0
va (VaSet
)
xt "8100,135500,21000,136500"
st "RST_OUT_4_N : (0:summer_g-1)"
ju 2
blo "21000,136300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_4_N"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*257 (CptPort
uid 12810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12811,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "22000,137625,22750,138375"
)
tg (CPTG
uid 12812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12813,0
va (VaSet
)
xt "8100,137500,21000,138500"
st "RST_OUT_5_N : (0:summer_g-1)"
ju 2
blo "21000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_5_N"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 12815,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "1000,126000,22000,142000"
)
oxt "24000,11000,45000,25000"
ttg (MlTextGroup
uid 12816,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 12817,0
va (VaSet
font "Arial,8,1"
)
xt "1700,137000,5500,138000"
st "hsum_lib"
blo "1700,137800"
tm "BdLibraryNameMgr"
)
*259 (Text
uid 12818,0
va (VaSet
font "Arial,8,1"
)
xt "1700,138000,8400,139000"
st "hsumreset_sync"
blo "1700,138800"
tm "CptNameMgr"
)
*260 (Text
uid 12819,0
va (VaSet
font "Arial,8,1"
)
xt "1700,139000,6300,140000"
st "reset_sync"
blo "1700,139800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12820,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12821,0
text (MLText
uid 12822,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,125200,28500,126000"
st "summer_g = summer_g    ( natural range 1 to 3 )  "
)
header ""
)
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
]
)
viewicon (ZoomableIcon
uid 12823,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,140250,2750,141750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*261 (SaComponent
uid 12952,0
optionalChildren [
*262 (CptPort
uid 12872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12873,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,12625,135000,13375"
)
tg (CPTG
uid 12874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12875,0
va (VaSet
font "arial,8,0"
)
xt "136000,12500,143300,13500"
st "hsum_page : (31:0)"
blo "136000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hsum_page"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- Control and configuration inputs."
eolc "-- Offset of data in DDR memory."
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*263 (CptPort
uid 12876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12877,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,17625,135000,18375"
)
tg (CPTG
uid 12878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12879,0
va (VaSet
font "arial,8,0"
)
xt "136000,17500,139200,18500"
st "new_col"
blo "136000,18300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "new_col"
t "std_logic"
eolc "-- Trigger to start reading new set of column data."
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*264 (CptPort
uid 12880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12881,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,18625,135000,19375"
)
tg (CPTG
uid 12882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12883,0
va (VaSet
font "arial,8,0"
)
xt "136000,18500,142400,19500"
st "seed_col : (21:0)"
blo "136000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "seed_col"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set to read."
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*265 (CptPort
uid 12884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12885,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,28625,135000,29375"
)
tg (CPTG
uid 12886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12887,0
va (VaSet
font "arial,8,0"
)
xt "136000,28500,139000,29500"
st "h : (3:0)"
blo "136000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "h"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of harmonics to process."
preAdd 0
posAdd 0
o 4
suid 5,0
)
)
)
*266 (CptPort
uid 12888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12889,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,27625,135000,28375"
)
tg (CPTG
uid 12890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12891,0
va (VaSet
font "arial,8,0"
)
xt "136000,27500,141700,28500"
st "fop_row : (6:0)"
blo "136000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fop_row"
t "std_logic_vector"
b "(6 downto 0)"
eolc "-- Number of FOP rows to read."
preAdd 0
posAdd 0
o 5
suid 7,0
)
)
)
*267 (CptPort
uid 12892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12893,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,30625,135000,31375"
)
tg (CPTG
uid 12894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12895,0
va (VaSet
font "arial,8,0"
)
xt "136000,30500,150200,31500"
st "hpsel : (summer_g*harmonic_g*7-1:0)"
blo "136000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hpsel"
t "std_logic_vector"
b "(summer_g*harmonic_g*7-1 downto 0)"
prec "-- Data select from SUMMER."
preAdd 0
posAdd 0
o 9
suid 10,0
)
)
)
*268 (CptPort
uid 12896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12897,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,31625,135000,32375"
)
tg (CPTG
uid 12898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12899,0
va (VaSet
font "arial,8,0"
)
xt "136000,31500,150700,32500"
st "hpsel_en : (summer_g*harmonic_g-1:0)"
blo "136000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hpsel_en"
t "std_logic_vector"
b "(summer_g*harmonic_g-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 11,0
)
)
)
*269 (CptPort
uid 12900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12901,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,13625,135000,14375"
)
tg (CPTG
uid 12902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12903,0
va (VaSet
font "arial,8,0"
)
xt "136000,13500,146000,14500"
st "ddr_data : (ddr_g*512-1:0)"
blo "136000,14300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
prec "-- Control & Data from DDR interface."
preAdd 0
posAdd 0
o 11
suid 12,0
)
)
)
*270 (CptPort
uid 12904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12905,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,14625,135000,15375"
)
tg (CPTG
uid 12906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12907,0
va (VaSet
font "arial,8,0"
)
xt "136000,14500,140200,15500"
st "data_valid"
blo "136000,15300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "data_valid"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 13,0
)
)
)
*271 (CptPort
uid 12908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12909,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,15625,135000,16375"
)
tg (CPTG
uid 12910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12911,0
va (VaSet
font "arial,8,0"
)
xt "136000,15500,141100,16500"
st "wait_request"
blo "136000,16300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "wait_request"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 14,0
)
)
)
*272 (CptPort
uid 12912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12913,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "161000,14625,161750,15375"
)
tg (CPTG
uid 12914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12915,0
va (VaSet
font "arial,8,0"
)
xt "153600,14500,160000,15500"
st "ddr_addr : (31:0)"
ju 2
blo "160000,15300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- Read request to DDR interface."
preAdd 0
posAdd 0
o 14
suid 15,0
)
)
)
*273 (CptPort
uid 12916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12917,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "161000,15625,161750,16375"
)
tg (CPTG
uid 12918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12919,0
va (VaSet
font "arial,8,0"
)
xt "156600,15500,160000,16500"
st "ddr_read"
ju 2
blo "160000,16300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_read"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 16,0
)
)
)
*274 (CptPort
uid 12920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12921,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "161000,26625,161750,27375"
)
tg (CPTG
uid 12922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12923,0
va (VaSet
font "arial,8,0"
)
xt "137300,26500,160000,27500"
st "data_sum : (summer_g*last_column_c(harmonic_g-1)*32-1:0)"
ju 2
blo "160000,27300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_sum"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)*32-1 downto 0)"
prec "-- Data to SUMMER."
preAdd 0
posAdd 0
o 16
suid 17,0
)
)
)
*275 (CptPort
uid 12924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12925,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "161000,12625,161750,13375"
)
tg (CPTG
uid 12926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12927,0
va (VaSet
font "arial,8,0"
)
xt "156500,12500,160000,13500"
st "done_req"
ju 2
blo "160000,13300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "done_req"
t "std_logic"
prec "-- Control response to TGEN."
preAdd 0
posAdd 0
o 17
suid 18,0
)
)
)
*276 (CptPort
uid 12928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12929,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,33625,135000,34375"
)
tg (CPTG
uid 12930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12931,0
va (VaSet
font "arial,8,0"
)
xt "136000,33500,139000,34500"
st "clk_sys"
blo "136000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clock and reset."
preAdd 0
posAdd 0
o 19
suid 20,0
)
)
)
*277 (CptPort
uid 12932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12933,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,34625,135000,35375"
)
tg (CPTG
uid 12934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12935,0
va (VaSet
font "arial,8,0"
)
xt "136000,34500,146700,35500"
st "rst_sys_n : (0:summer_g-1)"
blo "136000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_sys_n"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 20
suid 21,0
)
)
)
*278 (CptPort
uid 12936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12937,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,29625,135000,30375"
)
tg (CPTG
uid 12938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12939,0
va (VaSet
font "arial,8,0"
)
xt "136000,29500,144000,30500"
st "fop_col_offset : (8:0)"
blo "136000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fop_col_offset"
t "std_logic_vector"
b "(8 downto 0)"
eolc "-- Offset to first valid FOP column."
preAdd 0
posAdd 0
o 6
suid 22,0
)
)
)
*279 (CptPort
uid 12940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12941,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "161000,13625,161750,14375"
)
tg (CPTG
uid 12942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12943,0
va (VaSet
font "arial,8,0"
)
xt "156100,13500,160000,14500"
st "done_read"
ju 2
blo "160000,14300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "done_read"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 23,0
)
)
)
*280 (CptPort
uid 12944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12945,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,16625,135000,17375"
)
tg (CPTG
uid 12946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12947,0
va (VaSet
font "arial,8,0"
)
xt "136000,16500,139400,17500"
st "triggered"
blo "136000,17300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "triggered"
t "std_logic"
eolc "-- Initialises write address at start of new run."
preAdd 0
posAdd 0
o 7
suid 24,0
)
)
)
*281 (CptPort
uid 12948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12949,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "134250,19625,135000,20375"
)
tg (CPTG
uid 12950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12951,0
va (VaSet
font "arial,8,0"
)
xt "136000,19500,144200,20500"
st "ddrin_rd_page : (1:0)"
blo "136000,20300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddrin_rd_page"
t "std_logic_vector"
b "(1 downto 0)"
eolc "-- RAM page to use when SUMMER is reading FOP data."
preAdd 0
posAdd 0
o 8
suid 25,0
)
)
)
*282 (PortMapFrame
uid 12962,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 12963,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "133000,10000,163000,38000"
)
portMapText (BiTextGroup
uid 12964,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 12965,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "136000,19000,149200,39000"
st "hsum_page => hsum_page,
new_col => new_col_s,
seed_col => seed_col_read_s,
h => h_s,
fop_row => fop_row_s,
fop_col_offset => fop_col_offset_s,
triggered => triggered_s,
ddrin_rd_page => ddrin_rd_page_s,
hpsel => hpsel_s,
hpsel_en => hpsel_en_s,
ddr_data => ddr_data,
data_valid => data_valid,
wait_request => wait_request,
ddr_addr => ddr_addr,
ddr_read => ddr_read,
data_sum => data_sum_s,
done_req => done_req_s,
done_read => done_read_s,
clk_sys => clk_sys,
rst_sys_n => rst_sys_n_0_s"
)
second (MLText
uid 12966,0
va (VaSet
font "arial,8,0"
)
xt "136000,39000,136000,39000"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 12953,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "135000,12000,161000,36000"
)
oxt "4000,2000,30000,26000"
ttg (MlTextGroup
uid 12954,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
uid 12955,0
va (VaSet
font "arial,8,1"
)
xt "149200,34000,153000,35000"
st "hsum_lib"
blo "149200,34800"
tm "BdLibraryNameMgr"
)
*284 (Text
uid 12956,0
va (VaSet
font "arial,8,1"
)
xt "149200,35000,153700,36000"
st "hsumddrin"
blo "149200,35800"
tm "CptNameMgr"
)
*285 (Text
uid 12957,0
va (VaSet
font "arial,8,1"
)
xt "149200,36000,151600,37000"
st "ddrin"
blo "149200,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12958,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12959,0
text (MLText
uid 12960,0
va (VaSet
font "Courier New,8,0"
)
xt "135000,9600,200500,12000"
st "summer_g   = summer_g      ( natural range 1 to 3  )                                                                           
ddr_g      = ddr_g         ( natural range 1 to 3  )                                                                           
harmonic_g = harmonic_g    ( natural range 8 to 16 ) -- Max number of harmonics that may be processed (including fundamental). "
)
header ""
)
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
(GiElement
name "ddr_g"
type "natural range 1 to 3"
value "ddr_g"
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
e "-- Max number of harmonics that may be processed (including fundamental)."
)
]
)
viewicon (ZoomableIcon
uid 12961,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "135250,34250,136750,35750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*286 (SaComponent
uid 13085,0
optionalChildren [
*287 (CptPort
uid 12993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12994,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,79625,143000,80375"
)
tg (CPTG
uid 12995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12996,0
va (VaSet
font "arial,8,0"
)
xt "144000,79500,147000,80500"
st "h : (3:0)"
blo "144000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "h"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Configuration."
eolc "-- Number of harmonics to process."
preAdd 0
posAdd 0
o 7
suid 1,0
)
)
)
*288 (CptPort
uid 12997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12998,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,80625,143000,81375"
)
tg (CPTG
uid 12999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13000,0
va (VaSet
font "arial,8,0"
)
xt "144000,80500,151400,81500"
st "a : (0:summer_g-1)"
blo "144000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "vector_4_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration ambiguity slopes to process."
preAdd 0
posAdd 0
o 8
suid 2,0
)
)
)
*289 (CptPort
uid 13001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13002,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,81625,143000,82375"
)
tg (CPTG
uid 13003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13004,0
va (VaSet
font "arial,8,0"
)
xt "144000,81500,148100,82500"
st "t_filter_en"
blo "144000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "t_filter_en"
t "std_logic"
eolc "-- Filter enable."
preAdd 0
posAdd 0
o 9
suid 3,0
)
)
)
*290 (CptPort
uid 13005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13006,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,75625,143000,76375"
)
tg (CPTG
uid 13007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13008,0
va (VaSet
font "arial,8,0"
)
xt "144000,75500,159300,76500"
st "row_info : (summer_g*harmonic_g*7-1:0)"
blo "144000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "row_info"
t "std_logic_vector"
b "(summer_g*harmonic_g*7-1 downto 0)"
eolc "-- Row number for each harmonic."
preAdd 0
posAdd 0
o 12
suid 5,0
)
)
)
*291 (CptPort
uid 13009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13010,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,76625,143000,77375"
)
tg (CPTG
uid 13011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13012,0
va (VaSet
font "arial,8,0"
)
xt "144000,76500,164700,77500"
st "pwr : (summer_g*last_column_c(harmonic_g-1)*32-1:0)"
blo "144000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "pwr"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)*32-1 downto 0)"
eolc "-- Summed power values."
preAdd 0
posAdd 0
o 11
suid 6,0
)
)
)
*292 (CptPort
uid 13013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13014,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,74625,143000,75375"
)
tg (CPTG
uid 13015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13016,0
va (VaSet
font "arial,8,0"
)
xt "144000,74500,162900,75500"
st "tc : (summer_g*last_column_c(harmonic_g-1)-1:0)"
blo "144000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "tc"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)-1 downto 0)"
prec "-- Inputs from SUMMER."
eolc "-- Indicates threshold has been crossed."
preAdd 0
posAdd 0
o 10
suid 7,0
)
)
)
*293 (CptPort
uid 13017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13018,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,77625,143000,78375"
)
tg (CPTG
uid 13019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13020,0
va (VaSet
font "arial,8,0"
)
xt "144000,77500,154900,78500"
st "last_result : (summer_g-1:0)"
blo "144000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "last_result"
t "std_logic_vector"
b "(summer_g-1 downto 0)"
eolc "-- Indicates last result of last ambiguity slope."
preAdd 0
posAdd 0
o 13
suid 8,0
)
)
)
*294 (CptPort
uid 13021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13022,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,68625,143000,69375"
)
tg (CPTG
uid 13023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13024,0
va (VaSet
font "arial,8,0"
)
xt "144000,68500,149200,69500"
st "clear_results"
blo "144000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "clear_results"
t "std_logic"
eolc "-- Indicates to clear results at start of run."
preAdd 0
posAdd 0
o 3
suid 10,0
)
)
)
*295 (CptPort
uid 13025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13026,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,69625,143000,70375"
)
tg (CPTG
uid 13027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13028,0
va (VaSet
font "arial,8,0"
)
xt "144000,69500,149100,70500"
st "save_results"
blo "144000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "save_results"
t "std_logic"
eolc "-- Indicates analysis run is complete."
preAdd 0
posAdd 0
o 4
suid 11,0
)
)
)
*296 (CptPort
uid 13029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13030,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,71625,143000,72375"
)
tg (CPTG
uid 13031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13032,0
va (VaSet
font "arial,8,0"
)
xt "144000,71500,148300,72500"
st "hsum_done"
blo "144000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_done"
t "std_logic"
eolc "-- Indicates all analysis runs are complete."
preAdd 0
posAdd 0
o 5
suid 12,0
)
)
)
*297 (CptPort
uid 13033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13034,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "171000,69625,171750,70375"
)
tg (CPTG
uid 13035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13036,0
va (VaSet
font "arial,8,0"
)
xt "166000,69500,170000,70500"
st "save_done"
ju 2
blo "170000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "save_done"
t "std_logic"
prec "-- Output to TGEN."
o 6
suid 13,0
)
)
)
*298 (CptPort
uid 13037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13038,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,70625,143000,71375"
)
tg (CPTG
uid 13039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13040,0
va (VaSet
font "arial,8,0"
)
xt "144000,70500,147400,71500"
st "triggered"
blo "144000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "triggered"
t "std_logic"
prec "-- DM Counter controls."
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*299 (CptPort
uid 13041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13042,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,82625,143000,83375"
)
tg (CPTG
uid 13043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13044,0
va (VaSet
font "arial,8,0"
)
xt "144000,82500,149400,83500"
st "dm_cnt_reset"
blo "144000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "dm_cnt_reset"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*300 (CptPort
uid 13045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13046,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,85625,143000,86375"
)
tg (CPTG
uid 13047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13048,0
va (VaSet
font "arial,8,0"
)
xt "144000,85500,146700,86500"
st "results"
blo "144000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "results"
t "results_out_t"
prec "-- Micro read back of results."
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*301 (CptPort
uid 13049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13050,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "171000,85625,171750,86375"
)
tg (CPTG
uid 13051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13052,0
va (VaSet
font "arial,8,0"
)
xt "163200,85500,170000,86500"
st "results_rd : (31:0)"
ju 2
blo "170000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "results_rd"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*302 (CptPort
uid 13053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13054,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,86625,143000,87375"
)
tg (CPTG
uid 13055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13056,0
va (VaSet
font "arial,8,0"
)
xt "144000,86500,145600,87500"
st "exc"
blo "144000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "exc"
t "exc_out_t"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*303 (CptPort
uid 13057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13058,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "171000,86625,171750,87375"
)
tg (CPTG
uid 13059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13060,0
va (VaSet
font "arial,8,0"
)
xt "164300,86500,170000,87500"
st "exc_rd : (31:0)"
ju 2
blo "170000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "exc_rd"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*304 (CptPort
uid 13061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13062,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "171000,82625,171750,83375"
)
tg (CPTG
uid 13063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13064,0
va (VaSet
font "arial,8,0"
)
xt "164100,82500,170000,83500"
st "dm_cnt : (31:0)"
ju 2
blo "170000,83300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dm_cnt"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*305 (CptPort
uid 13065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13066,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,92625,143000,93375"
)
tg (CPTG
uid 13067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13068,0
va (VaSet
font "arial,8,0"
)
xt "144000,92500,147000,93500"
st "clk_sys"
blo "144000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clocks and reset."
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*306 (CptPort
uid 13069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13070,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,93625,143000,94375"
)
tg (CPTG
uid 13071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13072,0
va (VaSet
font "arial,8,0"
)
xt "144000,93500,154700,94500"
st "rst_sys_n : (0:summer_g-1)"
blo "144000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*307 (CptPort
uid 13073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13074,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,66625,143000,67375"
)
tg (CPTG
uid 13075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13076,0
va (VaSet
font "arial,8,0"
)
xt "144000,66500,152700,67500"
st "seed_col_sum : (21:0)"
blo "144000,67300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "seed_col_sum"
t "std_logic_vector"
b "(21 downto 0)"
prec "-- Inputs from TGEN."
preAdd 0
posAdd 0
o 1
suid 25,0
)
)
)
*308 (CptPort
uid 13077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13078,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,67625,143000,68375"
)
tg (CPTG
uid 13079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13080,0
va (VaSet
font "arial,8,0"
)
xt "144000,67500,149100,68500"
st "analysis_run"
blo "144000,68300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "analysis_run"
t "std_logic"
eolc "-- Run number."
preAdd 0
posAdd 0
o 2
suid 26,0
)
)
)
*309 (CptPort
uid 13081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13082,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "142250,94625,143000,95375"
)
tg (CPTG
uid 13083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13084,0
va (VaSet
font "arial,8,0"
)
xt "144000,94500,146900,95500"
st "clk_mc"
blo "144000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mc"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 27,0
)
)
)
]
shape (Rectangle
uid 13086,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "143000,66000,171000,98000"
)
oxt "19000,-3000,47000,29000"
ttg (MlTextGroup
uid 13087,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
uid 13088,0
va (VaSet
font "arial,8,1"
)
xt "155200,96000,159000,97000"
st "hsum_lib"
blo "155200,96800"
tm "BdLibraryNameMgr"
)
*311 (Text
uid 13089,0
va (VaSet
font "arial,8,1"
)
xt "155200,97000,159200,98000"
st "hsumtrep"
blo "155200,97800"
tm "CptNameMgr"
)
*312 (Text
uid 13090,0
va (VaSet
font "arial,8,1"
)
xt "155200,98000,157100,99000"
st "trep"
blo "155200,98800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13091,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13092,0
text (MLText
uid 13093,0
va (VaSet
font "Courier New,8,0"
)
xt "143000,63600,177000,66000"
st "summer_g        = summer_g           ( natural range 1 to 3  )  
adder_latency_g = adder_latency_g    ( natural range 1 to 7  )  
harmonic_g      = harmonic_g         ( natural range 8 to 16 )  "
)
header ""
)
elements [
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "adder_latency_g"
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
)
]
)
viewicon (ZoomableIcon
uid 13094,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "143250,96250,144750,97750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*313 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "0,89000,14250,89000"
pts [
"0,89000"
"14250,89000"
]
)
start &1
end &211
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,88000,4900,89000"
st "clk_mc"
blo "2000,88800"
tm "WireNameMgr"
)
)
on &2
)
*314 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "-1000,42000,18250,42000"
pts [
"-1000,42000"
"18250,42000"
]
)
start &3
end &194
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,41000,4000,42000"
st "clk_sys"
blo "1000,41800"
tm "WireNameMgr"
)
)
on &4
)
*315 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "0,10000,134250,15000"
pts [
"0,10000"
"128000,10000"
"128000,15000"
"134250,15000"
]
)
start &5
end &270
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,9000,6200,10000"
st "data_valid"
blo "2000,9800"
tm "WireNameMgr"
)
)
on &6
)
*316 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,15000,196000,15000"
pts [
"196000,15000"
"161750,15000"
]
)
start &7
end &272
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "195000,14000,201400,15000"
st "ddr_addr : (31:0)"
blo "195000,14800"
tm "WireNameMgr"
)
)
on &8
)
*317 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,9000,134250,14000"
pts [
"0,9000"
"129000,9000"
"129000,14000"
"134250,14000"
]
)
start &9
end &269
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "126000,13000,136000,14000"
st "ddr_data : (512*ddr_g-1:0)"
blo "126000,13800"
tm "WireNameMgr"
)
)
on &10
)
*318 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "161750,16000,196000,16000"
pts [
"196000,16000"
"161750,16000"
]
)
start &11
end &273
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "195000,15000,198400,16000"
st "ddr_read"
blo "195000,15800"
tm "WireNameMgr"
)
)
on &12
)
*319 (Wire
uid 99,0
optionalChildren [
*320 (BdJunction
uid 1466,0
ps "OnConnectorStrategy"
shape (Circle
uid 1467,0
va (VaSet
vasetType 1
)
xt "119600,14600,120400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "40750,7000,196000,15000"
pts [
"196000,7000"
"120000,7000"
"120000,15000"
"40750,15000"
]
)
start &13
end &193
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "195000,6000,199300,7000"
st "hsum_done"
blo "195000,6800"
tm "WireNameMgr"
)
)
on &14
)
*321 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "0,16000,18250,16000"
pts [
"0,16000"
"18250,16000"
]
)
start &15
end &165
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,15000,16300,16000"
st "hsum_enable"
blo "11000,15800"
tm "WireNameMgr"
)
)
on &16
)
*322 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,8000,134250,13000"
pts [
"0,8000"
"130000,8000"
"130000,13000"
"134250,13000"
]
)
start &17
end &262
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "126000,12000,133300,13000"
st "hsum_page : (31:0)"
blo "126000,12800"
tm "WireNameMgr"
)
)
on &18
)
*323 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "0,15000,18250,15000"
pts [
"0,15000"
"18250,15000"
]
)
start &19
end &164
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,14000,16300,15000"
st "hsum_trigger"
blo "11000,14800"
tm "WireNameMgr"
)
)
on &20
)
*324 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,65000,14250,65000"
pts [
"0,65000"
"14250,65000"
]
)
start &21
end &206
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,64000,13000,65000"
st "mcaddr : (17:0)"
blo "7000,64800"
tm "WireNameMgr"
)
)
on &22
)
*325 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,66000,14250,66000"
pts [
"0,66000"
"14250,66000"
]
)
start &23
end &207
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,65000,7500,66000"
st "mcdatain : (31:0)"
blo "1000,65800"
tm "WireNameMgr"
)
)
on &24
)
*326 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,62000,196000,65000"
pts [
"196000,62000"
"44000,62000"
"44000,65000"
"35750,65000"
]
)
start &25
end &208
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "195000,61000,201900,62000"
st "mcdataout : (31:0)"
blo "195000,61800"
tm "WireNameMgr"
)
)
on &26
)
*327 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "0,68000,14250,68000"
pts [
"0,68000"
"14250,68000"
]
)
start &27
end &210
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,67000,4600,68000"
st "mcms"
blo "2000,67800"
tm "WireNameMgr"
)
)
on &28
)
*328 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "0,67000,14250,67000"
pts [
"0,67000"
"14250,67000"
]
)
start &29
end &209
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,66000,4800,67000"
st "mcrwn"
blo "2000,66800"
tm "WireNameMgr"
)
)
on &30
)
*329 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "0,90000,14250,90000"
pts [
"0,90000"
"14250,90000"
]
)
start &31
end &212
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,89000,5600,90000"
st "rst_mc_n"
blo "2000,89800"
tm "WireNameMgr"
)
)
on &32
)
*330 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "-1000,128000,250,128000"
pts [
"-1000,128000"
"250,128000"
]
)
start &33
end &250
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-1000,127000,2700,128000"
st "rst_sys_n"
blo "-1000,127800"
tm "WireNameMgr"
)
)
on &34
)
*331 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "0,11000,134250,16000"
pts [
"0,11000"
"127000,11000"
"127000,16000"
"134250,16000"
]
)
start &35
end &271
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,10000,7100,11000"
st "wait_request"
blo "2000,10800"
tm "WireNameMgr"
)
)
on &36
)
*332 (Wire
uid 1061,0
shape (OrthoPolyLine
uid 1062,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,75000,142250,75000"
pts [
"92000,75000"
"142250,75000"
]
)
start &156
end &292
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1064,0
va (VaSet
font "arial,8,0"
)
xt "97000,74000,116700,75000"
st "tc_s : (summer_g*last_column_c(harmonic_g-1)-1:0)"
blo "97000,74800"
tm "WireNameMgr"
)
)
on &67
)
*333 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,76000,142250,76000"
pts [
"92000,76000"
"142250,76000"
]
)
start &156
end &290
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1070,0
va (VaSet
font "arial,8,0"
)
xt "97000,75000,113500,76000"
st "row_info_s : (summer_g*harmonic_g*7-1:0)"
blo "97000,75800"
tm "WireNameMgr"
)
)
on &68
)
*334 (Wire
uid 1079,0
shape (OrthoPolyLine
uid 1080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,77000,142250,77000"
pts [
"92000,77000"
"142250,77000"
]
)
start &156
end &291
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1082,0
va (VaSet
font "arial,8,0"
)
xt "97000,76000,118500,77000"
st "pwr_s : (summer_g*last_column_c(harmonic_g-1)*32-1:0)"
blo "97000,76800"
tm "WireNameMgr"
)
)
on &69
)
*335 (Wire
uid 1085,0
shape (OrthoPolyLine
uid 1086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,78000,142250,78000"
pts [
"92000,78000"
"142250,78000"
]
)
start &156
end &293
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1088,0
va (VaSet
font "arial,8,0"
)
xt "97000,77000,108700,78000"
st "last_result_s : (summer_g-1:0)"
blo "97000,77800"
tm "WireNameMgr"
)
)
on &70
)
*336 (Wire
uid 1091,0
shape (OrthoPolyLine
uid 1092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,31000,134250,72000"
pts [
"92000,72000"
"113000,72000"
"113000,31000"
"134250,31000"
]
)
start &156
end &267
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1094,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "112000,48000,113000,63000"
st "hpsel_s : (summer_g*harmonic_g*7-1:0)"
blo "112800,63000"
tm "WireNameMgr"
)
)
on &65
)
*337 (Wire
uid 1097,0
shape (OrthoPolyLine
uid 1098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,32000,134250,73000"
pts [
"92000,73000"
"114000,73000"
"114000,32000"
"134250,32000"
]
)
start &156
end &268
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "113000,47500,114000,63000"
st "hpsel_en_s : (summer_g*harmonic_g-1:0)"
blo "113800,63000"
tm "WireNameMgr"
)
)
on &66
)
*338 (Wire
uid 1118,0
shape (OrthoPolyLine
uid 1119,0
va (VaSet
vasetType 3
)
xt "40750,22000,72250,72000"
pts [
"40750,22000"
"61000,22000"
"61000,72000"
"72250,72000"
]
)
start &186
end &135
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1121,0
va (VaSet
font "arial,8,0"
)
xt "42750,21000,47250,22000"
st "new_sum_s"
blo "42750,21800"
tm "WireNameMgr"
)
)
on &56
)
*339 (Wire
uid 1124,0
optionalChildren [
*340 (BdJunction
uid 1406,0
ps "OnConnectorStrategy"
shape (Circle
uid 1407,0
va (VaSet
vasetType 1
)
xt "61600,63600,62400,64400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
)
xt "40750,16000,72250,73000"
pts [
"40750,16000"
"62000,16000"
"62000,73000"
"72250,73000"
]
)
start &188
end &136
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1127,0
va (VaSet
font "arial,8,0"
)
xt "42750,15000,48650,16000"
st "analysis_run_s"
blo "42750,15800"
tm "WireNameMgr"
)
)
on &57
)
*341 (Wire
uid 1130,0
optionalChildren [
*342 (BdJunction
uid 1580,0
ps "OnConnectorStrategy"
shape (Circle
uid 1581,0
va (VaSet
vasetType 1
)
xt "58600,32600,59400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,33000,72250,78000"
pts [
"40750,33000"
"59000,33000"
"59000,78000"
"72250,78000"
]
)
start &179
end &137
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1133,0
va (VaSet
font "arial,8,0"
)
xt "42750,32000,46950,33000"
st "h_s : (3:0)"
blo "42750,32800"
tm "WireNameMgr"
)
)
on &58
)
*343 (Wire
uid 1136,0
optionalChildren [
*344 (BdJunction
uid 1622,0
ps "OnConnectorStrategy"
shape (Circle
uid 1623,0
va (VaSet
vasetType 1
)
xt "57600,34600,58400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,35000,71000,79000"
pts [
"40750,35000"
"58000,35000"
"58000,79000"
"71000,79000"
]
)
start &180
end &156
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 1138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1139,0
va (VaSet
font "arial,8,0"
)
xt "42750,34000,51350,35000"
st "a_s : (0:summer_g-1)"
blo "42750,34800"
tm "WireNameMgr"
)
)
on &59
)
*345 (Wire
uid 1142,0
shape (OrthoPolyLine
uid 1143,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,37000,71000,80000"
pts [
"40750,37000"
"57000,37000"
"57000,80000"
"71000,80000"
]
)
start &181
end &156
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 1146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1147,0
va (VaSet
font "arial,8,0"
)
xt "42750,36000,52550,37000"
st "p_en_s : (0:summer_g-1)"
blo "42750,36800"
tm "WireNameMgr"
)
)
on &60
)
*346 (Wire
uid 1150,0
shape (OrthoPolyLine
uid 1151,0
va (VaSet
vasetType 3
)
xt "40750,24000,72250,82000"
pts [
"40750,24000"
"60000,24000"
"60000,82000"
"72250,82000"
]
)
start &187
end &140
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1153,0
va (VaSet
font "arial,8,0"
)
xt "42750,23000,45550,24000"
st "t_set_s"
blo "42750,23800"
tm "WireNameMgr"
)
)
on &61
)
*347 (Wire
uid 1156,0
shape (OrthoPolyLine
uid 1157,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,81000,72250,83000"
pts [
"35750,83000"
"59000,83000"
"59000,81000"
"72250,81000"
]
)
start &225
end &141
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
font "arial,8,0"
)
xt "37750,82000,42650,83000"
st "m_s : (31:0)"
blo "37750,82800"
tm "WireNameMgr"
)
)
on &62
)
*348 (Wire
uid 1160,0
shape (OrthoPolyLine
uid 1161,0
va (VaSet
vasetType 3
)
xt "62000,86000,72250,86000"
pts [
"62000,86000"
"72250,86000"
]
)
end &154
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
font "arial,8,0"
)
xt "63000,85000,66000,86000"
st "clk_sys"
blo "63000,85800"
tm "WireNameMgr"
)
)
on &4
)
*349 (Wire
uid 1172,0
shape (OrthoPolyLine
uid 1173,0
va (VaSet
vasetType 3
)
xt "62000,90000,72250,90000"
pts [
"62000,90000"
"72250,90000"
]
)
end &155
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1177,0
va (VaSet
font "arial,8,0"
)
xt "63000,89000,65900,90000"
st "clk_mc"
blo "63000,89800"
tm "WireNameMgr"
)
)
on &2
)
*350 (Wire
uid 1180,0
shape (OrthoPolyLine
uid 1181,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,84000,72250,84000"
pts [
"35750,84000"
"72250,84000"
]
)
start &213
end &145
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1183,0
va (VaSet
font "arial,8,0"
)
xt "37750,83000,40350,84000"
st "hsel_s"
blo "37750,83800"
tm "WireNameMgr"
)
)
on &63
)
*351 (Wire
uid 1186,0
shape (OrthoPolyLine
uid 1187,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,85000,72250,85000"
pts [
"35750,85000"
"72250,85000"
]
)
start &215
end &147
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1189,0
va (VaSet
font "arial,8,0"
)
xt "37750,84000,40150,85000"
st "tsel_s"
blo "37750,84800"
tm "WireNameMgr"
)
)
on &64
)
*352 (Wire
uid 1240,0
shape (OrthoPolyLine
uid 1241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,83000,102000,83000"
pts [
"92000,83000"
"102000,83000"
]
)
start &156
end &71
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
font "arial,8,0"
)
xt "95000,82000,99500,83000"
st "hpsel_rd_s"
blo "95000,82800"
tm "WireNameMgr"
)
)
on &77
)
*353 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,84000,102000,84000"
pts [
"92000,84000"
"102000,84000"
]
)
start &156
end &71
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
font "arial,8,0"
)
xt "95000,83000,98500,84000"
st "tsel_rd_s"
blo "95000,83800"
tm "WireNameMgr"
)
)
on &75
)
*354 (Wire
uid 1260,0
shape (OrthoPolyLine
uid 1261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,79000,128000,113000"
pts [
"14250,79000"
"11000,79000"
"11000,113000"
"128000,113000"
"128000,83000"
"110000,83000"
]
)
start &214
end &71
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 1264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1265,0
va (VaSet
font "arial,8,0"
)
xt "55000,112000,63200,113000"
st "hpsel_rd_or_s : (6:0)"
blo "55000,112800"
tm "WireNameMgr"
)
)
on &78
)
*355 (Wire
uid 1268,0
shape (OrthoPolyLine
uid 1269,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,80000,127000,112000"
pts [
"14250,80000"
"12000,80000"
"12000,112000"
"127000,112000"
"127000,84000"
"110000,84000"
]
)
start &216
end &71
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
font "arial,8,0"
)
xt "55000,111000,63000,112000"
st "tsel_rd_or_s : (31:0)"
blo "55000,111800"
tm "WireNameMgr"
)
)
on &79
)
*356 (Wire
uid 1402,0
shape (OrthoPolyLine
uid 1403,0
va (VaSet
vasetType 3
)
xt "62000,64000,142250,68000"
pts [
"142250,68000"
"127000,68000"
"127000,64000"
"62000,64000"
]
)
start &308
end &340
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1405,0
va (VaSet
font "arial,8,0"
)
xt "135250,67000,141150,68000"
st "analysis_run_s"
blo "135250,67800"
tm "WireNameMgr"
)
)
on &57
)
*357 (Wire
uid 1410,0
shape (OrthoPolyLine
uid 1411,0
va (VaSet
vasetType 3
)
xt "40750,18000,134250,18000"
pts [
"40750,18000"
"134250,18000"
]
)
start &184
end &263
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1413,0
va (VaSet
font "arial,8,0"
)
xt "42750,17000,46750,18000"
st "new_col_s"
blo "42750,17800"
tm "WireNameMgr"
)
)
on &80
)
*358 (Wire
uid 1416,0
shape (OrthoPolyLine
uid 1417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,19000,134250,19000"
pts [
"40750,19000"
"134250,19000"
]
)
start &185
end &264
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1419,0
va (VaSet
font "arial,8,0"
)
xt "42750,18000,52250,19000"
st "seed_col_read_s : (21:0)"
blo "42750,18800"
tm "WireNameMgr"
)
)
on &131
)
*359 (Wire
uid 1426,0
shape (OrthoPolyLine
uid 1427,0
va (VaSet
vasetType 3
)
xt "127000,34000,134250,34000"
pts [
"127000,34000"
"134250,34000"
]
)
end &276
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1431,0
va (VaSet
font "arial,8,0"
)
xt "128000,33000,131000,34000"
st "clk_sys"
blo "128000,33800"
tm "WireNameMgr"
)
)
on &4
)
*360 (Wire
uid 1440,0
shape (OrthoPolyLine
uid 1441,0
va (VaSet
vasetType 3
)
xt "17000,25000,173000,70000"
pts [
"171750,70000"
"173000,70000"
"173000,45000"
"17000,45000"
"17000,25000"
"18250,25000"
]
)
start &297
end &191
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1443,0
va (VaSet
font "arial,8,0"
)
xt "173750,69000,178950,70000"
st "save_done_s"
blo "173750,69800"
tm "WireNameMgr"
)
)
on &81
)
*361 (Wire
uid 1446,0
shape (OrthoPolyLine
uid 1447,0
va (VaSet
vasetType 3
)
xt "40750,25000,142250,69000"
pts [
"40750,25000"
"123000,25000"
"123000,69000"
"142250,69000"
]
)
start &189
end &294
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1449,0
va (VaSet
font "arial,8,0"
)
xt "42750,24000,48750,25000"
st "clear_results_s"
blo "42750,24800"
tm "WireNameMgr"
)
)
on &82
)
*362 (Wire
uid 1452,0
shape (OrthoPolyLine
uid 1453,0
va (VaSet
vasetType 3
)
xt "40750,26000,142250,70000"
pts [
"40750,26000"
"122000,26000"
"122000,70000"
"142250,70000"
]
)
start &190
end &295
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1455,0
va (VaSet
font "arial,8,0"
)
xt "42750,25000,48650,26000"
st "save_results_s"
blo "42750,25800"
tm "WireNameMgr"
)
)
on &83
)
*363 (Wire
uid 1458,0
optionalChildren [
*364 (BdJunction
uid 5373,0
ps "OnConnectorStrategy"
shape (Circle
uid 5374,0
va (VaSet
vasetType 1
)
xt "120600,26600,121400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "40750,27000,142250,71000"
pts [
"40750,27000"
"121000,27000"
"121000,71000"
"142250,71000"
]
)
start &192
end &298
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
font "arial,8,0"
)
xt "42750,26000,47350,27000"
st "triggered_s"
blo "42750,26800"
tm "WireNameMgr"
)
)
on &84
)
*365 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
)
xt "120000,15000,142250,72000"
pts [
"120000,15000"
"120000,72000"
"142250,72000"
]
)
start &320
end &296
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1465,0
va (VaSet
font "arial,8,0"
)
xt "137250,71000,141550,72000"
st "hsum_done"
blo "137250,71800"
tm "WireNameMgr"
)
)
on &14
)
*366 (Wire
uid 1576,0
optionalChildren [
*367 (BdJunction
uid 1616,0
ps "OnConnectorStrategy"
shape (Circle
uid 1617,0
va (VaSet
vasetType 1
)
xt "125600,28600,126400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,29000,134250,33000"
pts [
"59000,33000"
"59000,29000"
"134250,29000"
]
)
start &342
end &265
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
font "arial,8,0"
)
xt "131000,28000,132600,29000"
st "h_s"
blo "131000,28800"
tm "WireNameMgr"
)
)
on &58
)
*368 (Wire
uid 1604,0
shape (OrthoPolyLine
uid 1605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,22000,95000,80000"
pts [
"92000,80000"
"95000,80000"
"95000,61000"
"0,61000"
"0,22000"
"18250,22000"
]
)
start &156
end &183
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1609,0
va (VaSet
font "arial,8,0"
)
xt "74000,60000,85700,61000"
st "done_sum_s : (summer_g-1:0)"
blo "74000,60800"
tm "WireNameMgr"
)
)
on &85
)
*369 (Wire
uid 1612,0
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,29000,142250,80000"
pts [
"126000,29000"
"126000,80000"
"142250,80000"
]
)
start &367
end &287
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1615,0
va (VaSet
font "arial,8,0"
)
xt "139250,79000,140850,80000"
st "h_s"
blo "139250,79800"
tm "WireNameMgr"
)
)
on &58
)
*370 (Wire
uid 1618,0
shape (OrthoPolyLine
uid 1619,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,35000,142250,81000"
pts [
"58000,35000"
"125000,35000"
"125000,81000"
"142250,81000"
]
)
start &344
end &288
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1621,0
va (VaSet
font "arial,8,0"
)
xt "139250,80000,140850,81000"
st "a_s"
blo "139250,80800"
tm "WireNameMgr"
)
)
on &59
)
*371 (Wire
uid 1632,0
shape (OrthoPolyLine
uid 1633,0
va (VaSet
vasetType 3
)
xt "35750,86000,51998,86000"
pts [
"35750,86000"
"51998,86000"
]
)
start &234
end *372 (Ripper
uid 9022,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,87000"
"52000,86000"
]
uid 9023,0
va (VaSet
vasetType 3
)
xt "52000,86000,53000,87000"
)
)
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1634,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1635,0
va (VaSet
font "arial,8,0"
)
xt "37750,85000,43950,86000"
st "dm_cnt_reset_s"
blo "37750,85800"
tm "WireNameMgr"
)
)
on &86
)
*373 (Wire
uid 1638,0
shape (OrthoPolyLine
uid 1639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,88000,51999,88000"
pts [
"35750,88000"
"51999,88000"
]
)
start &237
end *374 (Ripper
uid 9032,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,89000"
"52000,88000"
]
uid 9033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,88000,53000,89000"
)
)
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1641,0
va (VaSet
font "arial,8,0"
)
xt "37750,87000,40150,88000"
st "exc_s"
blo "37750,87800"
tm "WireNameMgr"
)
)
on &87
)
*375 (Wire
uid 1644,0
shape (OrthoPolyLine
uid 1645,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,87000,51999,87000"
pts [
"35750,87000"
"51999,87000"
]
)
start &235
end *376 (Ripper
uid 9040,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,88000"
"52000,87000"
]
uid 9041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,87000,53000,88000"
)
)
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1647,0
va (VaSet
font "arial,8,0"
)
xt "37750,86000,41250,87000"
st "results_s"
blo "37750,86800"
tm "WireNameMgr"
)
)
on &88
)
*377 (Wire
uid 1650,0
shape (OrthoPolyLine
uid 1651,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,75000,177000,118000"
pts [
"171750,87000"
"177000,87000"
"177000,118000"
"9000,118000"
"9000,75000"
"14250,75000"
]
)
start &303
end &238
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1653,0
va (VaSet
font "arial,8,0"
)
xt "172000,86000,178500,87000"
st "exc_rd_s : (31:0)"
blo "172000,86800"
tm "WireNameMgr"
)
)
on &89
)
*378 (Wire
uid 1656,0
shape (OrthoPolyLine
uid 1657,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,73000,179000,120000"
pts [
"171750,83000"
"179000,83000"
"179000,120000"
"7000,120000"
"7000,73000"
"14250,73000"
]
)
start &304
end &233
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1659,0
va (VaSet
font "arial,8,0"
)
xt "172000,82000,178700,83000"
st "dm_cnt_s : (31:0)"
blo "172000,82800"
tm "WireNameMgr"
)
)
on &90
)
*379 (Wire
uid 1662,0
shape (OrthoPolyLine
uid 1663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,74000,178000,119000"
pts [
"171750,86000"
"178000,86000"
"178000,119000"
"8000,119000"
"8000,74000"
"14250,74000"
]
)
start &301
end &236
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1665,0
va (VaSet
font "arial,8,0"
)
xt "172000,85000,180000,86000"
st "results_rd_s : (31:0)"
blo "172000,85800"
tm "WireNameMgr"
)
)
on &91
)
*380 (Wire
uid 1687,0
shape (OrthoPolyLine
uid 1688,0
va (VaSet
vasetType 3
)
xt "15000,4000,165000,19000"
pts [
"161750,14000"
"165000,14000"
"165000,4000"
"15000,4000"
"15000,19000"
"18250,19000"
]
)
start &279
end &199
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1690,0
va (VaSet
font "arial,8,0"
)
xt "88000,3000,93100,4000"
st "done_read_s"
blo "88000,3800"
tm "WireNameMgr"
)
)
on &92
)
*381 (Wire
uid 1721,0
shape (OrthoPolyLine
uid 1722,0
va (VaSet
vasetType 3
)
xt "135000,93000,142250,93000"
pts [
"135000,93000"
"142250,93000"
]
)
end &305
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1726,0
va (VaSet
font "arial,8,0"
)
xt "136000,92000,139000,93000"
st "clk_sys"
blo "136000,92800"
tm "WireNameMgr"
)
)
on &4
)
*382 (Wire
uid 1733,0
shape (OrthoPolyLine
uid 1734,0
va (VaSet
vasetType 3
)
xt "135000,95000,142250,95000"
pts [
"135000,95000"
"142250,95000"
]
)
end &309
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1738,0
va (VaSet
font "arial,8,0"
)
xt "136000,94000,138900,95000"
st "clk_mc"
blo "136000,94800"
tm "WireNameMgr"
)
)
on &2
)
*383 (Wire
uid 2426,0
shape (OrthoPolyLine
uid 2427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,28000,134250,39000"
pts [
"40750,39000"
"56000,39000"
"56000,28000"
"134250,28000"
]
)
start &198
end &266
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2429,0
va (VaSet
font "arial,8,0"
)
xt "42750,38000,49250,39000"
st "fop_row_s : (6:0)"
blo "42750,38800"
tm "WireNameMgr"
)
)
on &93
)
*384 (Bundle
uid 4074,0
optionalChildren [
*385 (Ripper
uid 4121,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,80000"
"52000,81000"
]
uid 4122,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,80000,53000,81000"
)
)
*386 (Ripper
uid 4145,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,79000"
"52000,80000"
]
uid 4146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,79000,53000,80000"
)
)
*387 (Ripper
uid 4157,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,78000"
"52000,79000"
]
uid 4158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,78000,53000,79000"
)
)
*388 (Ripper
uid 4169,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,77000"
"52000,78000"
]
uid 4170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,77000,53000,78000"
)
)
*389 (Ripper
uid 4181,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,76000"
"52000,77000"
]
uid 4182,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,76000,53000,77000"
)
)
*390 (Ripper
uid 4193,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,75000"
"52000,76000"
]
uid 4194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,75000,53000,76000"
)
)
*391 (Ripper
uid 4205,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,74000"
"52000,75000"
]
uid 4206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,74000,53000,75000"
)
)
*392 (Ripper
uid 4217,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,73000"
"52000,74000"
]
uid 4218,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,73000,53000,74000"
)
)
*393 (Ripper
uid 4229,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,72000"
"52000,73000"
]
uid 4230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,72000,53000,73000"
)
)
*394 (Ripper
uid 4241,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,71000"
"52000,72000"
]
uid 4242,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,71000,53000,72000"
)
)
*395 (Ripper
uid 4253,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,70000"
"52000,71000"
]
uid 4254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,70000,53000,71000"
)
)
*396 (Ripper
uid 4265,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,69000"
"52000,70000"
]
uid 4266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,69000,53000,70000"
)
)
*397 (Ripper
uid 4277,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,68000"
"52000,69000"
]
uid 4278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,68000,53000,69000"
)
)
*398 (Ripper
uid 4289,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,67000"
"52000,68000"
]
uid 4290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,67000,53000,68000"
)
)
*399 (Ripper
uid 4301,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,66000"
"52000,67000"
]
uid 4302,0
va (VaSet
vasetType 3
)
xt "52000,66000,53000,67000"
)
)
*400 (Ripper
uid 4407,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,81000"
"52000,82000"
]
uid 4408,0
va (VaSet
vasetType 3
)
xt "52000,81000,53000,82000"
)
)
*401 (Ripper
uid 4433,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6003,55000"
"7003,56000"
]
uid 4434,0
va (VaSet
vasetType 3
)
xt "6003,55000,7003,56000"
)
)
*402 (Ripper
uid 4439,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,27000"
"7000,28000"
]
uid 4440,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,27000,7000,28000"
)
)
*403 (Ripper
uid 4445,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,28000"
"7000,29000"
]
uid 4446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,28000,7000,29000"
)
)
*404 (Ripper
uid 4451,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,29000"
"7000,30000"
]
uid 4452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,29000,7000,30000"
)
)
*405 (Ripper
uid 4457,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,30000"
"7000,31000"
]
uid 4458,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,30000,7000,31000"
)
)
*406 (Ripper
uid 4463,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,31000"
"7000,32000"
]
uid 4464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,31000,7000,32000"
)
)
*407 (Ripper
uid 4469,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,32000"
"7000,33000"
]
uid 4470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,32000,7000,33000"
)
)
*408 (Ripper
uid 4475,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,33000"
"7000,34000"
]
uid 4476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,33000,7000,34000"
)
)
*409 (Ripper
uid 4481,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,34000"
"7000,35000"
]
uid 4482,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,34000,7000,35000"
)
)
*410 (Ripper
uid 4487,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,35000"
"7000,36000"
]
uid 4488,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,35000,7000,36000"
)
)
*411 (Ripper
uid 4493,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,36000"
"7000,37000"
]
uid 4494,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,36000,7000,37000"
)
)
*412 (Ripper
uid 4499,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,37000"
"7000,38000"
]
uid 4500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,37000,7000,38000"
)
)
*413 (Ripper
uid 4505,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,38000"
"7000,39000"
]
uid 4506,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,38000,7000,39000"
)
)
*414 (Ripper
uid 4511,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,39000"
"7000,40000"
]
uid 4512,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,39000,7000,40000"
)
)
*415 (Ripper
uid 4880,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,54000"
"7000,53000"
]
uid 4881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,53000,7000,54000"
)
)
&372
&374
&376
*416 (Ripper
uid 9136,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"130000,83000"
"131000,82000"
]
uid 9137,0
va (VaSet
vasetType 3
)
xt "130000,82000,131000,83000"
)
)
*417 (Ripper
uid 9148,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"130000,87000"
"131000,86000"
]
uid 9149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,86000,131000,87000"
)
)
*418 (Ripper
uid 9154,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"130000,88000"
"131000,87000"
]
uid 9155,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,87000,131000,88000"
)
)
*419 (Ripper
uid 4523,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"6000,40000"
"7000,41000"
]
uid 4524,0
va (VaSet
vasetType 3
)
xt "6000,40000,7000,41000"
)
)
*420 (Ripper
uid 9142,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"130000,84000"
"131000,83000"
]
uid 9143,0
va (VaSet
vasetType 3
)
xt "130000,83000,131000,84000"
)
)
]
shape (OrthoPolyLine
uid 4075,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "6000,27000,130000,111000"
pts [
"130000,79000"
"130000,111000"
"53000,111000"
"53000,55000"
"6000,55000"
"6000,27000"
]
)
sat 16
eat 16
textGroup (BiTextGroup
uid 4080,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 4081,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "129000,81000,130000,85400"
st "cfg_bundle"
blo "129800,85400"
tm "BundleNameMgr"
)
second (MLText
uid 4082,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,14300,131000,85400"
st "(a_1_s,a_2_s,a_set_s,b_start_1_s,b_start_2_s,b_stop_1_s,b_stop_2_s,dm_cnt_reset_s,exc_s,fop_col_offset_s,fop_row_1_s,fop_row_2_s,h_1_s,h_2_s,p_en_1_s,p_en_2_s,results_s,t_filter_en_s,thresh_set_s)"
tm "BundleContentsMgr"
)
)
bundleNet &94
)
*421 (Wire
uid 4091,0
shape (OrthoPolyLine
uid 4092,0
va (VaSet
vasetType 3
)
xt "35750,82000,52000,82000"
pts [
"35750,82000"
"52000,82000"
]
)
start &226
end &400
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4094,0
va (VaSet
font "arial,8,0"
)
xt "38000,81000,42900,82000"
st "t_filter_en_s"
blo "38000,81800"
tm "WireNameMgr"
)
)
on &76
)
*422 (Wire
uid 4117,0
shape (OrthoPolyLine
uid 4118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,81000,52001,81000"
pts [
"35750,81000"
"52001,81000"
]
)
start &239
end &385
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4120,0
va (VaSet
font "arial,8,0"
)
xt "38000,80000,46800,81000"
st "fop_col_offset_s : (8:0)"
blo "38000,80800"
tm "WireNameMgr"
)
)
on &99
)
*423 (Wire
uid 4141,0
shape (OrthoPolyLine
uid 4142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,80000,52000,80000"
pts [
"35750,80000"
"52000,80000"
]
)
start &228
end &386
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4144,0
va (VaSet
font "arial,8,0"
)
xt "38000,79000,45300,80000"
st "fop_row_2_s : (6:0)"
blo "38000,79800"
tm "WireNameMgr"
)
)
on &101
)
*424 (Wire
uid 4153,0
shape (OrthoPolyLine
uid 4154,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,79000,52000,79000"
pts [
"35750,79000"
"52000,79000"
]
)
start &227
end &387
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4156,0
va (VaSet
font "arial,8,0"
)
xt "38000,78000,45300,79000"
st "fop_row_1_s : (6:0)"
blo "38000,78800"
tm "WireNameMgr"
)
)
on &103
)
*425 (Wire
uid 4165,0
shape (OrthoPolyLine
uid 4166,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,78000,52000,78000"
pts [
"35750,78000"
"52000,78000"
]
)
start &224
end &388
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4168,0
va (VaSet
font "arial,8,0"
)
xt "38000,77000,46100,78000"
st "thresh_set_s : (21:0)"
blo "38000,77800"
tm "WireNameMgr"
)
)
on &105
)
*426 (Wire
uid 4177,0
shape (OrthoPolyLine
uid 4178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,77000,52000,77000"
pts [
"35750,77000"
"52000,77000"
]
)
start &230
end &389
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4180,0
va (VaSet
font "arial,8,0"
)
xt "38000,76000,48600,77000"
st "p_en_2_s : (0:summer_g-1)"
blo "38000,76800"
tm "WireNameMgr"
)
)
on &107
)
*427 (Wire
uid 4189,0
shape (OrthoPolyLine
uid 4190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,76000,52000,76000"
pts [
"35750,76000"
"52000,76000"
]
)
start &229
end &390
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4192,0
va (VaSet
font "arial,8,0"
)
xt "38000,75000,48600,76000"
st "p_en_1_s : (0:summer_g-1)"
blo "38000,75800"
tm "WireNameMgr"
)
)
on &109
)
*428 (Wire
uid 4201,0
shape (OrthoPolyLine
uid 4202,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,75000,52000,75000"
pts [
"35750,75000"
"52000,75000"
]
)
start &232
end &391
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4204,0
va (VaSet
font "arial,8,0"
)
xt "38000,74000,47400,75000"
st "a_2_s : (0:summer_g-1)"
blo "38000,74800"
tm "WireNameMgr"
)
)
on &112
)
*429 (Wire
uid 4213,0
shape (OrthoPolyLine
uid 4214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,74000,52000,74000"
pts [
"35750,74000"
"52000,74000"
]
)
start &231
end &392
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4216,0
va (VaSet
font "arial,8,0"
)
xt "38000,73000,47400,74000"
st "a_1_s : (0:summer_g-1)"
blo "38000,73800"
tm "WireNameMgr"
)
)
on &114
)
*430 (Wire
uid 4225,0
shape (OrthoPolyLine
uid 4226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,73000,52000,73000"
pts [
"35750,73000"
"52000,73000"
]
)
start &222
end &393
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4228,0
va (VaSet
font "arial,8,0"
)
xt "38000,72000,43000,73000"
st "h_2_s : (3:0)"
blo "38000,72800"
tm "WireNameMgr"
)
)
on &116
)
*431 (Wire
uid 4237,0
shape (OrthoPolyLine
uid 4238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,72000,52000,72000"
pts [
"35750,72000"
"52000,72000"
]
)
start &221
end &394
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4240,0
va (VaSet
font "arial,8,0"
)
xt "38000,71000,43000,72000"
st "h_1_s : (3:0)"
blo "38000,71800"
tm "WireNameMgr"
)
)
on &118
)
*432 (Wire
uid 4249,0
shape (OrthoPolyLine
uid 4250,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,71000,52000,71000"
pts [
"35750,71000"
"52000,71000"
]
)
start &220
end &395
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4252,0
va (VaSet
font "arial,8,0"
)
xt "38000,70000,45200,71000"
st "b_stop_2_s : (21:0)"
blo "38000,70800"
tm "WireNameMgr"
)
)
on &120
)
*433 (Wire
uid 4261,0
shape (OrthoPolyLine
uid 4262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,70000,52000,70000"
pts [
"35750,70000"
"52000,70000"
]
)
start &219
end &396
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4264,0
va (VaSet
font "arial,8,0"
)
xt "38000,69000,45700,70000"
st "b_start_2_s : (21:0)"
blo "38000,69800"
tm "WireNameMgr"
)
)
on &122
)
*434 (Wire
uid 4273,0
shape (OrthoPolyLine
uid 4274,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,69000,52000,69000"
pts [
"35750,69000"
"52000,69000"
]
)
start &218
end &397
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4276,0
va (VaSet
font "arial,8,0"
)
xt "38000,68000,45200,69000"
st "b_stop_1_s : (21:0)"
blo "38000,68800"
tm "WireNameMgr"
)
)
on &124
)
*435 (Wire
uid 4285,0
shape (OrthoPolyLine
uid 4286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,68000,52000,68000"
pts [
"35750,68000"
"52000,68000"
]
)
start &217
end &398
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4288,0
va (VaSet
font "arial,8,0"
)
xt "38000,67000,45700,68000"
st "b_start_1_s : (21:0)"
blo "38000,67800"
tm "WireNameMgr"
)
)
on &126
)
*436 (Wire
uid 4297,0
shape (OrthoPolyLine
uid 4298,0
va (VaSet
vasetType 3
)
xt "35750,67000,52000,67000"
pts [
"35750,67000"
"52000,67000"
]
)
start &223
end &399
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4300,0
va (VaSet
font "arial,8,0"
)
xt "38000,66000,41000,67000"
st "a_set_s"
blo "38000,66800"
tm "WireNameMgr"
)
)
on &128
)
*437 (Wire
uid 4429,0
shape (OrthoPolyLine
uid 4430,0
va (VaSet
vasetType 3
)
xt "7004,27000,18250,56000"
pts [
"7004,56000"
"13000,56000"
"13000,27000"
"18250,27000"
]
)
start &401
end &166
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4432,0
va (VaSet
font "arial,8,0"
)
xt "7000,55000,10000,56000"
st "a_set_s"
blo "7000,55800"
tm "WireNameMgr"
)
)
on &128
)
*438 (Wire
uid 4435,0
shape (OrthoPolyLine
uid 4436,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,28000,18250,28000"
pts [
"7001,28000"
"18250,28000"
]
)
start &402
end &167
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4438,0
va (VaSet
font "arial,8,0"
)
xt "7000,27000,14700,28000"
st "b_start_1_s : (21:0)"
blo "7000,27800"
tm "WireNameMgr"
)
)
on &126
)
*439 (Wire
uid 4441,0
shape (OrthoPolyLine
uid 4442,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,29000,18250,29000"
pts [
"7001,29000"
"18250,29000"
]
)
start &403
end &168
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4444,0
va (VaSet
font "arial,8,0"
)
xt "7000,28000,14200,29000"
st "b_stop_1_s : (21:0)"
blo "7000,28800"
tm "WireNameMgr"
)
)
on &124
)
*440 (Wire
uid 4447,0
shape (OrthoPolyLine
uid 4448,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,30000,18250,30000"
pts [
"7001,30000"
"18250,30000"
]
)
start &404
end &169
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4450,0
va (VaSet
font "arial,8,0"
)
xt "7000,29000,14700,30000"
st "b_start_2_s : (21:0)"
blo "7000,29800"
tm "WireNameMgr"
)
)
on &122
)
*441 (Wire
uid 4453,0
shape (OrthoPolyLine
uid 4454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,31000,18250,31000"
pts [
"7001,31000"
"18250,31000"
]
)
start &405
end &170
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4456,0
va (VaSet
font "arial,8,0"
)
xt "7000,30000,14200,31000"
st "b_stop_2_s : (21:0)"
blo "7000,30800"
tm "WireNameMgr"
)
)
on &120
)
*442 (Wire
uid 4459,0
shape (OrthoPolyLine
uid 4460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,32000,18250,32000"
pts [
"7001,32000"
"18250,32000"
]
)
start &406
end &171
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4462,0
va (VaSet
font "arial,8,0"
)
xt "7000,31000,12000,32000"
st "h_1_s : (3:0)"
blo "7000,31800"
tm "WireNameMgr"
)
)
on &118
)
*443 (Wire
uid 4465,0
shape (OrthoPolyLine
uid 4466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,33000,18250,33000"
pts [
"7001,33000"
"18250,33000"
]
)
start &407
end &172
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4468,0
va (VaSet
font "arial,8,0"
)
xt "7000,32000,12000,33000"
st "h_2_s : (3:0)"
blo "7000,32800"
tm "WireNameMgr"
)
)
on &116
)
*444 (Wire
uid 4471,0
shape (OrthoPolyLine
uid 4472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,34000,18250,34000"
pts [
"7001,34000"
"18250,34000"
]
)
start &408
end &173
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4474,0
va (VaSet
font "arial,8,0"
)
xt "7000,33000,16400,34000"
st "a_1_s : (0:summer_g-1)"
blo "7000,33800"
tm "WireNameMgr"
)
)
on &114
)
*445 (Wire
uid 4477,0
shape (OrthoPolyLine
uid 4478,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,35000,18250,35000"
pts [
"7001,35000"
"18250,35000"
]
)
start &409
end &174
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4480,0
va (VaSet
font "arial,8,0"
)
xt "7000,34000,16400,35000"
st "a_2_s : (0:summer_g-1)"
blo "7000,34800"
tm "WireNameMgr"
)
)
on &112
)
*446 (Wire
uid 4483,0
shape (OrthoPolyLine
uid 4484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,36000,18250,36000"
pts [
"7001,36000"
"18250,36000"
]
)
start &410
end &175
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4486,0
va (VaSet
font "arial,8,0"
)
xt "7000,35000,17600,36000"
st "p_en_1_s : (0:summer_g-1)"
blo "7000,35800"
tm "WireNameMgr"
)
)
on &109
)
*447 (Wire
uid 4489,0
shape (OrthoPolyLine
uid 4490,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,37000,18250,37000"
pts [
"7001,37000"
"18250,37000"
]
)
start &411
end &176
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4492,0
va (VaSet
font "arial,8,0"
)
xt "7000,36000,17600,37000"
st "p_en_2_s : (0:summer_g-1)"
blo "7000,36800"
tm "WireNameMgr"
)
)
on &107
)
*448 (Wire
uid 4495,0
shape (OrthoPolyLine
uid 4496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,38000,18250,38000"
pts [
"7001,38000"
"18250,38000"
]
)
start &412
end &177
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4498,0
va (VaSet
font "arial,8,0"
)
xt "7000,37000,15100,38000"
st "thresh_set_s : (21:0)"
blo "7000,37800"
tm "WireNameMgr"
)
)
on &105
)
*449 (Wire
uid 4501,0
shape (OrthoPolyLine
uid 4502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,39000,18250,39000"
pts [
"7001,39000"
"18250,39000"
]
)
start &413
end &196
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4504,0
va (VaSet
font "arial,8,0"
)
xt "7000,38000,14300,39000"
st "fop_row_1_s : (6:0)"
blo "7000,38800"
tm "WireNameMgr"
)
)
on &103
)
*450 (Wire
uid 4507,0
shape (OrthoPolyLine
uid 4508,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7001,40000,18250,40000"
pts [
"7001,40000"
"18250,40000"
]
)
start &414
end &197
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4510,0
va (VaSet
font "arial,8,0"
)
xt "7000,39000,14300,40000"
st "fop_row_2_s : (6:0)"
blo "7000,39800"
tm "WireNameMgr"
)
)
on &101
)
*451 (Wire
uid 4519,0
shape (OrthoPolyLine
uid 4520,0
va (VaSet
vasetType 3
)
xt "7001,41000,18250,41000"
pts [
"7001,41000"
"18250,41000"
]
)
start &419
end &178
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4522,0
va (VaSet
font "arial,8,0"
)
xt "7000,40000,11900,41000"
st "t_filter_en_s"
blo "7000,40800"
tm "WireNameMgr"
)
)
on &76
)
*452 (Wire
uid 4876,0
shape (OrthoPolyLine
uid 4877,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,30000,134250,53000"
pts [
"7000,53000"
"65000,53000"
"65000,30000"
"134250,30000"
]
)
start &415
end &278
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4879,0
va (VaSet
font "arial,8,0"
)
xt "124250,29000,133050,30000"
st "fop_col_offset_s : (8:0)"
blo "124250,29800"
tm "WireNameMgr"
)
)
on &99
)
*453 (Wire
uid 5361,0
shape (OrthoPolyLine
uid 5362,0
va (VaSet
vasetType 3
)
xt "16000,5000,164000,18000"
pts [
"161750,13000"
"164000,13000"
"164000,5000"
"16000,5000"
"16000,18000"
"18250,18000"
]
)
start &275
end &182
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5364,0
va (VaSet
font "arial,8,0"
)
xt "88000,4000,92700,5000"
st "done_req_s"
blo "88000,4800"
tm "WireNameMgr"
)
)
on &129
)
*454 (Wire
uid 5369,0
shape (OrthoPolyLine
uid 5370,0
va (VaSet
vasetType 3
)
xt "121000,17000,134250,27000"
pts [
"121000,27000"
"121000,17000"
"134250,17000"
]
)
start &364
end &280
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5372,0
va (VaSet
font "arial,8,0"
)
xt "128250,16000,132850,17000"
st "triggered_s"
blo "128250,16800"
tm "WireNameMgr"
)
)
on &84
)
*455 (Wire
uid 5945,0
shape (OrthoPolyLine
uid 5946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,20000,134250,20000"
pts [
"40750,20000"
"134250,20000"
]
)
start &200
end &281
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5948,0
va (VaSet
font "arial,8,0"
)
xt "42750,19000,51750,20000"
st "ddrin_rd_page_s : (1:0)"
blo "42750,19800"
tm "WireNameMgr"
)
)
on &130
)
*456 (Wire
uid 6385,0
shape (OrthoPolyLine
uid 6386,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,23000,142250,67000"
pts [
"40750,23000"
"129000,23000"
"129000,67000"
"142250,67000"
]
)
start &201
end &307
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 6387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6388,0
va (VaSet
font "arial,8,0"
)
xt "42750,22000,52250,23000"
st "seed_col_sum_s : (21:0)"
blo "42750,22800"
tm "WireNameMgr"
)
)
on &132
)
*457 (Wire
uid 7308,0
shape (OrthoPolyLine
uid 7309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,27000,186000,74000"
pts [
"161750,27000"
"186000,27000"
"186000,42000"
"67000,42000"
"67000,74000"
"71000,74000"
]
)
start &274
end &156
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 7312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7313,0
va (VaSet
font "arial,8,0"
)
xt "163750,26000,187250,27000"
st "data_sum_s : (summer_g*last_column_c(harmonic_g-1)*32-1:0)"
blo "163750,26800"
tm "WireNameMgr"
)
)
on &133
)
*458 (Wire
uid 9132,0
shape (OrthoPolyLine
uid 9133,0
va (VaSet
vasetType 3
)
xt "131000,82000,142250,82000"
pts [
"131000,82000"
"142250,82000"
]
)
start &416
end &289
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9135,0
va (VaSet
font "arial,8,0"
)
xt "136250,81000,141150,82000"
st "t_filter_en_s"
blo "136250,81800"
tm "WireNameMgr"
)
)
on &76
)
*459 (Wire
uid 9138,0
shape (OrthoPolyLine
uid 9139,0
va (VaSet
vasetType 3
)
xt "131000,83000,142250,83000"
pts [
"131000,83000"
"142250,83000"
]
)
start &420
end &299
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9141,0
va (VaSet
font "arial,8,0"
)
xt "135250,82000,141450,83000"
st "dm_cnt_reset_s"
blo "135250,82800"
tm "WireNameMgr"
)
)
on &86
)
*460 (Wire
uid 9144,0
shape (OrthoPolyLine
uid 9145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131000,86000,142250,86000"
pts [
"131000,86000"
"142250,86000"
]
)
start &417
end &300
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9147,0
va (VaSet
font "arial,8,0"
)
xt "137000,85000,140500,86000"
st "results_s"
blo "137000,85800"
tm "WireNameMgr"
)
)
on &88
)
*461 (Wire
uid 9150,0
shape (OrthoPolyLine
uid 9151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131000,87000,142250,87000"
pts [
"131000,87000"
"142250,87000"
]
)
start &418
end &302
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9153,0
va (VaSet
font "arial,8,0"
)
xt "137000,86000,139400,87000"
st "exc_s"
blo "137000,86800"
tm "WireNameMgr"
)
)
on &87
)
&95
&96
&97
&98
&100
&102
&104
&106
&108
&110
&111
&113
&115
&117
&119
&121
&123
&125
&127
*462 (Wire
uid 12573,0
shape (OrthoPolyLine
uid 12574,0
va (VaSet
vasetType 3
)
xt "-3000,131000,250,131000"
pts [
"-3000,131000"
"250,131000"
]
)
end &251
es 0
sat 16
eat 32
st 0
tg (WTG
uid 12577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12578,0
va (VaSet
font "arial,8,0"
)
xt "-3000,130000,0,131000"
st "clk_sys"
blo "-3000,130800"
tm "WireNameMgr"
)
)
on &4
)
*463 (Wire
uid 12826,0
shape (OrthoPolyLine
uid 12827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,128000,33000,128000"
pts [
"33000,128000"
"22750,128000"
]
)
end &252
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12831,0
va (VaSet
font "arial,8,0"
)
xt "25000,127000,37300,128000"
st "rst_sys_n_0_s : (0:summer_g-1)"
blo "25000,127800"
tm "WireNameMgr"
)
)
on &245
)
*464 (Wire
uid 12834,0
shape (OrthoPolyLine
uid 12835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,130000,33000,130000"
pts [
"22750,130000"
"33000,130000"
]
)
start &253
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12839,0
va (VaSet
font "arial,8,0"
)
xt "24750,129000,37050,130000"
st "rst_sys_n_1_s : (0:summer_g-1)"
blo "24750,129800"
tm "WireNameMgr"
)
)
on &243
)
*465 (Wire
uid 12842,0
shape (OrthoPolyLine
uid 12843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,132000,33000,132000"
pts [
"22750,132000"
"33000,132000"
]
)
start &254
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12847,0
va (VaSet
font "arial,8,0"
)
xt "24750,131000,37050,132000"
st "rst_sys_n_2_s : (0:summer_g-1)"
blo "24750,131800"
tm "WireNameMgr"
)
)
on &244
)
*466 (Wire
uid 12850,0
shape (OrthoPolyLine
uid 12851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,134000,34000,134000"
pts [
"22750,134000"
"34000,134000"
]
)
start &255
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12855,0
va (VaSet
font "arial,8,0"
)
xt "24750,133000,37050,134000"
st "rst_sys_n_3_s : (0:summer_g-1)"
blo "24750,133800"
tm "WireNameMgr"
)
)
on &246
)
*467 (Wire
uid 12858,0
shape (OrthoPolyLine
uid 12859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,136000,34000,136000"
pts [
"22750,136000"
"34000,136000"
]
)
start &256
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12863,0
va (VaSet
font "arial,8,0"
)
xt "24750,135000,37050,136000"
st "rst_sys_n_4_s : (0:summer_g-1)"
blo "24750,135800"
tm "WireNameMgr"
)
)
on &247
)
*468 (Wire
uid 12866,0
shape (OrthoPolyLine
uid 12867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,138000,34000,138000"
pts [
"22750,138000"
"34000,138000"
]
)
start &257
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12871,0
va (VaSet
font "arial,8,0"
)
xt "24750,137000,37050,138000"
st "rst_sys_n_5_s : (0:summer_g-1)"
blo "24750,137800"
tm "WireNameMgr"
)
)
on &248
)
*469 (Wire
uid 12977,0
shape (OrthoPolyLine
uid 12978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "127000,35000,134250,35000"
pts [
"127000,35000"
"134250,35000"
]
)
end &277
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 12981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12982,0
va (VaSet
font "arial,8,0"
)
xt "122000,34000,134300,35000"
st "rst_sys_n_0_s : (0:summer_g-1)"
blo "122000,34800"
tm "WireNameMgr"
)
)
on &245
)
*470 (Wire
uid 12985,0
shape (OrthoPolyLine
uid 12986,0
va (VaSet
vasetType 3
)
xt "9000,43000,18250,43000"
pts [
"9000,43000"
"18250,43000"
]
)
end &195
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 12989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12990,0
va (VaSet
font "arial,8,0"
)
xt "5000,42000,18300,43000"
st "rst_sys_n_1_s(0) : (0:summer_g-1)"
blo "5000,42800"
tm "WireNameMgr"
)
)
on &243
)
*471 (Wire
uid 13097,0
shape (OrthoPolyLine
uid 13098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135000,94000,142250,94000"
pts [
"135000,94000"
"142250,94000"
]
)
end &306
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13102,0
va (VaSet
font "arial,8,0"
)
xt "130000,93000,142300,94000"
st "rst_sys_n_2_s : (0:summer_g-1)"
blo "130000,93800"
tm "WireNameMgr"
)
)
on &244
)
*472 (Wire
uid 13105,0
shape (OrthoPolyLine
uid 13106,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,87000,71000,87000"
pts [
"62000,87000"
"71000,87000"
]
)
end &156
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13112,0
va (VaSet
font "arial,8,0"
)
xt "57000,86000,69300,87000"
st "rst_sys_n_3_s : (0:summer_g-1)"
blo "57000,86800"
tm "WireNameMgr"
)
)
on &246
)
*473 (Wire
uid 13115,0
shape (OrthoPolyLine
uid 13116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,88000,71000,88000"
pts [
"62000,88000"
"71000,88000"
]
)
end &156
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13122,0
va (VaSet
font "arial,8,0"
)
xt "57000,87000,69300,88000"
st "rst_sys_n_4_s : (0:summer_g-1)"
blo "57000,87800"
tm "WireNameMgr"
)
)
on &247
)
*474 (Wire
uid 13125,0
shape (OrthoPolyLine
uid 13126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,89000,71000,89000"
pts [
"62000,89000"
"71000,89000"
]
)
end &156
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13132,0
va (VaSet
font "arial,8,0"
)
xt "57000,88000,69300,89000"
st "rst_sys_n_5_s : (0:summer_g-1)"
blo "57000,88800"
tm "WireNameMgr"
)
)
on &248
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *475 (PackageList
uid 350,0
stg "VerticalLayoutStrategy"
textVec [
*476 (Text
uid 351,0
va (VaSet
font "arial,8,1"
)
xt "-9000,0,-3600,1000"
st "Package List"
blo "-9000,800"
)
*477 (MLText
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "-9000,1000,2900,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
library hsum_lib;
use hsum_lib.hsummci_pkg.all;
use hsum_lib.hsum_pkg.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 353,0
stg "VerticalLayoutStrategy"
textVec [
*478 (Text
uid 354,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*479 (Text
uid 355,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*480 (MLText
uid 356,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*481 (Text
uid 357,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*482 (MLText
uid 358,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*483 (Text
uid 359,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*484 (MLText
uid 360,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,0,2561,992"
viewArea "-10400,-50240,70054,5596"
cachedDiagramExtent "-9000,0,284500,142000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 13233,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*485 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*486 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*487 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*488 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*489 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*490 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*491 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*492 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*493 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*494 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*495 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*496 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*498 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*499 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*500 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*501 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*502 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*503 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*504 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*505 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "206000,1000,211400,2000"
st "Declarations"
blo "206000,1800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "206000,2000,208700,3000"
st "Ports:"
blo "206000,2800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "206000,1000,209800,2000"
st "Pre User:"
blo "206000,1800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "206000,1000,244000,2600"
st "type hpsel_rd_t is array(0 to summer_g) of std_logic_vector(6 downto 0);
type tsel_rd_t is array(0 to summer_g) of std_logic_vector(31 downto 0);"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "206000,21400,213100,22400"
st "Diagram Signals:"
blo "206000,22200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "206000,1000,210700,2000"
st "Post User:"
blo "206000,1800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "206000,1000,206000,1000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 182,0
usingSuid 1
emptyRow *506 (LEmptyRow
)
uid 363,0
optionalChildren [
*507 (RefLabelRowHdr
)
*508 (TitleRowHdr
)
*509 (FilterRowHdr
)
*510 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*511 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*512 (GroupColHdr
tm "GroupColHdrMgr"
)
*513 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*514 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*515 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*516 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*517 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*518 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*519 (LeafLogPort
port (LogicalPort
decl (Decl
n "hsum_page"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- Control inputs."
eolc "-- Offset for DDR address."
preAdd 0
posAdd 0
o 1
suid 9,0
)
)
uid 261,0
)
*520 (LeafLogPort
port (LogicalPort
decl (Decl
n "hsum_trigger"
t "std_logic"
eolc "-- Triggers analysis run(s)."
preAdd 0
posAdd 0
o 2
suid 10,0
)
)
uid 263,0
)
*521 (LeafLogPort
port (LogicalPort
decl (Decl
n "hsum_enable"
t "std_logic"
eolc "-- Qualifies hsum_trigger and can also pause analysis run."
preAdd 0
posAdd 0
o 3
suid 8,0
)
)
uid 265,0
)
*522 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hsum_done"
t "std_logic"
prec "-- Control outputs."
preAdd 0
posAdd 0
o 4
suid 7,0
)
)
uid 267,0
)
*523 (LeafLogPort
port (LogicalPort
decl (Decl
n "wait_request"
t "std_logic"
prec "-- DDR Interface."
preAdd 0
o 5
suid 18,0
)
)
uid 269,0
)
*524 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_valid"
t "std_logic"
o 6
suid 3,0
)
)
uid 271,0
)
*525 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(512*ddr_g-1 downto 0)"
o 7
suid 5,0
)
)
uid 273,0
)
*526 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 4,0
)
)
uid 275,0
)
*527 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_read"
t "std_logic"
posAdd 0
o 9
suid 6,0
)
)
uid 277,0
)
*528 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(17 downto 0)"
prec "-- Micro interface (Covnetics standard interface)."
preAdd 0
o 10
suid 11,0
)
)
uid 279,0
)
*529 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 12,0
)
)
uid 281,0
)
*530 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcrwn"
t "std_logic"
o 12
suid 15,0
)
)
uid 283,0
)
*531 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcms"
t "std_logic"
o 13
suid 14,0
)
)
uid 285,0
)
*532 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
posAdd 0
o 14
suid 13,0
)
)
uid 287,0
)
*533 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clock and reset."
preAdd 0
o 15
suid 2,0
)
)
uid 289,0
)
*534 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 16
suid 17,0
)
)
uid 291,0
)
*535 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 17
suid 1,0
)
)
uid 293,0
)
*536 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 18
suid 16,0
)
)
uid 295,0
)
*537 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "new_sum_s"
t "std_logic"
eolc "-- Starts a summing run."
preAdd 0
posAdd 0
o 20
suid 26,0
)
)
uid 1202,0
)
*538 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "analysis_run_s"
t "std_logic"
eolc "-- Indicates run 1 or run 2."
preAdd 0
posAdd 0
o 19
suid 27,0
)
)
uid 1204,0
)
*539 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "h_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- Number of harmonics to process for current run."
preAdd 0
posAdd 0
o 21
suid 28,0
)
)
uid 1206,0
)
*540 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "a_s"
t "vector_4_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital slopes for current run."
preAdd 0
posAdd 0
o 22
suid 29,0
)
)
uid 1208,0
)
*541 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "p_en_s"
t "vector_5_array_t"
b "(0 to summer_g-1)"
eolc "-- Number of orbital acceleration values for current run."
preAdd 0
posAdd 0
o 23
suid 30,0
)
)
uid 1210,0
)
*542 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "t_set_s"
t "std_logic"
eolc "-- Threshold set to use."
preAdd 0
posAdd 0
o 24
suid 31,0
)
)
uid 1212,0
)
*543 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "m_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 25
suid 32,0
)
)
uid 1214,0
)
*544 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "hsel_s"
t "hsel_out_t"
preAdd 0
posAdd 0
o 26
suid 33,0
)
)
uid 1216,0
)
*545 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "tsel_s"
t "tsel_out_t"
preAdd 0
posAdd 0
o 27
suid 34,0
)
)
uid 1218,0
)
*546 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hpsel_s"
t "std_logic_vector"
b "(summer_g*harmonic_g*7-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 28
suid 35,0
)
)
uid 1220,0
)
*547 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hpsel_en_s"
t "std_logic_vector"
b "(summer_g*harmonic_g-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 29
suid 36,0
)
)
uid 1222,0
)
*548 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tc_s"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)-1 DOWNTO 0)"
eolc "-- Indication threshold has been crossed for each column."
preAdd 0
posAdd 0
o 30
suid 37,0
)
)
uid 1224,0
)
*549 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "row_info_s"
t "std_logic_vector"
b "(summer_g*harmonic_g*7-1 DOWNTO 0)"
eolc "-- Row number for each harmonic."
preAdd 0
posAdd 0
o 31
suid 38,0
)
)
uid 1226,0
)
*550 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pwr_s"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)*32-1 DOWNTO 0)"
eolc "-- Summed power for each column."
preAdd 0
posAdd 0
o 32
suid 39,0
)
)
uid 1228,0
)
*551 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "last_result_s"
t "std_logic_vector"
b "(summer_g-1 DOWNTO 0)"
eolc "-- Indicates last result of last ambiguity slope."
preAdd 0
posAdd 0
o 33
suid 40,0
)
)
uid 1230,0
)
*552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tsel_rd_s"
t "tsel_rd_t"
o 34
suid 44,0
)
)
uid 1284,0
)
*553 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "t_filter_en_s"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 57,0
)
)
uid 1388,0
)
*554 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hpsel_rd_s"
t "hpsel_rd_t"
o 36
suid 58,0
)
)
uid 1396,0
)
*555 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "hpsel_rd_or_s"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 37
suid 59,0
)
)
uid 1398,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tsel_rd_or_s"
t "std_logic_vector"
b "(31 downto 0)"
o 38
suid 60,0
)
)
uid 1400,0
)
*557 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "new_col_s"
t "std_logic"
eolc "-- Starts reading a new set of columns."
preAdd 0
posAdd 0
o 39
suid 61,0
)
)
uid 1468,0
)
*558 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "save_done_s"
t "std_logic"
eolc "-- Indicates saving of results is complete."
preAdd 0
posAdd 0
o 40
suid 64,0
)
)
uid 1474,0
)
*559 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clear_results_s"
t "std_logic"
eolc "-- Indicates to clear results at start of run."
preAdd 0
posAdd 0
o 41
suid 65,0
)
)
uid 1476,0
)
*560 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "save_results_s"
t "std_logic"
eolc "-- Indicates to store results at end of analysis run."
preAdd 0
posAdd 0
o 42
suid 66,0
)
)
uid 1478,0
)
*561 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "triggered_s"
t "std_logic"
eolc "-- Indicates rising edge on hsum_trigger input."
preAdd 0
posAdd 0
o 43
suid 67,0
)
)
uid 1480,0
)
*562 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "done_sum_s"
t "std_logic_vector"
b "(summer_g-1 downto 0)"
eolc "-- SUMMER has completed processing FOP."
preAdd 0
posAdd 0
o 44
suid 71,0
)
)
uid 1671,0
)
*563 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "dm_cnt_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 72,0
)
)
uid 1673,0
)
*564 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "exc_s"
t "exc_out_t"
preAdd 0
posAdd 0
o 46
suid 73,0
)
)
uid 1675,0
)
*565 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "results_s"
t "results_out_t"
preAdd 0
posAdd 0
o 47
suid 74,0
)
)
uid 1677,0
)
*566 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "exc_rd_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 48
suid 75,0
)
)
uid 1679,0
)
*567 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dm_cnt_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 49
suid 76,0
)
)
uid 1681,0
)
*568 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "results_rd_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 50
suid 77,0
)
)
uid 1683,0
)
*569 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "done_read_s"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 78,0
)
)
uid 1739,0
)
*570 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fop_row_s"
t "std_logic_vector"
b "(6 downto 0)"
eolc "-- Number of harmonics to process for current run."
preAdd 0
posAdd 0
o 52
suid 89,0
)
)
uid 2432,0
)
*571 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "a_set_s"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 108,0
)
)
uid 4525,0
)
*572 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "b_start_1_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 54
suid 109,0
)
)
uid 4527,0
)
*573 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "b_stop_1_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 55
suid 110,0
)
)
uid 4529,0
)
*574 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "b_start_2_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 56
suid 111,0
)
)
uid 4531,0
)
*575 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "b_stop_2_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 57
suid 112,0
)
)
uid 4533,0
)
*576 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "h_1_s"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 58
suid 113,0
)
)
uid 4535,0
)
*577 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "h_2_s"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 59
suid 114,0
)
)
uid 4537,0
)
*578 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "a_1_s"
t "vector_4_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 60
suid 115,0
)
)
uid 4539,0
)
*579 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "a_2_s"
t "vector_4_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 61
suid 116,0
)
)
uid 4541,0
)
*580 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "p_en_1_s"
t "vector_5_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 62
suid 117,0
)
)
uid 4543,0
)
*581 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "p_en_2_s"
t "vector_5_array_t"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 63
suid 118,0
)
)
uid 4545,0
)
*582 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "thresh_set_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 64
suid 119,0
)
)
uid 4547,0
)
*583 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "fop_row_1_s"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 65
suid 120,0
)
)
uid 4549,0
)
*584 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "fop_row_2_s"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 66
suid 121,0
)
)
uid 4551,0
)
*585 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "fop_col_offset_s"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 67
suid 122,0
)
)
uid 4553,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "done_req_s"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 125,0
)
)
uid 5367,0
)
*587 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddrin_rd_page_s"
t "std_logic_vector"
b "(1 downto 0)"
eolc "-- RAM page to use when SUMMER is reading FOP data."
preAdd 0
posAdd 0
o 69
suid 127,0
)
)
uid 5951,0
)
*588 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "seed_col_read_s"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set to read."
preAdd 0
posAdd 0
o 70
suid 128,0
)
)
uid 6481,0
)
*589 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "seed_col_sum_s"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- First column of a set being summed."
preAdd 0
posAdd 0
o 71
suid 130,0
)
)
uid 6483,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data_sum_s"
t "std_logic_vector"
b "(summer_g*last_column_c(harmonic_g-1)*32-1 downto 0)"
prec "-- Data to SUMMER."
preAdd 0
posAdd 0
o 72
suid 136,0
)
)
uid 7316,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_n_1_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 73
suid 155,0
)
)
uid 12597,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_n_2_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 74
suid 158,0
)
)
uid 12619,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_sys_n_0_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
o 75
suid 160,0
)
)
uid 12621,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_n_3_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 76
suid 164,0
)
)
uid 12653,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_n_4_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 77
suid 165,0
)
)
uid 12655,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_sys_n_5_s"
t "std_logic_vector"
b "(0 to summer_g-1)"
preAdd 0
posAdd 0
o 78
suid 166,0
)
)
uid 12657,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 376,0
optionalChildren [
*597 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *598 (MRCItem
litem &506
pos 78
dimension 20
)
uid 378,0
optionalChildren [
*599 (MRCItem
litem &507
pos 0
dimension 20
uid 379,0
)
*600 (MRCItem
litem &508
pos 1
dimension 23
uid 380,0
)
*601 (MRCItem
litem &509
pos 2
hidden 1
dimension 20
uid 381,0
)
*602 (MRCItem
litem &519
pos 0
dimension 20
uid 262,0
)
*603 (MRCItem
litem &520
pos 1
dimension 20
uid 264,0
)
*604 (MRCItem
litem &521
pos 2
dimension 20
uid 266,0
)
*605 (MRCItem
litem &522
pos 3
dimension 20
uid 268,0
)
*606 (MRCItem
litem &523
pos 4
dimension 20
uid 270,0
)
*607 (MRCItem
litem &524
pos 5
dimension 20
uid 272,0
)
*608 (MRCItem
litem &525
pos 6
dimension 20
uid 274,0
)
*609 (MRCItem
litem &526
pos 7
dimension 20
uid 276,0
)
*610 (MRCItem
litem &527
pos 8
dimension 20
uid 278,0
)
*611 (MRCItem
litem &528
pos 9
dimension 20
uid 280,0
)
*612 (MRCItem
litem &529
pos 10
dimension 20
uid 282,0
)
*613 (MRCItem
litem &530
pos 11
dimension 20
uid 284,0
)
*614 (MRCItem
litem &531
pos 12
dimension 20
uid 286,0
)
*615 (MRCItem
litem &532
pos 13
dimension 20
uid 288,0
)
*616 (MRCItem
litem &533
pos 14
dimension 20
uid 290,0
)
*617 (MRCItem
litem &534
pos 15
dimension 20
uid 292,0
)
*618 (MRCItem
litem &535
pos 16
dimension 20
uid 294,0
)
*619 (MRCItem
litem &536
pos 17
dimension 20
uid 296,0
)
*620 (MRCItem
litem &537
pos 19
dimension 20
uid 1203,0
)
*621 (MRCItem
litem &538
pos 18
dimension 20
uid 1205,0
)
*622 (MRCItem
litem &539
pos 20
dimension 20
uid 1207,0
)
*623 (MRCItem
litem &540
pos 21
dimension 20
uid 1209,0
)
*624 (MRCItem
litem &541
pos 22
dimension 20
uid 1211,0
)
*625 (MRCItem
litem &542
pos 23
dimension 20
uid 1213,0
)
*626 (MRCItem
litem &543
pos 24
dimension 20
uid 1215,0
)
*627 (MRCItem
litem &544
pos 25
dimension 20
uid 1217,0
)
*628 (MRCItem
litem &545
pos 26
dimension 20
uid 1219,0
)
*629 (MRCItem
litem &546
pos 27
dimension 20
uid 1221,0
)
*630 (MRCItem
litem &547
pos 28
dimension 20
uid 1223,0
)
*631 (MRCItem
litem &548
pos 29
dimension 20
uid 1225,0
)
*632 (MRCItem
litem &549
pos 30
dimension 20
uid 1227,0
)
*633 (MRCItem
litem &550
pos 31
dimension 20
uid 1229,0
)
*634 (MRCItem
litem &551
pos 32
dimension 20
uid 1231,0
)
*635 (MRCItem
litem &552
pos 33
dimension 20
uid 1285,0
)
*636 (MRCItem
litem &553
pos 34
dimension 20
uid 1389,0
)
*637 (MRCItem
litem &554
pos 35
dimension 20
uid 1397,0
)
*638 (MRCItem
litem &555
pos 36
dimension 20
uid 1399,0
)
*639 (MRCItem
litem &556
pos 37
dimension 20
uid 1401,0
)
*640 (MRCItem
litem &557
pos 38
dimension 20
uid 1469,0
)
*641 (MRCItem
litem &558
pos 39
dimension 20
uid 1475,0
)
*642 (MRCItem
litem &559
pos 40
dimension 20
uid 1477,0
)
*643 (MRCItem
litem &560
pos 41
dimension 20
uid 1479,0
)
*644 (MRCItem
litem &561
pos 42
dimension 20
uid 1481,0
)
*645 (MRCItem
litem &562
pos 43
dimension 20
uid 1672,0
)
*646 (MRCItem
litem &563
pos 44
dimension 20
uid 1674,0
)
*647 (MRCItem
litem &564
pos 45
dimension 20
uid 1676,0
)
*648 (MRCItem
litem &565
pos 46
dimension 20
uid 1678,0
)
*649 (MRCItem
litem &566
pos 47
dimension 20
uid 1680,0
)
*650 (MRCItem
litem &567
pos 48
dimension 20
uid 1682,0
)
*651 (MRCItem
litem &568
pos 49
dimension 20
uid 1684,0
)
*652 (MRCItem
litem &569
pos 50
dimension 20
uid 1740,0
)
*653 (MRCItem
litem &570
pos 51
dimension 20
uid 2433,0
)
*654 (MRCItem
litem &571
pos 52
dimension 20
uid 4526,0
)
*655 (MRCItem
litem &572
pos 53
dimension 20
uid 4528,0
)
*656 (MRCItem
litem &573
pos 54
dimension 20
uid 4530,0
)
*657 (MRCItem
litem &574
pos 55
dimension 20
uid 4532,0
)
*658 (MRCItem
litem &575
pos 56
dimension 20
uid 4534,0
)
*659 (MRCItem
litem &576
pos 57
dimension 20
uid 4536,0
)
*660 (MRCItem
litem &577
pos 58
dimension 20
uid 4538,0
)
*661 (MRCItem
litem &578
pos 59
dimension 20
uid 4540,0
)
*662 (MRCItem
litem &579
pos 60
dimension 20
uid 4542,0
)
*663 (MRCItem
litem &580
pos 61
dimension 20
uid 4544,0
)
*664 (MRCItem
litem &581
pos 62
dimension 20
uid 4546,0
)
*665 (MRCItem
litem &582
pos 63
dimension 20
uid 4548,0
)
*666 (MRCItem
litem &583
pos 64
dimension 20
uid 4550,0
)
*667 (MRCItem
litem &584
pos 65
dimension 20
uid 4552,0
)
*668 (MRCItem
litem &585
pos 66
dimension 20
uid 4554,0
)
*669 (MRCItem
litem &586
pos 67
dimension 20
uid 5368,0
)
*670 (MRCItem
litem &587
pos 68
dimension 20
uid 5952,0
)
*671 (MRCItem
litem &588
pos 69
dimension 20
uid 6482,0
)
*672 (MRCItem
litem &589
pos 70
dimension 20
uid 6484,0
)
*673 (MRCItem
litem &590
pos 71
dimension 20
uid 7317,0
)
*674 (MRCItem
litem &591
pos 72
dimension 20
uid 12598,0
)
*675 (MRCItem
litem &592
pos 73
dimension 20
uid 12620,0
)
*676 (MRCItem
litem &593
pos 74
dimension 20
uid 12622,0
)
*677 (MRCItem
litem &594
pos 75
dimension 20
uid 12654,0
)
*678 (MRCItem
litem &595
pos 76
dimension 20
uid 12656,0
)
*679 (MRCItem
litem &596
pos 77
dimension 20
uid 12658,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 382,0
optionalChildren [
*680 (MRCItem
litem &510
pos 0
dimension 20
uid 383,0
)
*681 (MRCItem
litem &512
pos 1
dimension 50
uid 384,0
)
*682 (MRCItem
litem &513
pos 2
dimension 100
uid 385,0
)
*683 (MRCItem
litem &514
pos 3
dimension 50
uid 386,0
)
*684 (MRCItem
litem &515
pos 4
dimension 100
uid 387,0
)
*685 (MRCItem
litem &516
pos 5
dimension 100
uid 388,0
)
*686 (MRCItem
litem &517
pos 6
dimension 50
uid 389,0
)
*687 (MRCItem
litem &518
pos 7
dimension 80
uid 390,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 377,0
vaOverrides [
]
)
]
)
uid 362,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *688 (LEmptyRow
)
uid 392,0
optionalChildren [
*689 (RefLabelRowHdr
)
*690 (TitleRowHdr
)
*691 (FilterRowHdr
)
*692 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*693 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*694 (GroupColHdr
tm "GroupColHdrMgr"
)
*695 (NameColHdr
tm "GenericNameColHdrMgr"
)
*696 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*697 (InitColHdr
tm "GenericValueColHdrMgr"
)
*698 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*699 (EolColHdr
tm "GenericEolColHdrMgr"
)
*700 (LogGeneric
generic (GiElement
name "ddr_g"
type "natural range 1 to 3"
value ""
e "-- Number of DDR interfaces."
)
uid 297,0
)
*701 (LogGeneric
generic (GiElement
name "summer_g"
type "natural range 1 to 3"
value ""
e "-- Number of SUMMER sub-blocks to instantiate."
)
uid 299,0
)
*702 (LogGeneric
generic (GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value ""
e "-- Latency of IEEE-754 adder function."
)
uid 301,0
)
*703 (LogGeneric
generic (GiElement
name "harmonic_g"
type "natural range 8 to 16"
value ""
e "-- Max number of harmonics that may be processed (including fundamental)."
)
uid 7305,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 404,0
optionalChildren [
*704 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *705 (MRCItem
litem &688
pos 4
dimension 20
)
uid 406,0
optionalChildren [
*706 (MRCItem
litem &689
pos 0
dimension 20
uid 407,0
)
*707 (MRCItem
litem &690
pos 1
dimension 23
uid 408,0
)
*708 (MRCItem
litem &691
pos 2
hidden 1
dimension 20
uid 409,0
)
*709 (MRCItem
litem &700
pos 0
dimension 20
uid 298,0
)
*710 (MRCItem
litem &701
pos 1
dimension 20
uid 300,0
)
*711 (MRCItem
litem &702
pos 2
dimension 20
uid 302,0
)
*712 (MRCItem
litem &703
pos 3
dimension 20
uid 7304,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 410,0
optionalChildren [
*713 (MRCItem
litem &692
pos 0
dimension 20
uid 411,0
)
*714 (MRCItem
litem &694
pos 1
dimension 50
uid 412,0
)
*715 (MRCItem
litem &695
pos 2
dimension 100
uid 413,0
)
*716 (MRCItem
litem &696
pos 3
dimension 100
uid 414,0
)
*717 (MRCItem
litem &697
pos 4
dimension 50
uid 415,0
)
*718 (MRCItem
litem &698
pos 5
dimension 50
uid 416,0
)
*719 (MRCItem
litem &699
pos 6
dimension 80
uid 417,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 405,0
vaOverrides [
]
)
]
)
uid 391,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
