
*** Running vivado
    with args -log ring_oscillator_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ring_oscillator_wrapper.tcl


WARNING: Default location for XILINX_HLS not found: 

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ring_oscillator_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2021.1/data/ip'.
Command: synth_design -top ring_oscillator_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_wrapper' [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/hdl/ring_oscillator_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator' [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/synth/ring_oscillator.v:13]
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_util_vector_logic_0_0' [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_util_vector_logic_0_0' (1#1) [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_util_vector_logic_0_2' [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_util_vector_logic_0_2' (2#1) [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_util_vector_logic_0_3' [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_util_vector_logic_0_3' (3#1) [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_util_vector_logic_2_0' [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_util_vector_logic_2_0' (4#1) [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/.Xil/Vivado-16468-The-Sarcatrist-Laptop/realtime/ring_oscillator_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator' (5#1) [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/synth/ring_oscillator.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_wrapper' (6#1) [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/hdl/ring_oscillator_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_0/ring_oscillator_util_vector_logic_0_0/ring_oscillator_util_vector_logic_0_0_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_0'
Finished Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_0/ring_oscillator_util_vector_logic_0_0/ring_oscillator_util_vector_logic_0_0_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_0'
Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_2/ring_oscillator_util_vector_logic_0_2/ring_oscillator_util_vector_logic_0_3_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_2'
Finished Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_2/ring_oscillator_util_vector_logic_0_2/ring_oscillator_util_vector_logic_0_3_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_2'
Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_3/ring_oscillator_util_vector_logic_0_3/ring_oscillator_util_vector_logic_0_3_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_3'
Finished Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_0_3/ring_oscillator_util_vector_logic_0_3/ring_oscillator_util_vector_logic_0_3_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_3'
Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_2_0/ring_oscillator_util_vector_logic_2_0/ring_oscillator_util_vector_logic_0_3_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_4'
Finished Parsing XDC File [e:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.gen/sources_1/bd/ring_oscillator/ip/ring_oscillator_util_vector_logic_2_0/ring_oscillator_util_vector_logic_2_0/ring_oscillator_util_vector_logic_0_3_in_context.xdc] for cell 'ring_oscillator_i/util_vector_logic_4'
Parsing XDC File [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ring_oscillator_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ring_oscillator_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ring_oscillator_i/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ring_oscillator_i/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ring_oscillator_i/util_vector_logic_4. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1251.949 ; gain = 7.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1251.949 ; gain = 7.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1271.023 ; gain = 27.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |ring_oscillator_util_vector_logic_0_0 |         1|
|2     |ring_oscillator_util_vector_logic_0_2 |         1|
|3     |ring_oscillator_util_vector_logic_0_3 |         1|
|4     |ring_oscillator_util_vector_logic_2_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |ring_oscillator_util_vector_logic_0 |     3|
|4     |ring_oscillator_util_vector_logic_2 |     1|
|5     |IBUF                                |     1|
|6     |OBUF                                |     1|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1277.797 ; gain = 33.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.797 ; gain = 33.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1299.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aab5d773
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1299.648 ; gain = 55.691
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.runs/synth_1/ring_oscillator_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ring_oscillator_wrapper_utilization_synth.rpt -pb ring_oscillator_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 12:25:28 2023...
