================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Wed Dec 03 13:53:58 CST 2025
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         sb_parallel_dot
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu9eg-ffvb1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              16919
FF:               14940
DSP:              0
BRAM:             30
URAM:             0
SRL:              1847


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.430       |
| Post-Route     | 3.556       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                          | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                          | 16919 | 14940 |     | 30   |      |     |        |      |         |          |        |
|   CTRL_BUS_s_axi_U            | 40    | 72    |     |      |      |     |        |      |         |          |        |
|   DATA_BUS_m_axi_U            | 1367  | 1778  |     | 15   |      |     |        |      |         |          |        |
|   RESULT_BUS_m_axi_U          | 887   | 1333  |     |      |      |     |        |      |         |          |        |
|   WEIGHT_BUS_m_axi_U          | 988   | 1778  |     | 15   |      |     |        |      |         |          |        |
|   compute_U0                  | 12140 | 6395  |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U100    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U102    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U103    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U104    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U105    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U106    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U107    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U108    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U109    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U110    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U111    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U112    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U114    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U115    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U116    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U117    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U118    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U119    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U120    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U121    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U122    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U123    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U124    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U126    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U127    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U128    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U129    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U130    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U131    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U132    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U133    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U134    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U135    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U136    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U138    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U139    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U140    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U141    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U142    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U143    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U144    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U145    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U146    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U147    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U148    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U150    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U151    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U152    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U154    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U155    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U156    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U157    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U158    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U159    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U160    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U162    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U163    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U164    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U166    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U167    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U168    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U169    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U170    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U171    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U172    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U174    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U175    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U176    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U178    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U179    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U180    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U181    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U182    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U183    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U184    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U186    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U187    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U188    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U190    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U191    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U192    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U193    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U194    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U195    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U196    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U198    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U199    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U200    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U202    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U203    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U204    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U205    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U206    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U207    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U208    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U210    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U211    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U212    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U214    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U215    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U216    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U217    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U218    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U219    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U220    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U222    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U223    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U224    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U226    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U227    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U228    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U229    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U230    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U231    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U232    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U234    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U235    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U236    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U238    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U239    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U240    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U241    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U242    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U243    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U244    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U246    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U247    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U248    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U250    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U251    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U252    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U253    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U254    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U255    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U256    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U258    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U259    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U26     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U260    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U263    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U264    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U265    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U266    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U267    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U268    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U27     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U270    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U271    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U272    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U274    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U275    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U276    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U277    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U278    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U279    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U28     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U280    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U282    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U283    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U284    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U286    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U287    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U288    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U289    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U29     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U290    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U291    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U292    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U294    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U295    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U296    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U298    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U299    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U30     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U300    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U301    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U302    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U303    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U304    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U306    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U307    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U308    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U31     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U310    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U311    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U312    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U313    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U314    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U315    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U316    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U318    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U319    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U32     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U320    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U322    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U323    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U324    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U325    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U326    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U327    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U328    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U330    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U331    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U332    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U334    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U335    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U336    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U337    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U338    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U339    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U34     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U340    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U342    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U343    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U344    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U346    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U347    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U348    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U349    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U35     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U350    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U351    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U352    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U354    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U355    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U356    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U358    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U359    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U36     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U360    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U361    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U362    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U363    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U364    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U366    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U367    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U368    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U37     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U370    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U371    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U372    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U373    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U374    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U375    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U376    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U378    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U379    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U38     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U380    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U382    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U383    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U384    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U385    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U386    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U387    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U388    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U39     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U390    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U391    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U392    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U394    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U395    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U396    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U397    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U398    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U399    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U40     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U400    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U402    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U403    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U404    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U406    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U407    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U408    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U409    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U41     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U410    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U411    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U412    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U414    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U415    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U416    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U418    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U419    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U42     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U420    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U421    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U422    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U423    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U424    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U426    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U427    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U428    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U43     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U430    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U431    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U432    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U433    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U434    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U435    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U436    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U438    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U439    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U44     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U440    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U442    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U443    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U444    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U445    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U446    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U447    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U448    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U45     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U450    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U451    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U452    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U454    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U455    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U456    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U457    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U458    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U459    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U46     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U460    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U462    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U463    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U464    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U466    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U467    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U468    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U469    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U47     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U470    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U471    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U472    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U474    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U475    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U476    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U478    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U479    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U48     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U480    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U481    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U482    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U483    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U484    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U486    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U487    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U488    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U49     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U490    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U491    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U492    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U493    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U494    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U495    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U496    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U498    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U499    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U50     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U500    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U502    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U503    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U504    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U505    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U506    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U507    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U508    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U51     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U510    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U511    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U512    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U514    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U515    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U516    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U517    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U518    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U519    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U52     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U520    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U522    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U523    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U524    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U526    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U527    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U528    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U529    |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U53     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U54     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U55     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U56     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U58     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U59     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U60     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U61     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U62     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U63     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U64     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U66     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U67     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U68     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U69     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U70     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U71     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U72     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U73     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U74     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U75     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U76     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U78     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U79     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U80     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U82     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U83     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U84     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U85     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U86     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U87     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U88     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U90     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U91     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U92     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U93     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U94     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U95     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U96     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U97     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U98     |       |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U99     |       |       |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U             | 262   | 233   |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0               |       |       |     |      |      |     |        |      |         |          |        |
|   load_and_unpack_U0          | 188   | 130   |     |      |      |     |        |      |         |          |        |
|     (load_and_unpack_U0)      | 23    | 76    |     |      |      |     |        |      |         |          |        |
|   result_c_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   result_stream_U             |       |       |     |      |      |     |        |      |         |          |        |
|   rounds_c1_U                 | 22    | 70    |     |      |      |     |        |      |         |          |        |
|   rounds_c_U                  | 41    | 70    |     |      |      |     |        |      |         |          |        |
|   spike_stream_U              | 482   | 1803  |     |      |      |     |        |      |         |          |        |
|   start_for_compute_U0_U      |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_store_result_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   store_result_U0             | 128   | 188   |     |      |      |     |        |      |         |          |        |
|     (store_result_U0)         | 54    | 136   |     |      |      |     |        |      |         |          |        |
|   weight_stream_U             | 305   | 1033  |     |      |      |     |        |      |         |          |        |
+-------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.17%  | OK     |
| FD                                                        | 50%       | 2.73%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.28%  | OK     |
| CARRY8                                                    | 25%       | 3.19%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.64%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.64%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5139      | 292    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.83   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                       | ENDPOINT PIN                                                                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                      |                                                                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.444 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg/C                   | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[0]_srl11/CE |            1 |       7807 |          3.354 |          0.226 |        3.128 |
| Path2 | 1.444 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg/C                   | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[1]_srl11/CE |            1 |       7807 |          3.354 |          0.226 |        3.128 |
| Path3 | 1.444 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg/C                   | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[0]_srl13/CE |            1 |       7807 |          3.354 |          0.226 |        3.128 |
| Path4 | 1.444 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg/C                   | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[1]_srl13/CE |            1 |       7807 |          3.354 |          0.226 |        3.128 |
| Path5 | 1.446 | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg/C | weight_stream_U/U_sb_parallel_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][306]/CE                              |            2 |       1034 |          3.449 |          0.180 |        3.269 |
+-------+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                                                                                   | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[0]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[1]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[0]_srl13                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[1]_srl13                                    | CLB.SRL.SRL16E    |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg                                            | REGISTER.SDR.FDRE |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                                                       | CLB.LUT.LUT5      |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1                                                    | CLB.LUT.LUT3      |
    | weight_stream_U/U_sb_parallel_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][306]                                                                 | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                                                                                   | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[0]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[1]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[0]_srl13                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[1]_srl13                                    | CLB.SRL.SRL16E    |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg                                            | REGISTER.SDR.FDRE |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                                                       | CLB.LUT.LUT5      |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1                                                    | CLB.LUT.LUT3      |
    | weight_stream_U/U_sb_parallel_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][306]                                                                 | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                                                                                   | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[0]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[1]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[0]_srl13                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[1]_srl13                                    | CLB.SRL.SRL16E    |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg                                            | REGISTER.SDR.FDRE |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                                                       | CLB.LUT.LUT5      |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1                                                    | CLB.LUT.LUT3      |
    | weight_stream_U/U_sb_parallel_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][306]                                                                 | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                                                                                   | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[0]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[1]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[0]_srl13                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[1]_srl13                                    | CLB.SRL.SRL16E    |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg                                            | REGISTER.SDR.FDRE |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                                                       | CLB.LUT.LUT5      |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1                                                    | CLB.LUT.LUT3      |
    | weight_stream_U/U_sb_parallel_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][306]                                                                 | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                                                                                   | Primitive Type    |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[0]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_159_reg_26506_pp0_iter11_reg_reg[1]_srl11                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[0]_srl13                                    | CLB.SRL.SRL16E    |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/ap_enable_reg_pp0_iter44_reg                                                              | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/flow_control_loop_pipe_sequential_init_U/spiking_data_252_reg_27064_pp0_iter21_reg[1]_i_1 | CLB.LUT.LUT5      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/spiking_data_177_reg_26614_pp0_iter13_reg_reg[1]_srl13                                    | CLB.SRL.SRL16E    |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/ap_enable_reg_pp0_iter1_reg                                            | REGISTER.SDR.FDRE |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                                                       | CLB.LUT.LUT5      |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1                                                    | CLB.LUT.LUT3      |
    | weight_stream_U/U_sb_parallel_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][306]                                                                 | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sb_parallel_dot_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sb_parallel_dot_failfast_routed.rpt                 |
| power                    | impl/verilog/report/sb_parallel_dot_power_routed.rpt                    |
| status                   | impl/verilog/report/sb_parallel_dot_status_routed.rpt                   |
| timing                   | impl/verilog/report/sb_parallel_dot_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sb_parallel_dot_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sb_parallel_dot_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sb_parallel_dot_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------------+


