Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 21:52:50 2024
| Host         : Desktop-NUC running 64-bit major release  (build 9200)
| Command      : report_methodology -file sine_top_methodology_drc_routed.rpt -pb sine_top_methodology_drc_routed.pb -rpx sine_top_methodology_drc_routed.rpx
| Design       : sine_top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 55
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 36         |
| TIMING-20 | Warning  | Non-clocked latch              | 18         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[0]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[0]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[0]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[10]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[10]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[10]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[11]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[11]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[11]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[12]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[12]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[12]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[13]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[13]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[13]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[14]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[14]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[14]_C_bret__1/CLR,
dds_cordic_inst/phase_input_reg[14]_C_bret__2/CLR,
dds_cordic_inst/phase_input_reg[14]_C_bret__3/CLR
dds_cordic_inst/phase_input_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[15]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[15]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[15]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[16]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[16]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[16]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[17]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[17]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[17]_C_bret__1/CLR
dds_cordic_inst/phase_input_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[1]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[1]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[1]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[2]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[2]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[2]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[3]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[3]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[3]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[4]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[4]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[4]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[5]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[5]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[5]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[6]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[6]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[6]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[7]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[7]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[7]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[8]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[8]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[8]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell dds_cordic_inst/phase_input_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dds_cordic_inst/phase_input_reg[9]_C_bret/CLR,
dds_cordic_inst/phase_input_reg[9]_C_bret__0/CLR,
dds_cordic_inst/phase_input_reg[9]_C_bret__1/PRE
dds_cordic_inst/phase_input_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[0]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[10]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[11]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[12]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[13]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[14]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[15]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[16]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[17]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[1]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[2]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[3]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[4]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[5]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[6]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[7]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[8]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch dds_cordic_inst/phase_input_reg[9]_LDC cannot be properly analyzed as its control pin dds_cordic_inst/phase_input_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 18 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


