Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri Jun 05 14:36:33 2015
| Host         : MECHA-6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab3top_control_sets_placed.rpt
| Design       : lab3top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    43 |
| Minimum Number of register sites lost to control set restrictions |   116 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             719 |          211 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           15 |
| Yes          | No                    | No                     |             342 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             123 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                      Clock Signal                                                     |                                                                                     Enable Signal                                                                                     |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  modemRx_in_sampleClk_BUFG                                                                                            |                                                                                                                                                                                       |                                                                                                                                                                     |                2 |              2 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Transmitter/DACInterface/n_0_tempBuffer[11]_i_1                                                                                                                                       | Transmitter/DACInterface/n_0_tempBuffer[15]_i_1                                                                                                                     |                2 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                     |                3 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Receiver/ADCInFace/n_0_temp1[11]_i_1                                                                                                                                                  | Receiver/ADCInFace/currentState[1]                                                                                                                                  |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/CharacterToIQ/CharBuffer/n_0_current_state[3]_i_1                                                                                                                         |                                                                                                                                                                     |                2 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Transmitter/DACInterface/shiftCounterEn                                                                                                                                               | Transmitter/DACInterface/parallelLoadEn                                                                                                                             |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/Transmitter/n_0_tx_ctr[3]_i_2                                                                                                                                                | Receiver/Transmitter/tx_load                                                                                                                                        |                1 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0                                                                                                                               | Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1                                                                                                                |                1 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Receiver/Debug_PassThroughDAC/shiftCounterEn                                                                                                                                          | Receiver/Debug_PassThroughDAC/parallelLoadEn                                                                                                                        |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/Receiver/rx_shift                                                                                                                                                         | Transmitter/Receiver/n_0_tick_ctr[9]_i_1                                                                                                                            |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                1 |              4 |
|  SPIClkGenerator/U0/clk_out1                                                                                          |                                                                                                                                                                                       | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                2 |              4 |
|  SPIClkGenerator/U0/clk_out2                                                                                          |                                                                                                                                                                                       |                                                                                                                                                                     |                3 |              6 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                3 |              7 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                  | Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_cnt[6]_i_1                                                                 |                2 |              7 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/Transmitter/n_0_tx_reg[7]_i_1                                                                                                                                                |                                                                                                                                                                     |                3 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/IQToChar/in2                                                                                                                                                                 |                                                                                                                                                                     |                2 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/Receiver/rx_output                                                                                                                                                        |                                                                                                                                                                     |                3 |              8 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/Receiver/rx_shift                                                                                                                                                         |                                                                                                                                                                     |                3 |              9 |
|  SPIClkGenerator/U0/clk_out1                                                                                          |                                                                                                                                                                                       | n_0_tx_trig_cnt[11]_i_1                                                                                                                                             |                3 |             11 |
|  SPIClkGenerator/U0/clk_out1                                                                                          |                                                                                                                                                                                       | Transmitter/Receiver/n_0_tick_ctr[9]_i_1                                                                                                                            |                5 |             11 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Receiver/ADCInFace/currentState[1]                                                                                                                                                    |                                                                                                                                                                     |                2 |             12 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Receiver/ADCInFace/n_0_temp1[11]_i_1                                                                                                                                                  |                                                                                                                                                                     |                4 |             12 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Transmitter/DACInterface/n_0_tempBuffer[11]_i_1                                                                                                                                       |                                                                                                                                                                     |                5 |             12 |
|  SPIClkGenerator/U0/clk_out2                                                                                          | Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0                                                                                                                               |                                                                                                                                                                     |                3 |             12 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                       | Transmitter/CharacterToIQ/CharBuffer/resetCharFifo                                                                                                                  |                3 |             12 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                       | Transmitter/CharacterToIQ/CharBuffer/resetCharFifo                                                                                                                  |                4 |             12 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | n_0_symbolClk_reg                                                                                                                                                                     |                                                                                                                                                                     |                7 |             14 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                  |                                                                                                                                                                     |                4 |             16 |
|  SPIClkGenerator/U0/clk_out1                                                                                          |                                                                                                                                                                                       | Transmitter/Display/n_0_cdcount[0]_i_1                                                                                                                              |                5 |             18 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                     |                4 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                     |                7 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/CharacterToIQ/Serializer/n_0_bitIdx[0]_i_2                                                                                                                                | Transmitter/CharacterToIQ/Serializer/resetBitIdx                                                                                                                    |                8 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/CNTRL_IN[0]                                                                |                                                                                                                                                                     |                5 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_1[3]                                                                  |                                                                                                                                                                     |                4 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                                                   |                                                                                                                                                                     |               11 |             32 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | modemRx_in_sampleClk_BUFG                                                                                                                                                             |                                                                                                                                                                     |               21 |             63 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                     |                8 |             64 |
|  SPIClkGenerator/U0/clk_out1                                                                                          | Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_1[8]                                                                  |                                                                                                                                                                     |               14 |             64 |
|  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid |                                                                                                                                                                                       |                                                                                                                                                                     |               42 |            161 |
|  SPIClkGenerator/U0/clk_out1                                                                                          |                                                                                                                                                                                       |                                                                                                                                                                     |              174 |            577 |
+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


