#############################################################################
NOTE: ignoring -server flag because no client is registered.
#############################################################################
 Starting CellMath Designer (Linux)
  Time: April 24, 2022. 11:16:06
  Host: ws45
  User: m110061422
  Args: --dofile /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/bin/cynw_cm_float_build -config

               CellMath Designer
               =================
              Version: 2019.1.01 

  Copyright (c) 2014-2019 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

DEBUG: Setting up to build module cynw_cm_float_mul_E8_M23
DEBUG: vlog_defines=BDW_BUILD_MODULE=cynw_cm_float_mul_E8_M23 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 OutExWidth=0 IPVersion=2 NegZeroOut=1 ZeroTimesInf=1 StatImprove=1 IntroundPosition=0 IntroundPromote=1 IntroundBias=-1 IntroundCommute=0
DEBUG: techlib=
DEBUG: clock_period=10.0
DEBUG: wireload=
DEBUG: dont_use=
DEBUG: ignore_scan_cells=0
DEBUG: optim=ultra
DEBUG: input_delay=0.0
DEBUG: max_delay=0.0
DEBUG: latency=0
DEBUG: init_interval=1
DEBUG: dpopt_rtl=0
DEBUG: dpopt_arch=0
DEBUG: build_mode=normal
DEBUG: pipe_delay=0.0
DEBUG: clock_period overconstraint=0.0
DEBUG: max_max_delay=11.0
DEBUG: min_input_delay=-1.0
DEBUG: neg_slack_allowance=0
DEBUG: build_allowance=0
DEBUG: Setting up to build module cynw_cm_float_mul_E8_M23
DEBUG: vlog_defines=BDW_BUILD_MODULE=cynw_cm_float_mul_E8_M23 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 OutExWidth=0 IPVersion=2 NegZeroOut=1 ZeroTimesInf=1 StatImprove=1 IntroundPosition=0 IntroundPromote=1 IntroundBias=-1 IntroundCommute=0
DEBUG: techlib=
DEBUG: clock_period=10.0
DEBUG: wireload=
DEBUG: dont_use=
DEBUG: ignore_scan_cells=0
DEBUG: optim=ultra
DEBUG: input_delay=0.0
DEBUG: max_delay=0.0
DEBUG: latency=0
DEBUG: init_interval=1
DEBUG: dpopt_rtl=0
DEBUG: dpopt_arch=0
DEBUG: build_mode=normal
DEBUG: pipe_delay=0.0
DEBUG: clock_period overconstraint=0.0
DEBUG: max_max_delay=11.0
DEBUG: min_input_delay=-1.0
DEBUG: neg_slack_allowance=0
DEBUG: build_allowance=0
DEBUG: cmdesigner script file in logs/cynw_cm_float_mul_E8_M23_config.tcl
  Warning: No libraries loaded
DEBUG: Loading generic library
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
  Warning: No instances to remove.
INFO: All parse-trees and netlists were deleted
INFO: The default veri library search path is now "/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/verilog_packages" (VERI-1508)
-- Analyzing Verilog file /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v (VERI-1482)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(46,1): WARNING: use of undefined macro arch (VERI-1158)
-- Analyzing Verilog file /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/fp_spec.v (VERI-1482)
--       Resolving module cellmath_fp_mul (VERI-1489)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: compiling module cynw_cm_float_mul (VERI-1018)
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/fp_spec.v(36,8): INFO: compiling module cellmath_fp_mul_renamed_due_excessive_length_1 (VERI-1018)
  Instantiating CellMath module "cellmath_fp_mul" with the desired module parameters
  New instance "cellmath_fp_mul_renamed_due_excessive_length_1" of function "cellmath_fp_mul" created.
  Executing impl ...
pInExpWidth        = 8
pInMantWidth       = 23
pOutExpWidth       = 8
pOutMantWidth      = 23
pEnableBypassA     = 0
pEnableBypassB     = 0
pEnableNegateA     = 0
pEnableNegateB     = 0
pEnableClamp01     = 0
pNegZeroOut        = 1
pArch              = 0
pModuleName        = cellmath_fp_mul_renamed_due_excessive_length_1
pZeroTimesInf      = 1
pStatImprove       = 1
pIntroundPosition  = 0
pIntroundPromote   = 1
pIntroundBias      = -1
pIntroundCommute   = 0
pAName             = A
pBName             = B
pBypassAName       = bp_a
pBypassBName       = bp_b
pNegateAName       = ng_a
pNegateBName       = ng_b
pClamp01Name       = clamp
pClockName         = clk
pEnablePipeName    = enable_pipe
pOutName           = X
pRegIn             = 0
pRegOut            = 0
pTotalRegs         = 0
pEnablePipe        = 0
pOutDelay          = 0
pAWidth            = 24
pBWidth            = 24
pOutWidth          = 48
pASigned           = 0
pBSigned           = 0
pArch              = 0
pModuleName        = int_mult
pIntroundPosition  = 0
pIntroundPromote   = 1
pIntroundBias      = 4194304
pIntroundCommute   = 0
pEaseFormality     = 0
int mul impl
INFO: Instantiating implementation module "cellmath_fp_mul_renamed_due_excessive_length_1" (CMDSHELL-8)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running flattening on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-23)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running module tidying on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-38)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-52)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Optimizing DataPath in "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-37)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running common subexpression elimination on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-39)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running mux tidying on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-35)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Optimizing DataPath in "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-37)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-52)
library/CM/fp_mul/impl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running module tidying on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-38)
  Executing bvrl ...
pInExpWidth        = 8
pInMantWidth       = 23
pOutExpWidth       = 8
pOutMantWidth      = 23
pEnableBypassA     = 0
pEnableBypassB     = 0
pEnableNegateA     = 0
pEnableNegateB     = 0
pEnableClamp01     = 0
pNegZeroOut        = 1
pArch              = 0
pModuleName        = cellmath_fp_mul_renamed_due_excessive_length_1
pZeroTimesInf      = 1
pStatImprove       = 1
pIntroundPosition  = 0
pIntroundPromote   = 1
pIntroundBias      = -1
pIntroundCommute   = 0
pAName             = A
pBName             = B
pBypassAName       = bp_a
pBypassBName       = bp_b
pNegateAName       = ng_a
pNegateBName       = ng_b
pClamp01Name       = clamp
pClockName         = clk
pEnablePipeName    = enable_pipe
pOutName           = X
pRegIn             = 0
pRegOut            = 0
pTotalRegs         = 0
pEnablePipe        = 0
pOutDelay          = 0
pAWidth            = 24
pBWidth            = 24
pOutWidth          = 48
pASigned           = 0
pBSigned           = 0
pArch              = 0
pModuleName        = int_mult
pIntroundPosition  = 0
pIntroundPromote   = 1
pIntroundBias      = 4194304
pIntroundCommute   = 0
pEaseFormality     = 0
int mul bvrl
INFO: Instantiating behavioural module "cellmath_fp_mul_renamed_due_excessive_length_1" (CMDSHELL-7)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running flattening on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-23)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running module tidying on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-38)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-52)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Optimizing DataPath in "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-37)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running common subexpression elimination on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-39)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running mux tidying on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-35)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Optimizing DataPath in "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-37)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-52)
library/CM/fp_mul/bvrl/cellmath_fp_mul_bldr.cph(495,0): INFO: Running module tidying on "cellmath_fp_mul_renamed_due_excessive_length_1" (DPETRANS-38)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Present Design is cynw_cm_float_mul() in library work.
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Converting flipflops in module "cynw_cm_float_mul()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Merging control signals into flipflops in module "cynw_cm_float_mul()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Pushing attributes in module "cynw_cm_float_mul()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Buffering flipflops in module cynw_cm_float_mul
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Transforming module "cynw_cm_float_mul()" pass #0
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Renaming non-user instances in module "cynw_cm_float_mul()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Looking for INOUT port conflicts for black box instantations in module "cynw_cm_float_mul()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Inverting sequential logic control signals in module "cynw_cm_float_mul()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Checking carrysave correctness in module "cynw_cm_float_mul()"
INFO: Instantiating implementation module "cynw_cm_float_mul" (CMDSHELL-8)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running flattening on "cynw_cm_float_mul" (DPETRANS-23)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running module tidying on "cynw_cm_float_mul" (DPETRANS-38)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_mul" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running common subexpression elimination on "cynw_cm_float_mul" (DPETRANS-39)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running mux tidying on "cynw_cm_float_mul" (DPETRANS-35)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_mul" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running module tidying on "cynw_cm_float_mul" (DPETRANS-38)
INFO: Instantiating behavioural module "cynw_cm_float_mul" (CMDSHELL-7)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running flattening on "cynw_cm_float_mul" (DPETRANS-23)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running module tidying on "cynw_cm_float_mul" (DPETRANS-38)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_mul" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running common subexpression elimination on "cynw_cm_float_mul" (DPETRANS-39)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running mux tidying on "cynw_cm_float_mul" (DPETRANS-35)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_mul" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Running module tidying on "cynw_cm_float_mul" (DPETRANS-38)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "cynw_cm_float_mul" is now selected. (CMDSHELL-12)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_mul net inst/cellmath__17 inst_cellmath__17 ;
  Info: cynw_cm_float_mul net inst/cellmath__18 inst_cellmath__18 ;
  Info: cynw_cm_float_mul net inst/cellmath__19 inst_cellmath__19 ;
  Info: cynw_cm_float_mul net inst/cellmath__20 inst_cellmath__20 ;
  Info: cynw_cm_float_mul net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_mul net inst/cellmath__22 inst_cellmath__22 ;
  Info: cynw_cm_float_mul net inst/cellmath__23 inst_cellmath__23 ;
  Info: cynw_cm_float_mul net inst/cellmath__24 inst_cellmath__24 ;
  Info: cynw_cm_float_mul net inst/cellmath__25 inst_cellmath__25 ;
  Info: cynw_cm_float_mul net inst/cellmath__26 inst_cellmath__26 ;
  Info: cynw_cm_float_mul net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_mul net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_mul net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_mul net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_mul net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_mul net inst/cellmath__33 inst_cellmath__33 ;
  Info: cynw_cm_float_mul net inst/cellmath__34 inst_cellmath__34 ;
  Info: cynw_cm_float_mul net inst/cellmath__37 inst_cellmath__37 ;
  Info: cynw_cm_float_mul net inst/cellmath__38 inst_cellmath__38 ;
  Info: cynw_cm_float_mul net inst/cellmath__41 inst_cellmath__41 ;
  Info: cynw_cm_float_mul net inst/cellmath__42 inst_cellmath__42 ;
  Info: cynw_cm_float_mul net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_mul net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_mul net inst/cellmath__53 inst_cellmath__53 ;
  Info: cynw_cm_float_mul net inst/cellmath__54 inst_cellmath__54 ;
  Info: cynw_cm_float_mul net inst/cellmath__56 inst_cellmath__56 ;
  Info: cynw_cm_float_mul net inst/cellmath__60 inst_cellmath__60 ;
  Info: cynw_cm_float_mul net inst/cellmath__61 inst_cellmath__61 ;
  Info: cynw_cm_float_mul net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_mul net inst/cellmath__29__9 inst_cellmath__29__9 ;
  Info: cynw_cm_float_mul net inst/cellmath__29__10 inst_cellmath__29__10 ;
  Info: cynw_cm_float_mul net inst/cellmath__32__11 inst_cellmath__32__11 ;
  Info: cynw_cm_float_mul net inst/cellmath__32__12 inst_cellmath__32__12 ;
  Info: cynw_cm_float_mul net inst/cellmath__30__13 inst_cellmath__30__13 ;
  Info: cynw_cm_float_mul net inst/cellmath__30__14 inst_cellmath__30__14 ;
  Info: cynw_cm_float_mul net inst/cellmath__35__16 inst_cellmath__35__16 ;
  Info: cynw_cm_float_mul net inst/cellmath__42__22 inst_cellmath__42__22 ;
  Info: cynw_cm_float_mul net inst/cellmath__42__21 inst_cellmath__42__21 ;
  Info: cynw_cm_float_mul net inst/cellmath__41__24 inst_cellmath__41__24 ;
  Info: cynw_cm_float_mul net inst/cellmath__41__23 inst_cellmath__41__23 ;
  Info: cynw_cm_float_mul net inst/cellmath__54__30 inst_cellmath__54__30 ;
  Info: cynw_cm_float_mul net inst/cellmath__56_0 inst_cellmath__56_0 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_0 inst_cellmath__64_0 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_1 inst_cellmath__64_1 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_2 inst_cellmath__64_2 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_3_0 inst_cellmath__64_3_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__17 inst_cellmath__17_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__18 inst_cellmath__18_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__19__5_ inst_cellmath__19__5_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__20__6_ inst_cellmath__20__6_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__22 inst_cellmath__22_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__23 inst_cellmath__23_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__24 inst_cellmath__24_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__25__7_ inst_cellmath__25__7_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__26__8_ inst_cellmath__26__8_ ;
  Info: cynw_cm_float_mul cell inst/_0 inst__0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__29__9_ inst_cellmath__29__9_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__29__10_ inst_cellmath__29__10_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__29 inst_cellmath__29_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__32__11_ inst_cellmath__32__11_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__32__12_ inst_cellmath__32__12_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__32 inst_cellmath__32_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__30__13_ inst_cellmath__30__13_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__30__14_ inst_cellmath__30__14_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__33 inst_cellmath__33_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__34 inst_cellmath__34_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__35__16_ inst_cellmath__35__16_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__42__22_ inst_cellmath__42__22_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__42__21_ inst_cellmath__42__21_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__42 inst_cellmath__42_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__41__24_ inst_cellmath__41__24_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__41__23_ inst_cellmath__41__23_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__41 inst_cellmath__41_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__37 inst_cellmath__37_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__38 inst_cellmath__38_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__43 inst_cellmath__43_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__53 inst_cellmath__53_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__54__30_ inst_cellmath__54__30_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__54_7 inst_cellmath__54_7 ;
  Info: cynw_cm_float_mul cell inst/cellmath__60 inst_cellmath__60_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__61 inst_cellmath__61_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__56 inst_cellmath__56_1 ;
  Info: cynw_cm_float_mul cell inst/_1 inst__1 ;
  Info: cynw_cm_float_mul cell inst/_3 inst__3 ;
  Info: cynw_cm_float_mul cell inst/_4 inst__4 ;
  Info: cynw_cm_float_mul cell inst/_2 inst__2 ;
  Info: cynw_cm_float_mul cell inst/cellmath__64_2WWMM inst_cellmath__64_2WWMM ;
  Info: cynw_cm_float_mul cell inst/_8 inst__8 ;
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_mul net inst/cellmath__25 inst_cellmath__25 ;
  Info: cynw_cm_float_mul net inst/cellmath__26 inst_cellmath__26 ;
  Info: cynw_cm_float_mul net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_mul net inst/cellmath__31 inst_cellmath__31 ;
  Info: cynw_cm_float_mul net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_mul net inst/cellmath__33 inst_cellmath__33 ;
  Info: cynw_cm_float_mul net inst/cellmath__34 inst_cellmath__34 ;
  Info: cynw_cm_float_mul net inst/cellmath__35 inst_cellmath__35 ;
  Info: cynw_cm_float_mul net inst/cellmath__36 inst_cellmath__36 ;
  Info: cynw_cm_float_mul net inst/cellmath__37 inst_cellmath__37 ;
  Info: cynw_cm_float_mul net inst/cellmath__38 inst_cellmath__38 ;
  Info: cynw_cm_float_mul net inst/cellmath__39 inst_cellmath__39 ;
  Info: cynw_cm_float_mul net inst/i_mul_int_mult_datapath_prodSum inst_i_mul_int_mult_datapath_prodSum ;
  Info: cynw_cm_float_mul net inst/cellmath__45 inst_cellmath__45 ;
  Info: cynw_cm_float_mul net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_mul net inst/cellmath__49 inst_cellmath__49 ;
  Info: cynw_cm_float_mul net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_mul net inst/cellmath__51 inst_cellmath__51 ;
  Info: cynw_cm_float_mul net inst/cellmath__52 inst_cellmath__52 ;
  Info: cynw_cm_float_mul net inst/cellmath__53 inst_cellmath__53 ;
  Info: cynw_cm_float_mul net inst/cellmath__54 inst_cellmath__54 ;
  Info: cynw_cm_float_mul net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_mul net inst/cellmath__65 inst_cellmath__65 ;
  Info: cynw_cm_float_mul net inst/cellmath__32__5 inst_cellmath__32__5 ;
  Info: cynw_cm_float_mul net inst/cellmath__32__6 inst_cellmath__32__6 ;
  Info: cynw_cm_float_mul net inst/cellmath__33__7 inst_cellmath__33__7 ;
  Info: cynw_cm_float_mul net inst/cellmath__33__8 inst_cellmath__33__8 ;
  Info: cynw_cm_float_mul net inst/cellmath__50__15 inst_cellmath__50__15 ;
  Info: cynw_cm_float_mul net inst/cellmath__51__17 inst_cellmath__51__17 ;
  Info: cynw_cm_float_mul net inst/cellmath__51__16 inst_cellmath__51__16 ;
  Info: cynw_cm_float_mul net inst/cellmath__52__21 inst_cellmath__52__21 ;
  Info: cynw_cm_float_mul net inst/cellmath__52__20 inst_cellmath__52__20 ;
  Info: cynw_cm_float_mul net inst/cellmath__54__30 inst_cellmath__54__30 ;
  Info: cynw_cm_float_mul net inst/cellmath__55__36 inst_cellmath__55__36 ;
  Info: cynw_cm_float_mul net inst/cellmath__54__30_0 inst_cellmath__54__30_0 ;
  Info: cynw_cm_float_mul net inst/cellmath__50_0 inst_cellmath__50_0 ;
  Info: cynw_cm_float_mul cell inst/_4 inst__4 ;
  Info: cynw_cm_float_mul cell inst/_5 inst__5 ;
  Info: cynw_cm_float_mul cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__31 inst_cellmath__31_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__32__5_ inst_cellmath__32__5_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__32__6_ inst_cellmath__32__6_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__32 inst_cellmath__32_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__33__7_ inst_cellmath__33__7_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__33__8_ inst_cellmath__33__8_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__33 inst_cellmath__33_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__34 inst_cellmath__34_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__35 inst_cellmath__35_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__36 inst_cellmath__36_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__37 inst_cellmath__37_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__38 inst_cellmath__38_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__39 inst_cellmath__39_0 ;
  Info: cynw_cm_float_mul cell inst/i_mul_int_mult_datapath_prodSum inst_i_mul_int_mult_datapath_prodSum_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__45 inst_cellmath__45_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__48 inst_cellmath__48_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__49 inst_cellmath__49_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__50__15_ inst_cellmath__50__15_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__50 inst_cellmath__50_1 ;
  Info: cynw_cm_float_mul cell inst/cellmath__51__17_ inst_cellmath__51__17_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__51__16_ inst_cellmath__51__16_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__51 inst_cellmath__51_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__52__21_ inst_cellmath__52__21_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__52__20_ inst_cellmath__52__20_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__52 inst_cellmath__52_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__53 inst_cellmath__53_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__54__30_ inst_cellmath__54__30_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__54 inst_cellmath__54_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__55__36_ inst_cellmath__55__36_ ;
  Info: cynw_cm_float_mul cell inst/_1 inst__1 ;
  Info: cynw_cm_float_mul cell inst/cellmath__55 inst_cellmath__55_0 ;
  Info: cynw_cm_float_mul cell inst/_21 inst__21 ;
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_mul.v(2,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_mul" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_mul net inst/cellmath__17 inst_cellmath__17 ;
  Info: cynw_cm_float_mul net inst/cellmath__18 inst_cellmath__18 ;
  Info: cynw_cm_float_mul net inst/cellmath__19 inst_cellmath__19 ;
  Info: cynw_cm_float_mul net inst/cellmath__20 inst_cellmath__20 ;
  Info: cynw_cm_float_mul net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_mul net inst/cellmath__22 inst_cellmath__22 ;
  Info: cynw_cm_float_mul net inst/cellmath__23 inst_cellmath__23 ;
  Info: cynw_cm_float_mul net inst/cellmath__24 inst_cellmath__24 ;
  Info: cynw_cm_float_mul net inst/cellmath__25 inst_cellmath__25 ;
  Info: cynw_cm_float_mul net inst/cellmath__26 inst_cellmath__26 ;
  Info: cynw_cm_float_mul net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_mul net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_mul net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_mul net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_mul net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_mul net inst/cellmath__33 inst_cellmath__33 ;
  Info: cynw_cm_float_mul net inst/cellmath__34 inst_cellmath__34 ;
  Info: cynw_cm_float_mul net inst/cellmath__37 inst_cellmath__37 ;
  Info: cynw_cm_float_mul net inst/cellmath__38 inst_cellmath__38 ;
  Info: cynw_cm_float_mul net inst/cellmath__41 inst_cellmath__41 ;
  Info: cynw_cm_float_mul net inst/cellmath__42 inst_cellmath__42 ;
  Info: cynw_cm_float_mul net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_mul net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_mul net inst/cellmath__53 inst_cellmath__53 ;
  Info: cynw_cm_float_mul net inst/cellmath__54 inst_cellmath__54 ;
  Info: cynw_cm_float_mul net inst/cellmath__56 inst_cellmath__56 ;
  Info: cynw_cm_float_mul net inst/cellmath__60 inst_cellmath__60 ;
  Info: cynw_cm_float_mul net inst/cellmath__61 inst_cellmath__61 ;
  Info: cynw_cm_float_mul net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_mul net inst/cellmath__29__9 inst_cellmath__29__9 ;
  Info: cynw_cm_float_mul net inst/cellmath__29__10 inst_cellmath__29__10 ;
  Info: cynw_cm_float_mul net inst/cellmath__32__11 inst_cellmath__32__11 ;
  Info: cynw_cm_float_mul net inst/cellmath__32__12 inst_cellmath__32__12 ;
  Info: cynw_cm_float_mul net inst/cellmath__30__13 inst_cellmath__30__13 ;
  Info: cynw_cm_float_mul net inst/cellmath__30__14 inst_cellmath__30__14 ;
  Info: cynw_cm_float_mul net inst/cellmath__35__16 inst_cellmath__35__16 ;
  Info: cynw_cm_float_mul net inst/cellmath__42__22 inst_cellmath__42__22 ;
  Info: cynw_cm_float_mul net inst/cellmath__42__21 inst_cellmath__42__21 ;
  Info: cynw_cm_float_mul net inst/cellmath__41__24 inst_cellmath__41__24 ;
  Info: cynw_cm_float_mul net inst/cellmath__41__23 inst_cellmath__41__23 ;
  Info: cynw_cm_float_mul net inst/cellmath__54__30 inst_cellmath__54__30 ;
  Info: cynw_cm_float_mul net inst/cellmath__56_0 inst_cellmath__56_0 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_0 inst_cellmath__64_0 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_1 inst_cellmath__64_1 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_2 inst_cellmath__64_2 ;
  Info: cynw_cm_float_mul net inst/cellmath__64_3_0 inst_cellmath__64_3_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__17 inst_cellmath__17_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__18 inst_cellmath__18_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__19__5_ inst_cellmath__19__5_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__20__6_ inst_cellmath__20__6_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__22 inst_cellmath__22_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__23 inst_cellmath__23_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__24 inst_cellmath__24_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__25__7_ inst_cellmath__25__7_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__26__8_ inst_cellmath__26__8_ ;
  Info: cynw_cm_float_mul cell inst/_0 inst__0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__29__9_ inst_cellmath__29__9_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__29__10_ inst_cellmath__29__10_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__29 inst_cellmath__29_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__32__11_ inst_cellmath__32__11_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__32__12_ inst_cellmath__32__12_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__32 inst_cellmath__32_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__30__13_ inst_cellmath__30__13_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__30__14_ inst_cellmath__30__14_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__33 inst_cellmath__33_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__34 inst_cellmath__34_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__35__16_ inst_cellmath__35__16_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__42__22_ inst_cellmath__42__22_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__42__21_ inst_cellmath__42__21_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__42 inst_cellmath__42_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__41__24_ inst_cellmath__41__24_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__41__23_ inst_cellmath__41__23_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__41 inst_cellmath__41_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__37 inst_cellmath__37_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__38 inst_cellmath__38_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__43 inst_cellmath__43_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__53 inst_cellmath__53_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__54__30_ inst_cellmath__54__30_ ;
  Info: cynw_cm_float_mul cell inst/cellmath__54_7 inst_cellmath__54_7 ;
  Info: cynw_cm_float_mul cell inst/cellmath__60 inst_cellmath__60_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__61 inst_cellmath__61_0 ;
  Info: cynw_cm_float_mul cell inst/cellmath__56 inst_cellmath__56_1 ;
  Info: cynw_cm_float_mul cell inst/_1 inst__1 ;
  Info: cynw_cm_float_mul cell inst/_3 inst__3 ;
  Info: cynw_cm_float_mul cell inst/_4 inst__4 ;
  Info: cynw_cm_float_mul cell inst/_2 inst__2 ;
  Info: cynw_cm_float_mul cell inst/cellmath__64_2WWMM inst_cellmath__64_2WWMM ;
  Info: cynw_cm_float_mul cell inst/_8 inst__8 ;
  Writing Verilog Bvrl Model cynw_cm_float_mul for output to /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/libs/cynw_cm_float/bdw_work/libs/cynw_cm_float/bdw_work/libs/cynw_cm_float/.scratch.txt
  Write complete.
  Writing C Model cynw_cm_float_mul for output to c_parts/cynw_cm_float_mul_E8_M23.cc
  Write complete.
  Writing Verilog Bvrl Model cynw_cm_float_mul for output to /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/libs/cynw_cm_float/bdw_work/libs/cynw_cm_float/v_rtl/cynw_cm_float_mul_E8_M23.v
  Write complete.
invalid command name "__bdw_not_good_tcl__"
    while executing
"[bdw_cause_recognizable_error_command]"
    ("eval" body line 1)
    invoked from within
"eval {[bdw_cause_recognizable_error_command]}"
    (procedure "exit" line 13)
    invoked from within
"exit [end_session session]"
    (file "/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/bin/bdw_cmd_build" line 123)
    invoked from within
"source $env(STRATUS_HOME)/tools.lnx86/stratus/bin/bdw_cmd_build"
    invoked from within
"set res [source $env(STRATUS_HOME)/tools.lnx86/stratus/bin/bdw_cmd_build]"
    (file "/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/bin/cynw_cm_float_build" line 68)
INFO: All parse-trees and netlists were deleted

Thank you.
