{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464186704923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464186704923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 16:31:37 2016 " "Processing started: Wed May 25 16:31:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464186704923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464186704923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_cyclone2 -c de2_cyclone2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_cyclone2 -c de2_cyclone2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464186704923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464186706264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_serialize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_serialize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_in_serialize-lvds_in_serialize_a " "Found design unit 1: lvds_in_serialize-lvds_in_serialize_a" {  } { { "../src/design/LVDS_IN_serialize.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/LVDS_IN_serialize.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464186707176 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_in_serialize " "Found entity 1: lvds_in_serialize" {  } { { "../src/design/LVDS_IN_serialize.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/LVDS_IN_serialize.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464186707176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464186707176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_cyclone2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de2_cyclone2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 de2_cyclone2 " "Found entity 1: de2_cyclone2" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464186707213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464186707213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_cyclone2 " "Elaborating entity \"de2_cyclone2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464186707570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_in_serialize lvds_in_serialize:inst " "Elaborating entity \"lvds_in_serialize\" for hierarchy \"lvds_in_serialize:inst\"" {  } { { "de2_cyclone2.bdf" "inst" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 88 280 520 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464186707787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464186711824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464186711824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LVDS_OUTCLK " "No output dependent on input pin \"LVDS_OUTCLK\"" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 112 96 272 128 "LVDS_OUTCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464186714146 "|de2_cyclone2|LVDS_OUTCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LVDS_OUTCTR " "No output dependent on input pin \"LVDS_OUTCTR\"" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 128 96 272 144 "LVDS_OUTCTR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464186714146 "|de2_cyclone2|LVDS_OUTCTR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LVDS_OUT1 " "No output dependent on input pin \"LVDS_OUT1\"" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 144 104 272 160 "LVDS_OUT1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464186714146 "|de2_cyclone2|LVDS_OUT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LVDS_OUT9 " "No output dependent on input pin \"LVDS_OUT9\"" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { { 160 104 272 176 "LVDS_OUT9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464186714146 "|de2_cyclone2|LVDS_OUT9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464186714146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464186714159 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464186714159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464186714159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464186714233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 16:31:54 2016 " "Processing ended: Wed May 25 16:31:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464186714233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464186714233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464186714233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464186714233 ""}
