#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e164cfed60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e164cd3d60 .scope module, "tb" "tb" 3 2;
 .timescale -9 -12;
v000001e164da10c0_0 .var "clk", 0 0;
v000001e164da12a0_0 .var "rst", 0 0;
S_000001e164d33b10 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 15, 3 15 0, S_000001e164cd3d60;
 .timescale -9 -12;
v000001e164cf06a0_0 .var/i "cycles", 31 0;
v000001e164cf10a0_0 .var/real "ideal_pipeline_cpi", 0 0;
v000001e164cf0920_0 .var/i "instrs", 31 0;
v000001e164cf0240_0 .var/real "measured_cpi", 0 0;
v000001e164cf0ec0_0 .var/real "single_cycle_cpi", 0 0;
E_000001e164d2bb10 .event posedge, v000001e164d90350_0;
S_000001e164d3fda0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 39, 3 39 0, S_000001e164d33b10;
 .timescale -9 -12;
v000001e164cf0600_0 .var/i "i", 31 0;
S_000001e164d3ff30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 45, 3 45 0, S_000001e164d33b10;
 .timescale -9 -12;
v000001e164cf04c0_0 .var/i "i", 31 0;
S_000001e164cbafa0 .scope module, "uut" "riscvpipeline" 3 7, 4 2 0, S_000001e164cd3d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_000001e164d224d0 .functor BUFZ 32, L_000001e164da1340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e164d961a0_0 .net *"_ivl_0", 31 0, L_000001e164da1340;  1 drivers
v000001e164d97320_0 .net *"_ivl_2", 31 0, L_000001e164d9f900;  1 drivers
v000001e164d966a0_0 .net *"_ivl_4", 29 0, L_000001e164da0440;  1 drivers
L_000001e164da1828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e164d96880_0 .net *"_ivl_6", 1 0, L_000001e164da1828;  1 drivers
v000001e164d96f60_0 .net "branch_taken", 0 0, v000001e164d91390_0;  1 drivers
v000001e164d967e0_0 .net "clk", 0 0, v000001e164da10c0_0;  1 drivers
v000001e164d97500_0 .net "ctrl_aluctrl", 3 0, v000001e164cf0e20_0;  1 drivers
v000001e164d95980_0 .net "ctrl_alusrc", 0 0, v000001e164cf0ce0_0;  1 drivers
v000001e164d969c0_0 .net "ctrl_branch", 0 0, v000001e164cf0f60_0;  1 drivers
v000001e164d973c0_0 .net "ctrl_memread", 0 0, v000001e164cf1000_0;  1 drivers
v000001e164d97460_0 .net "ctrl_memtoreg", 0 0, v000001e164d8fd10_0;  1 drivers
v000001e164d96920_0 .net "ctrl_memwrite", 0 0, v000001e164d90530_0;  1 drivers
v000001e164d97000_0 .net "ctrl_regwrite", 0 0, v000001e164d90f30_0;  1 drivers
v000001e164d96240_0 .var "cycle_count", 31 0;
v000001e164d96060_0 .net "dmem_addr", 31 0, L_000001e164d23960;  1 drivers
v000001e164d962e0_0 .net "dmem_rdata", 31 0, v000001e164d94050_0;  1 drivers
v000001e164d97140_0 .net "dmem_ren", 0 0, L_000001e164d22af0;  1 drivers
v000001e164d95840_0 .net "dmem_wdata", 31 0, L_000001e164d235e0;  1 drivers
v000001e164d96380_0 .net "dmem_wen", 0 0, L_000001e164d239d0;  1 drivers
v000001e164d95de0_0 .net "exmem_rd", 4 0, L_000001e164d22700;  1 drivers
v000001e164d975a0_0 .net "exmem_regwrite", 0 0, L_000001e164d22770;  1 drivers
v000001e164d96a60_0 .net "fwd_forwardA", 1 0, v000001e164d94cd0_0;  1 drivers
v000001e164d97280_0 .net "fwd_forwardB", 1 0, v000001e164d93dd0_0;  1 drivers
v000001e164d96b00_0 .net "hz_id_ex_flush", 0 0, v000001e164d94d70_0;  1 drivers
v000001e164d971e0_0 .net "hz_if_id_write", 0 0, v000001e164d96600_0;  1 drivers
v000001e164d97640_0 .net "hz_pc_write", 0 0, v000001e164d96740_0;  1 drivers
v000001e164d95e80_0 .net "idex_aluctrl_out", 3 0, L_000001e164d22230;  1 drivers
v000001e164d96ba0_0 .net "idex_alusrc_out", 0 0, L_000001e164d22e70;  1 drivers
v000001e164d96c40_0 .net "idex_branch_out", 0 0, L_000001e164d23b20;  1 drivers
v000001e164d95d40_0 .net "idex_funct3", 2 0, L_000001e164d23420;  1 drivers
v000001e164d96ce0_0 .net "idex_funct7", 6 0, L_000001e164d22e00;  1 drivers
v000001e164d95a20_0 .net "idex_memread_out", 0 0, L_000001e164d23490;  1 drivers
v000001e164d96420_0 .net "idex_memtoreg_out", 0 0, L_000001e164d22380;  1 drivers
v000001e164d95ca0_0 .net "idex_memwrite_out", 0 0, L_000001e164d23340;  1 drivers
v000001e164d976e0_0 .net "idex_opcode", 6 0, L_000001e164d237a0;  1 drivers
v000001e164d96d80_0 .net "idex_rd", 4 0, L_000001e164d22d20;  1 drivers
v000001e164d96e20_0 .net "idex_regwrite_out", 0 0, L_000001e164d221c0;  1 drivers
v000001e164d96ec0_0 .net "idex_rs1", 4 0, L_000001e164d23ab0;  1 drivers
v000001e164d958e0_0 .net "idex_rs2", 4 0, L_000001e164d233b0;  1 drivers
v000001e164d95ac0_0 .net "ifid_instr", 31 0, L_000001e164d231f0;  1 drivers
v000001e164d95b60 .array "imem", 511 0, 31 0;
v000001e164d970a0_0 .net "imem_addr", 31 0, L_000001e164d236c0;  1 drivers
v000001e164d95f20_0 .net "imem_rdata", 31 0, L_000001e164d224d0;  1 drivers
v000001e164d96100_0 .var "instr_retired", 31 0;
v000001e164da1160_0 .net "memwb_memtoreg", 0 0, L_000001e164d23260;  1 drivers
v000001e164da1520_0 .net "memwb_rd", 4 0, L_000001e164d23500;  1 drivers
v000001e164da1480_0 .net "memwb_regwrite", 0 0, L_000001e164d22cb0;  1 drivers
v000001e164da1200_0 .net "rst", 0 0, v000001e164da12a0_0;  1 drivers
L_000001e164da1340 .array/port v000001e164d95b60, L_000001e164d9f900;
L_000001e164da0440 .part L_000001e164d236c0, 2, 30;
L_000001e164d9f900 .concat [ 30 2 0 0], L_000001e164da0440, L_000001e164da1828;
L_000001e164da0da0 .part L_000001e164d231f0, 0, 7;
L_000001e164da06c0 .part L_000001e164d231f0, 12, 3;
L_000001e164d9ffe0 .part L_000001e164d231f0, 25, 7;
L_000001e164da0940 .part L_000001e164d231f0, 15, 5;
L_000001e164da0080 .part L_000001e164d231f0, 20, 5;
S_000001e164cbb130 .scope module, "controller_inst" "controller" 4 130, 5 1 0, S_000001e164cbafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 4 "ALUctrl";
v000001e164cf0ce0_0 .var "ALUSrc", 0 0;
v000001e164cf0e20_0 .var "ALUctrl", 3 0;
v000001e164cf0f60_0 .var "Branch", 0 0;
v000001e164cf1000_0 .var "MemRead", 0 0;
v000001e164d8fd10_0 .var "MemToReg", 0 0;
v000001e164d90530_0 .var "MemWrite", 0 0;
v000001e164d90f30_0 .var "RegWrite", 0 0;
v000001e164d90990_0 .var "alu_op_r_type", 3 0;
v000001e164d90170_0 .net "funct3", 2 0, L_000001e164da06c0;  1 drivers
v000001e164d912f0_0 .net "funct7", 6 0, L_000001e164d9ffe0;  1 drivers
v000001e164d90210_0 .net "opcode", 6 0, L_000001e164da0da0;  1 drivers
E_000001e164d2b390 .event anyedge, v000001e164d90210_0, v000001e164d912f0_0, v000001e164d90170_0;
S_000001e164cafe60 .scope module, "datapath_inst" "datapath" 4 73, 6 1 0, S_000001e164cbafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_rdata";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /OUTPUT 1 "dmem_wen";
    .port_info 7 /OUTPUT 1 "dmem_ren";
    .port_info 8 /INPUT 32 "dmem_rdata";
    .port_info 9 /OUTPUT 32 "pc";
    .port_info 10 /OUTPUT 32 "ifid_pc";
    .port_info 11 /OUTPUT 32 "ifid_instr";
    .port_info 12 /OUTPUT 32 "idex_pc";
    .port_info 13 /OUTPUT 32 "idex_rs1_data";
    .port_info 14 /OUTPUT 32 "idex_rs2_data";
    .port_info 15 /OUTPUT 32 "idex_imm";
    .port_info 16 /OUTPUT 5 "idex_rs1";
    .port_info 17 /OUTPUT 5 "idex_rs2";
    .port_info 18 /OUTPUT 5 "idex_rd";
    .port_info 19 /OUTPUT 7 "idex_opcode";
    .port_info 20 /OUTPUT 3 "idex_funct3";
    .port_info 21 /OUTPUT 7 "idex_funct7";
    .port_info 22 /OUTPUT 1 "idex_regwrite_out";
    .port_info 23 /OUTPUT 1 "idex_memread_out";
    .port_info 24 /OUTPUT 1 "idex_memwrite_out";
    .port_info 25 /OUTPUT 1 "idex_memtoreg_out";
    .port_info 26 /OUTPUT 1 "idex_alusrc_out";
    .port_info 27 /OUTPUT 4 "idex_aluctrl_out";
    .port_info 28 /OUTPUT 1 "idex_branch_out";
    .port_info 29 /INPUT 1 "idex_regwrite";
    .port_info 30 /INPUT 1 "idex_memread";
    .port_info 31 /INPUT 1 "idex_memwrite";
    .port_info 32 /INPUT 1 "idex_memtoreg";
    .port_info 33 /INPUT 1 "idex_alusrc";
    .port_info 34 /INPUT 4 "idex_aluctrl";
    .port_info 35 /INPUT 1 "idex_branch";
    .port_info 36 /OUTPUT 32 "exmem_pc";
    .port_info 37 /OUTPUT 32 "exmem_alu_out";
    .port_info 38 /OUTPUT 32 "exmem_rs2_data";
    .port_info 39 /OUTPUT 5 "exmem_rd";
    .port_info 40 /OUTPUT 1 "exmem_regwrite";
    .port_info 41 /OUTPUT 1 "exmem_memread";
    .port_info 42 /OUTPUT 1 "exmem_memwrite";
    .port_info 43 /OUTPUT 1 "exmem_memtoreg";
    .port_info 44 /OUTPUT 1 "exmem_branch";
    .port_info 45 /OUTPUT 1 "exmem_zero";
    .port_info 46 /OUTPUT 32 "memwb_pc";
    .port_info 47 /OUTPUT 32 "memwb_alu_out";
    .port_info 48 /OUTPUT 32 "memwb_mem_data";
    .port_info 49 /OUTPUT 5 "memwb_rd";
    .port_info 50 /OUTPUT 1 "memwb_regwrite";
    .port_info 51 /OUTPUT 1 "memwb_memtoreg";
    .port_info 52 /INPUT 2 "forwardA";
    .port_info 53 /INPUT 2 "forwardB";
    .port_info 54 /INPUT 1 "if_id_write";
    .port_info 55 /INPUT 1 "pc_write";
    .port_info 56 /INPUT 1 "id_ex_flush";
    .port_info 57 /INPUT 1 "if_id_flush";
    .port_info 58 /OUTPUT 32 "branch_target";
    .port_info 59 /OUTPUT 1 "branch_taken";
L_000001e164d22c40 .functor BUFZ 32, v000001e164d90df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d236c0 .functor BUFZ 32, v000001e164d90df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d232d0 .functor BUFZ 32, v000001e164d94a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d231f0 .functor BUFZ 32, v000001e164d949b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22150 .functor BUFZ 32, v000001e164d93120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d23c70 .functor BUFZ 32, v000001e164d920e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22540 .functor BUFZ 32, v000001e164d924a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d23880 .functor BUFZ 32, v000001e164d92720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d23ab0 .functor BUFZ 5, v000001e164d92220_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e164d233b0 .functor BUFZ 5, v000001e164d94550_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e164d22d20 .functor BUFZ 5, v000001e164d91aa0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e164d237a0 .functor BUFZ 7, v000001e164d93080_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001e164d23420 .functor BUFZ 3, v000001e164d92680_0, C4<000>, C4<000>, C4<000>;
L_000001e164d22e00 .functor BUFZ 7, v000001e164d92180_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001e164d221c0 .functor BUFZ 1, v000001e164d936c0_0, C4<0>, C4<0>, C4<0>;
L_000001e164d23490 .functor BUFZ 1, v000001e164d91960_0, C4<0>, C4<0>, C4<0>;
L_000001e164d23340 .functor BUFZ 1, v000001e164d91c80_0, C4<0>, C4<0>, C4<0>;
L_000001e164d22380 .functor BUFZ 1, v000001e164d92e00_0, C4<0>, C4<0>, C4<0>;
L_000001e164d22e70 .functor BUFZ 1, v000001e164d92900_0, C4<0>, C4<0>, C4<0>;
L_000001e164d22230 .functor BUFZ 4, v000001e164d931c0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e164d23b20 .functor BUFZ 1, v000001e164d92b80_0, C4<0>, C4<0>, C4<0>;
L_000001e164d22fc0 .functor BUFZ 32, v000001e164d93260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d23960 .functor BUFZ 32, v000001e164d91070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d235e0 .functor BUFZ 32, v000001e164d90e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d239d0 .functor BUFZ 1, v000001e164d8f9f0_0, C4<0>, C4<0>, C4<0>;
L_000001e164d22af0 .functor BUFZ 1, v000001e164d90490_0, C4<0>, C4<0>, C4<0>;
L_000001e164d225b0 .functor BUFZ 32, v000001e164d90ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22620 .functor BUFZ 32, v000001e164d91070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22690 .functor BUFZ 32, v000001e164d90e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22700 .functor BUFZ 5, v000001e164d90b70_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e164d22770 .functor BUFZ 1, v000001e164d8fbd0_0, C4<0>, C4<0>, C4<0>;
L_000001e164d228c0 .functor BUFZ 1, v000001e164d90490_0, C4<0>, C4<0>, C4<0>;
L_000001e164d227e0 .functor BUFZ 1, v000001e164d8f9f0_0, C4<0>, C4<0>, C4<0>;
L_000001e164d229a0 .functor BUFZ 1, v000001e164d908f0_0, C4<0>, C4<0>, C4<0>;
L_000001e164d23030 .functor BUFZ 1, v000001e164d90850_0, C4<0>, C4<0>, C4<0>;
L_000001e164d230a0 .functor BUFZ 1, v000001e164d933a0_0, C4<0>, C4<0>, C4<0>;
L_000001e164d22a80 .functor BUFZ 32, v000001e164d93fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22a10 .functor BUFZ 32, v000001e164d95590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d22850 .functor BUFZ 32, v000001e164d95270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e164d23500 .functor BUFZ 5, v000001e164d95310_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e164d22cb0 .functor BUFZ 1, v000001e164d94410_0, C4<0>, C4<0>, C4<0>;
L_000001e164d23260 .functor BUFZ 1, v000001e164d94ff0_0, C4<0>, C4<0>, C4<0>;
v000001e164d90df0_0 .var "PC", 31 0;
v000001e164d902b0_0 .net "alu_in1", 31 0, L_000001e164d22fc0;  1 drivers
v000001e164d8f950_0 .net "alu_in2", 31 0, L_000001e164da0d00;  1 drivers
v000001e164d90d50_0 .var "alu_result", 31 0;
v000001e164d91390_0 .var "branch_taken", 0 0;
v000001e164d90fd0_0 .var "branch_target", 31 0;
v000001e164d90350_0 .net "clk", 0 0, v000001e164da10c0_0;  alias, 1 drivers
v000001e164d91430_0 .net "dmem_addr", 31 0, L_000001e164d23960;  alias, 1 drivers
v000001e164d8ff90_0 .net "dmem_rdata", 31 0, v000001e164d94050_0;  alias, 1 drivers
v000001e164d91610_0 .net "dmem_ren", 0 0, L_000001e164d22af0;  alias, 1 drivers
v000001e164d916b0_0 .net "dmem_wdata", 31 0, L_000001e164d235e0;  alias, 1 drivers
v000001e164d903f0_0 .net "dmem_wen", 0 0, L_000001e164d239d0;  alias, 1 drivers
v000001e164d91110_0 .net "exmem_alu_out", 31 0, L_000001e164d22620;  1 drivers
v000001e164d91070_0 .var "exmem_alu_r", 31 0;
v000001e164d8f810_0 .net "exmem_branch", 0 0, L_000001e164d23030;  1 drivers
v000001e164d90850_0 .var "exmem_branch_r", 0 0;
v000001e164d8f8b0_0 .net "exmem_memread", 0 0, L_000001e164d228c0;  1 drivers
v000001e164d90490_0 .var "exmem_memread_r", 0 0;
v000001e164d90030_0 .net "exmem_memtoreg", 0 0, L_000001e164d229a0;  1 drivers
v000001e164d908f0_0 .var "exmem_memtoreg_r", 0 0;
v000001e164d907b0_0 .net "exmem_memwrite", 0 0, L_000001e164d227e0;  1 drivers
v000001e164d8f9f0_0 .var "exmem_memwrite_r", 0 0;
v000001e164d8fe50_0 .net "exmem_pc", 31 0, L_000001e164d225b0;  1 drivers
v000001e164d90ad0_0 .var "exmem_pc_r", 31 0;
v000001e164d8fa90_0 .net "exmem_rd", 4 0, L_000001e164d22700;  alias, 1 drivers
v000001e164d90b70_0 .var "exmem_rd_r", 4 0;
v000001e164d90c10_0 .net "exmem_regwrite", 0 0, L_000001e164d22770;  alias, 1 drivers
v000001e164d8fbd0_0 .var "exmem_regwrite_r", 0 0;
v000001e164d900d0_0 .net "exmem_rs2_data", 31 0, L_000001e164d22690;  1 drivers
v000001e164d90e90_0 .var "exmem_rs2_r", 31 0;
v000001e164d91d20_0 .net "exmem_zero", 0 0, L_000001e164d230a0;  1 drivers
v000001e164d933a0_0 .var "exmem_zero_r", 0 0;
v000001e164d92540_0 .net "forwardA", 1 0, v000001e164d94cd0_0;  alias, 1 drivers
v000001e164d92040_0 .net "forwardB", 1 0, v000001e164d93dd0_0;  alias, 1 drivers
v000001e164d93260_0 .var "forwarded_a", 31 0;
v000001e164d92360_0 .var "forwarded_b", 31 0;
v000001e164d91a00_0 .net "funct3", 2 0, L_000001e164da0580;  1 drivers
v000001e164d91dc0_0 .net "funct7", 6 0, L_000001e164da1660;  1 drivers
v000001e164d92860_0 .var/i "i", 31 0;
v000001e164d93440_0 .net "id_ex_flush", 0 0, v000001e164d94d70_0;  alias, 1 drivers
v000001e164d925e0_0 .net "idex_aluctrl", 3 0, v000001e164cf0e20_0;  alias, 1 drivers
v000001e164d927c0_0 .net "idex_aluctrl_out", 3 0, L_000001e164d22230;  alias, 1 drivers
v000001e164d931c0_0 .var "idex_aluctrl_r", 3 0;
v000001e164d93300_0 .net "idex_alusrc", 0 0, v000001e164cf0ce0_0;  alias, 1 drivers
v000001e164d93580_0 .net "idex_alusrc_out", 0 0, L_000001e164d22e70;  alias, 1 drivers
v000001e164d92900_0 .var "idex_alusrc_r", 0 0;
v000001e164d929a0_0 .net "idex_branch", 0 0, v000001e164cf0f60_0;  alias, 1 drivers
v000001e164d92cc0_0 .net "idex_branch_out", 0 0, L_000001e164d23b20;  alias, 1 drivers
v000001e164d92b80_0 .var "idex_branch_r", 0 0;
v000001e164d91f00_0 .net "idex_funct3", 2 0, L_000001e164d23420;  alias, 1 drivers
v000001e164d92680_0 .var "idex_funct3_r", 2 0;
v000001e164d92a40_0 .net "idex_funct7", 6 0, L_000001e164d22e00;  alias, 1 drivers
v000001e164d92180_0 .var "idex_funct7_r", 6 0;
v000001e164d92c20_0 .net "idex_imm", 31 0, L_000001e164d23880;  1 drivers
v000001e164d92720_0 .var "idex_imm_r", 31 0;
v000001e164d92ae0_0 .net "idex_memread", 0 0, v000001e164cf1000_0;  alias, 1 drivers
v000001e164d91820_0 .net "idex_memread_out", 0 0, L_000001e164d23490;  alias, 1 drivers
v000001e164d91960_0 .var "idex_memread_r", 0 0;
v000001e164d92d60_0 .net "idex_memtoreg", 0 0, v000001e164d8fd10_0;  alias, 1 drivers
v000001e164d92fe0_0 .net "idex_memtoreg_out", 0 0, L_000001e164d22380;  alias, 1 drivers
v000001e164d92e00_0 .var "idex_memtoreg_r", 0 0;
v000001e164d92ea0_0 .net "idex_memwrite", 0 0, v000001e164d90530_0;  alias, 1 drivers
v000001e164d918c0_0 .net "idex_memwrite_out", 0 0, L_000001e164d23340;  alias, 1 drivers
v000001e164d91c80_0 .var "idex_memwrite_r", 0 0;
v000001e164d92f40_0 .net "idex_opcode", 6 0, L_000001e164d237a0;  alias, 1 drivers
v000001e164d93080_0 .var "idex_opcode_r", 6 0;
v000001e164d91be0_0 .net "idex_pc", 31 0, L_000001e164d22150;  1 drivers
v000001e164d93120_0 .var "idex_pc_r", 31 0;
v000001e164d934e0_0 .net "idex_rd", 4 0, L_000001e164d22d20;  alias, 1 drivers
v000001e164d91aa0_0 .var "idex_rd_rn", 4 0;
v000001e164d91b40_0 .net "idex_regwrite", 0 0, v000001e164d90f30_0;  alias, 1 drivers
v000001e164d93620_0 .net "idex_regwrite_out", 0 0, L_000001e164d221c0;  alias, 1 drivers
v000001e164d936c0_0 .var "idex_regwrite_r", 0 0;
v000001e164d91e60_0 .net "idex_rs1", 4 0, L_000001e164d23ab0;  alias, 1 drivers
v000001e164d91fa0_0 .net "idex_rs1_data", 31 0, L_000001e164d23c70;  1 drivers
v000001e164d920e0_0 .var "idex_rs1_r", 31 0;
v000001e164d92220_0 .var "idex_rs1_rn", 4 0;
v000001e164d922c0_0 .net "idex_rs2", 4 0, L_000001e164d233b0;  alias, 1 drivers
v000001e164d92400_0 .net "idex_rs2_data", 31 0, L_000001e164d22540;  1 drivers
v000001e164d924a0_0 .var "idex_rs2_r", 31 0;
v000001e164d94550_0 .var "idex_rs2_rn", 4 0;
v000001e164d94730_0 .net "if_id_flush", 0 0, v000001e164d91390_0;  alias, 1 drivers
v000001e164d93bf0_0 .net "if_id_write", 0 0, v000001e164d96600_0;  alias, 1 drivers
v000001e164d949b0_0 .var "if_instr_reg", 31 0;
v000001e164d94a50_0 .var "if_pc_reg", 31 0;
v000001e164d954f0_0 .net "ifid_instr", 31 0, L_000001e164d231f0;  alias, 1 drivers
v000001e164d951d0_0 .net "ifid_pc", 31 0, L_000001e164d232d0;  1 drivers
v000001e164d940f0_0 .net "imem_addr", 31 0, L_000001e164d236c0;  alias, 1 drivers
v000001e164d94230_0 .net "imem_rdata", 31 0, L_000001e164d224d0;  alias, 1 drivers
v000001e164d944b0_0 .var "imm_b", 31 0;
v000001e164d95130_0 .var "imm_i", 31 0;
v000001e164d947d0_0 .var "imm_s", 31 0;
v000001e164d945f0_0 .net "memwb_alu_out", 31 0, L_000001e164d22a10;  1 drivers
v000001e164d95590_0 .var "memwb_alu_r", 31 0;
v000001e164d93970_0 .net "memwb_data_for_fwd", 31 0, L_000001e164da15c0;  1 drivers
v000001e164d942d0_0 .net "memwb_mem_data", 31 0, L_000001e164d22850;  1 drivers
v000001e164d95270_0 .var "memwb_mem_r", 31 0;
v000001e164d94690_0 .net "memwb_memtoreg", 0 0, L_000001e164d23260;  alias, 1 drivers
v000001e164d94ff0_0 .var "memwb_memtoreg_r", 0 0;
v000001e164d94190_0 .net "memwb_pc", 31 0, L_000001e164d22a80;  1 drivers
v000001e164d93fb0_0 .var "memwb_pc_r", 31 0;
v000001e164d94370_0 .net "memwb_rd", 4 0, L_000001e164d23500;  alias, 1 drivers
v000001e164d95310_0 .var "memwb_rd_r", 4 0;
v000001e164d95630_0 .net "memwb_regwrite", 0 0, L_000001e164d22cb0;  alias, 1 drivers
v000001e164d94410_0 .var "memwb_regwrite_r", 0 0;
v000001e164d93d30_0 .net "opcode", 6 0, L_000001e164da08a0;  1 drivers
v000001e164d956d0_0 .net "pc", 31 0, L_000001e164d22c40;  1 drivers
v000001e164d95450_0 .net "pc_write", 0 0, v000001e164d96740_0;  alias, 1 drivers
v000001e164d953b0_0 .net "rd", 4 0, L_000001e164da0bc0;  1 drivers
v000001e164d94910 .array "regfile", 31 0, 31 0;
v000001e164d95090_0 .net "rs1", 4 0, L_000001e164da0e40;  1 drivers
v000001e164d94870_0 .net "rs2", 4 0, L_000001e164d9fd60;  1 drivers
v000001e164d93830_0 .net "rst", 0 0, v000001e164da12a0_0;  alias, 1 drivers
E_000001e164d2b1d0/0 .event anyedge, v000001e164cf0f60_0, v000001e164d93080_0, v000001e164d92680_0, v000001e164d93260_0;
E_000001e164d2b1d0/1 .event anyedge, v000001e164d92360_0, v000001e164d93120_0, v000001e164d92720_0;
E_000001e164d2b1d0 .event/or E_000001e164d2b1d0/0, E_000001e164d2b1d0/1;
E_000001e164d2be50/0 .event anyedge, v000001e164cf0e20_0, v000001e164d902b0_0, v000001e164d8f950_0, v000001e164d92680_0;
E_000001e164d2be50/1 .event anyedge, v000001e164d92180_0, v000001e164d914d0_0, v000001e164d90670_0;
E_000001e164d2be50 .event/or E_000001e164d2be50/0, E_000001e164d2be50/1;
E_000001e164d2ba10/0 .event anyedge, v000001e164d920e0_0, v000001e164d924a0_0, v000001e164d92540_0, v000001e164d91070_0;
E_000001e164d2ba10/1 .event anyedge, v000001e164d93970_0, v000001e164d92040_0;
E_000001e164d2ba10 .event/or E_000001e164d2ba10/0, E_000001e164d2ba10/1;
E_000001e164d2b2d0/0 .event anyedge, v000001e164d949b0_0, v000001e164d8fdb0_0, v000001e164d949b0_0, v000001e164d949b0_0;
E_000001e164d2b2d0/1 .event anyedge, v000001e164d90a30_0, v000001e164d949b0_0, v000001e164d949b0_0, v000001e164d949b0_0;
E_000001e164d2b2d0/2 .event anyedge, v000001e164d949b0_0, v000001e164d8fb30_0, v000001e164d8fb30_0;
E_000001e164d2b2d0 .event/or E_000001e164d2b2d0/0, E_000001e164d2b2d0/1, E_000001e164d2b2d0/2;
L_000001e164da08a0 .part v000001e164d949b0_0, 0, 7;
L_000001e164da0bc0 .part v000001e164d949b0_0, 7, 5;
L_000001e164da0580 .part v000001e164d949b0_0, 12, 3;
L_000001e164da0e40 .part v000001e164d949b0_0, 15, 5;
L_000001e164d9fd60 .part v000001e164d949b0_0, 20, 5;
L_000001e164da1660 .part v000001e164d949b0_0, 25, 7;
L_000001e164da15c0 .functor MUXZ 32, v000001e164d95590_0, v000001e164d95270_0, v000001e164d94ff0_0, C4<>;
L_000001e164da0d00 .functor MUXZ 32, v000001e164d92360_0, v000001e164d92720_0, v000001e164cf0ce0_0, C4<>;
S_000001e164c4dfc0 .scope autofunction.vec4.s32, "ALU" "ALU" 6 368, 6 368 0, S_000001e164cafe60;
 .timescale -9 -12;
; Variable ALU is vec4 return value of scope S_000001e164c4dfc0
v000001e164d90670_0 .var "a", 31 0;
v000001e164d914d0_0 .var "b", 31 0;
v000001e164d8fef0_0 .var "f3", 2 0;
v000001e164d90710_0 .var "f7", 6 0;
v000001e164d91570_0 .var "op", 3 0;
v000001e164d911b0_0 .var "res", 31 0;
TD_tb.uut.datapath_inst.ALU ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %load/vec4 v000001e164d91570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %add;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %add;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %sub;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %and;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %or;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %xor;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %inv;
    %and;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %inv;
    %or;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %xor;
    %inv;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.18, 8;
    %load/vec4 v000001e164d90670_0;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v000001e164d914d0_0;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v000001e164d914d0_0;
    %load/vec4 v000001e164d90670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %load/vec4 v000001e164d90670_0;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %load/vec4 v000001e164d914d0_0;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.22, 8;
    %load/vec4 v000001e164d90670_0;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v000001e164d914d0_0;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v000001e164d914d0_0;
    %load/vec4 v000001e164d90670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %load/vec4 v000001e164d90670_0;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %load/vec4 v000001e164d914d0_0;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v000001e164d90710_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %load/vec4 v000001e164d90670_0;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.30;
T_0.26 ;
    %load/vec4 v000001e164d90670_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %load/vec4 v000001e164d90670_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %load/vec4 v000001e164d90670_0;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.30;
T_0.27 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000001e164d90670_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.30;
T_0.28 ;
    %load/vec4 v000001e164d90670_0;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000001e164d90670_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001e164d914d0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v000001e164d911b0_0, 0, 32;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v000001e164d911b0_0;
    %ret/vec4 0, 0, 32;  Assign to ALU (store_vec4_to_lval)
    %end;
S_000001e164c4e150 .scope autofunction.vec4.s32, "signext_imm_b" "signext_imm_b" 6 216, 6 216 0, S_000001e164cafe60;
 .timescale -9 -12;
v000001e164d8fb30_0 .var "imm", 12 0;
; Variable signext_imm_b is vec4 return value of scope S_000001e164c4e150
TD_tb.uut.datapath_inst.signext_imm_b ;
    %load/vec4 v000001e164d8fb30_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v000001e164d8fb30_0;
    %parti/s 12, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to signext_imm_b (store_vec4_to_lval)
    %end;
S_000001e164ca00c0 .scope autofunction.vec4.s32, "signext_imm_i" "signext_imm_i" 6 210, 6 210 0, S_000001e164cafe60;
 .timescale -9 -12;
v000001e164d8fdb0_0 .var "imm", 11 0;
; Variable signext_imm_i is vec4 return value of scope S_000001e164ca00c0
TD_tb.uut.datapath_inst.signext_imm_i ;
    %load/vec4 v000001e164d8fdb0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001e164d8fdb0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to signext_imm_i (store_vec4_to_lval)
    %end;
S_000001e164ca0250 .scope autofunction.vec4.s32, "signext_imm_s" "signext_imm_s" 6 213, 6 213 0, S_000001e164cafe60;
 .timescale -9 -12;
v000001e164d90a30_0 .var "imm", 11 0;
; Variable signext_imm_s is vec4 return value of scope S_000001e164ca0250
TD_tb.uut.datapath_inst.signext_imm_s ;
    %load/vec4 v000001e164d90a30_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001e164d90a30_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to signext_imm_s (store_vec4_to_lval)
    %end;
S_000001e164c12f10 .scope module, "dmem_inst" "simple_ram" 4 62, 7 1 0, S_000001e164cbafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
v000001e164d938d0_0 .net "addr", 31 0, L_000001e164d23960;  alias, 1 drivers
v000001e164d93a10_0 .net "clk", 0 0, v000001e164da10c0_0;  alias, 1 drivers
v000001e164d94f50 .array "mem", 1023 0, 31 0;
v000001e164d94050_0 .var "rdata", 31 0;
v000001e164d94af0_0 .net "ren", 0 0, L_000001e164d22af0;  alias, 1 drivers
v000001e164d93ab0_0 .net "wdata", 31 0, L_000001e164d235e0;  alias, 1 drivers
v000001e164d94b90_0 .net "wen", 0 0, L_000001e164d239d0;  alias, 1 drivers
S_000001e164cafff0 .scope module, "forwarding_unit_inst" "forwarding_unit" 4 160, 8 1 0, S_000001e164cbafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "exmem_regwrite";
    .port_info 1 /INPUT 5 "exmem_rd";
    .port_info 2 /INPUT 1 "memwb_regwrite";
    .port_info 3 /INPUT 5 "memwb_rd";
    .port_info 4 /INPUT 5 "idex_rs1";
    .port_info 5 /INPUT 5 "idex_rs2";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v000001e164d94c30_0 .net "exmem_rd", 4 0, L_000001e164d22700;  alias, 1 drivers
v000001e164d94eb0_0 .net "exmem_regwrite", 0 0, L_000001e164d22770;  alias, 1 drivers
v000001e164d94cd0_0 .var "forwardA", 1 0;
v000001e164d93dd0_0 .var "forwardB", 1 0;
v000001e164d93b50_0 .net "idex_rs1", 4 0, L_000001e164d23ab0;  alias, 1 drivers
v000001e164d93f10_0 .net "idex_rs2", 4 0, L_000001e164d233b0;  alias, 1 drivers
v000001e164d93c90_0 .net "memwb_rd", 4 0, L_000001e164d23500;  alias, 1 drivers
v000001e164d93e70_0 .net "memwb_regwrite", 0 0, L_000001e164d22cb0;  alias, 1 drivers
E_000001e164d2b210/0 .event anyedge, v000001e164d90c10_0, v000001e164d8fa90_0, v000001e164d91e60_0, v000001e164d922c0_0;
E_000001e164d2b210/1 .event anyedge, v000001e164d95630_0, v000001e164d94370_0;
E_000001e164d2b210 .event/or E_000001e164d2b210/0, E_000001e164d2b210/1;
S_000001e164d38d90 .scope module, "hazard_unit_inst" "hazard_unit" 4 146, 9 1 0, S_000001e164cbafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idex_memread";
    .port_info 1 /INPUT 5 "idex_rd";
    .port_info 2 /INPUT 5 "ifid_rs1";
    .port_info 3 /INPUT 5 "ifid_rs2";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "if_id_write";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "id_ex_flush";
v000001e164d94d70_0 .var "id_ex_flush", 0 0;
v000001e164d94e10_0 .net "idex_memread", 0 0, L_000001e164d23490;  alias, 1 drivers
v000001e164d964c0_0 .net "idex_rd", 4 0, L_000001e164d22d20;  alias, 1 drivers
v000001e164d96600_0 .var "if_id_write", 0 0;
v000001e164d95fc0_0 .net "ifid_rs1", 4 0, L_000001e164da0940;  1 drivers
v000001e164d96560_0 .net "ifid_rs2", 4 0, L_000001e164da0080;  1 drivers
v000001e164d96740_0 .var "pc_write", 0 0;
v000001e164d95c00_0 .var "stall", 0 0;
E_000001e164d2b310 .event anyedge, v000001e164d91820_0, v000001e164d934e0_0, v000001e164d95fc0_0, v000001e164d96560_0;
    .scope S_000001e164c12f10;
T_4 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d94b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e164d93ab0_0;
    %load/vec4 v000001e164d938d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e164d94f50, 0, 4;
    %vpi_call/w 7 15 "$display", "DMEM WRITE: time=%0t addr=0x%0h data=0x%0h", $time, v000001e164d938d0_0, v000001e164d93ab0_0 {0 0 0};
T_4.0 ;
    %load/vec4 v000001e164d94af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e164d938d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001e164d94f50, 4;
    %assign/vec4 v000001e164d94050_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e164cafe60;
T_5 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e164d92860_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001e164d92860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e164d92860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e164d94910, 0, 4;
    %load/vec4 v000001e164d92860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e164d92860_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e164d94410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001e164d95310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001e164d94ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v000001e164d95270_0;
    %load/vec4 v000001e164d95310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e164d94910, 0, 4;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000001e164d95590_0;
    %load/vec4 v000001e164d95310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e164d94910, 0, 4;
T_5.8 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e164cafe60;
T_6 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d90df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d94a50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001e164d949b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e164d95450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e164d91390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001e164d90fd0_0;
    %assign/vec4 v000001e164d90df0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001e164d90df0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001e164d90df0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001e164d90df0_0;
    %assign/vec4 v000001e164d90df0_0, 0;
T_6.3 ;
    %load/vec4 v000001e164d93bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v000001e164d90df0_0;
    %assign/vec4 v000001e164d94a50_0, 0;
    %load/vec4 v000001e164d94230_0;
    %assign/vec4 v000001e164d949b0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001e164d94a50_0;
    %assign/vec4 v000001e164d94a50_0, 0;
    %load/vec4 v000001e164d949b0_0;
    %assign/vec4 v000001e164d949b0_0, 0;
T_6.7 ;
    %load/vec4 v000001e164d94730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001e164d949b0_0, 0;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e164cafe60;
T_7 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 6 183 "$display", "DP_IFID: time=%0t PC=0x%0h if_pc_reg=0x%0h if_instr_reg=0x%0h imem_rdata=0x%0h", $time, v000001e164d90df0_0, v000001e164d94a50_0, v000001e164d949b0_0, v000001e164d94230_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e164cafe60;
T_8 ;
Ewait_0 .event/or E_000001e164d2b2d0, E_0x0;
    %wait Ewait_0;
    %alloc S_000001e164ca00c0;
    %load/vec4 v000001e164d949b0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v000001e164d8fdb0_0, 0, 12;
    %callf/vec4 TD_tb.uut.datapath_inst.signext_imm_i, S_000001e164ca00c0;
    %free S_000001e164ca00c0;
    %store/vec4 v000001e164d95130_0, 0, 32;
    %alloc S_000001e164ca0250;
    %load/vec4 v000001e164d949b0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001e164d949b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e164d90a30_0, 0, 12;
    %callf/vec4 TD_tb.uut.datapath_inst.signext_imm_s, S_000001e164ca0250;
    %free S_000001e164ca0250;
    %store/vec4 v000001e164d947d0_0, 0, 32;
    %alloc S_000001e164c4e150;
    %load/vec4 v000001e164d949b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001e164d949b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e164d949b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e164d949b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 13;
    %store/vec4 v000001e164d8fb30_0, 0, 13;
    %callf/vec4 TD_tb.uut.datapath_inst.signext_imm_b, S_000001e164c4e150;
    %free S_000001e164c4e150;
    %store/vec4 v000001e164d944b0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e164cafe60;
T_9 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d93120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d920e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d924a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d92720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d92220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d94550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d91aa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e164d93080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e164d92680_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e164d92180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d936c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d91960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d91c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d92e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d92900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e164d931c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d92b80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e164d93440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d93120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d920e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d924a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d92720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d92220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d94550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d91aa0_0, 0;
    %pushi/vec4 19, 0, 7;
    %assign/vec4 v000001e164d93080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e164d92680_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e164d92180_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001e164d94a50_0;
    %assign/vec4 v000001e164d93120_0, 0;
    %load/vec4 v000001e164d95090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e164d94910, 4;
    %assign/vec4 v000001e164d920e0_0, 0;
    %load/vec4 v000001e164d94870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e164d94910, 4;
    %assign/vec4 v000001e164d924a0_0, 0;
    %load/vec4 v000001e164d93d30_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001e164d95130_0;
    %assign/vec4 v000001e164d92720_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001e164d93d30_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v000001e164d947d0_0;
    %assign/vec4 v000001e164d92720_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000001e164d93d30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v000001e164d944b0_0;
    %assign/vec4 v000001e164d92720_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v000001e164d95130_0;
    %assign/vec4 v000001e164d92720_0, 0;
T_9.9 ;
T_9.7 ;
T_9.5 ;
    %load/vec4 v000001e164d95090_0;
    %assign/vec4 v000001e164d92220_0, 0;
    %load/vec4 v000001e164d94870_0;
    %assign/vec4 v000001e164d94550_0, 0;
    %load/vec4 v000001e164d953b0_0;
    %assign/vec4 v000001e164d91aa0_0, 0;
    %load/vec4 v000001e164d93d30_0;
    %assign/vec4 v000001e164d93080_0, 0;
    %load/vec4 v000001e164d91a00_0;
    %assign/vec4 v000001e164d92680_0, 0;
    %load/vec4 v000001e164d91dc0_0;
    %assign/vec4 v000001e164d92180_0, 0;
    %load/vec4 v000001e164d91b40_0;
    %assign/vec4 v000001e164d936c0_0, 0;
    %load/vec4 v000001e164d92ae0_0;
    %assign/vec4 v000001e164d91960_0, 0;
    %load/vec4 v000001e164d92ea0_0;
    %assign/vec4 v000001e164d91c80_0, 0;
    %load/vec4 v000001e164d92d60_0;
    %assign/vec4 v000001e164d92e00_0, 0;
    %load/vec4 v000001e164d93300_0;
    %assign/vec4 v000001e164d92900_0, 0;
    %load/vec4 v000001e164d925e0_0;
    %assign/vec4 v000001e164d931c0_0, 0;
    %load/vec4 v000001e164d929a0_0;
    %assign/vec4 v000001e164d92b80_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e164cafe60;
T_10 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call/w 6 305 "$display", "DP_IDEX: time=%0t idex_opcode=0b%b idex_rd=%0d idex_rs1=%0d idex_rs2=%0d idex_imm=0x%0h", $time, v000001e164d93080_0, v000001e164d91aa0_0, v000001e164d92220_0, v000001e164d94550_0, v000001e164d92720_0 {0 0 0};
    %vpi_call/w 6 308 "$display", "DP_IDEX_CTRL: time=%0t idex_regwrite(in)=%0b idex_memread(in)=%0b idex_memwrite(in)=%0b idex_memtoreg(in)=%0b idex_alusrc(in)=%0b idex_aluctrl(in)=0x%0h idex_branch(in)=%0b", $time, v000001e164d91b40_0, v000001e164d92ae0_0, v000001e164d92ea0_0, v000001e164d92d60_0, v000001e164d93300_0, v000001e164d925e0_0, v000001e164d929a0_0 {0 0 0};
    %vpi_call/w 6 311 "$display", "DP_IDEX_REGS: time=%0t idex_opcode_r=0b%b idex_f3=0b%b idex_f7=0x%0h", $time, v000001e164d93080_0, v000001e164d92680_0, v000001e164d92180_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e164cafe60;
T_11 ;
Ewait_1 .event/or E_000001e164d2ba10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001e164d920e0_0;
    %store/vec4 v000001e164d93260_0, 0, 32;
    %load/vec4 v000001e164d924a0_0;
    %store/vec4 v000001e164d92360_0, 0, 32;
    %load/vec4 v000001e164d92540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v000001e164d920e0_0;
    %store/vec4 v000001e164d93260_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001e164d920e0_0;
    %store/vec4 v000001e164d93260_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001e164d91070_0;
    %store/vec4 v000001e164d93260_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001e164d93970_0;
    %store/vec4 v000001e164d93260_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %load/vec4 v000001e164d92040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %load/vec4 v000001e164d924a0_0;
    %store/vec4 v000001e164d92360_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001e164d924a0_0;
    %store/vec4 v000001e164d92360_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000001e164d91070_0;
    %store/vec4 v000001e164d92360_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000001e164d93970_0;
    %store/vec4 v000001e164d92360_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e164cafe60;
T_12 ;
Ewait_2 .event/or E_000001e164d2be50, E_0x0;
    %wait Ewait_2;
    %alloc S_000001e164c4dfc0;
    %load/vec4 v000001e164d925e0_0;
    %load/vec4 v000001e164d902b0_0;
    %load/vec4 v000001e164d8f950_0;
    %load/vec4 v000001e164d92680_0;
    %load/vec4 v000001e164d92180_0;
    %store/vec4 v000001e164d90710_0, 0, 7;
    %store/vec4 v000001e164d8fef0_0, 0, 3;
    %store/vec4 v000001e164d914d0_0, 0, 32;
    %store/vec4 v000001e164d90670_0, 0, 32;
    %store/vec4 v000001e164d91570_0, 0, 4;
    %callf/vec4 TD_tb.uut.datapath_inst.ALU, S_000001e164c4dfc0;
    %free S_000001e164c4dfc0;
    %store/vec4 v000001e164d90d50_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e164cafe60;
T_13 ;
Ewait_3 .event/or E_000001e164d2b1d0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d91390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e164d90fd0_0, 0, 32;
    %load/vec4 v000001e164d929a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v000001e164d93080_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001e164d92680_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.3, 4;
    %load/vec4 v000001e164d93260_0;
    %load/vec4 v000001e164d92360_0;
    %cmp/e;
    %jmp/0xz  T_13.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d91390_0, 0, 1;
    %load/vec4 v000001e164d93120_0;
    %load/vec4 v000001e164d92720_0;
    %add;
    %store/vec4 v000001e164d90fd0_0, 0, 32;
T_13.5 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e164cafe60;
T_14 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d90ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d91070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d90e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d90b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d8fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d90490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d8f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d908f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d90850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d933a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e164d93120_0;
    %assign/vec4 v000001e164d90ad0_0, 0;
    %load/vec4 v000001e164d90d50_0;
    %assign/vec4 v000001e164d91070_0, 0;
    %load/vec4 v000001e164d92360_0;
    %assign/vec4 v000001e164d90e90_0, 0;
    %load/vec4 v000001e164d91aa0_0;
    %assign/vec4 v000001e164d90b70_0, 0;
    %load/vec4 v000001e164d936c0_0;
    %assign/vec4 v000001e164d8fbd0_0, 0;
    %load/vec4 v000001e164d91960_0;
    %assign/vec4 v000001e164d90490_0, 0;
    %load/vec4 v000001e164d91c80_0;
    %assign/vec4 v000001e164d8f9f0_0, 0;
    %load/vec4 v000001e164d92e00_0;
    %assign/vec4 v000001e164d908f0_0, 0;
    %load/vec4 v000001e164d92b80_0;
    %assign/vec4 v000001e164d90850_0, 0;
    %load/vec4 v000001e164d90d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001e164d933a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e164cafe60;
T_15 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call/w 6 452 "$display", "DP_EXMEM: time=%0t exmem_rd=%0d exmem_alu=0x%0h exmem_rs2=0x%0h exmem_memwrite=%0b exmem_memread=%0b", $time, v000001e164d90b70_0, v000001e164d91070_0, v000001e164d90e90_0, v000001e164d8f9f0_0, v000001e164d90490_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e164cafe60;
T_16 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d93fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d95590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d95270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e164d95310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d94410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e164d94ff0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e164d90ad0_0;
    %assign/vec4 v000001e164d93fb0_0, 0;
    %load/vec4 v000001e164d91070_0;
    %assign/vec4 v000001e164d95590_0, 0;
    %load/vec4 v000001e164d8ff90_0;
    %assign/vec4 v000001e164d95270_0, 0;
    %load/vec4 v000001e164d90b70_0;
    %assign/vec4 v000001e164d95310_0, 0;
    %load/vec4 v000001e164d8fbd0_0;
    %assign/vec4 v000001e164d94410_0, 0;
    %load/vec4 v000001e164d908f0_0;
    %assign/vec4 v000001e164d94ff0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e164cafe60;
T_17 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164d93830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 6 487 "$display", "DP_MEMWB: time=%0t memwb_rd=%0d memwb_regwrite=%0b memwb_mem=0x%0h memwb_alu=0x%0h", $time, v000001e164d95310_0, v000001e164d94410_0, v000001e164d95270_0, v000001e164d95590_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e164cbb130;
T_18 ;
Ewait_4 .event/or E_000001e164d2b390, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d90f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164cf1000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d90530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d8fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164cf0ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164cf0f60_0, 0, 1;
    %load/vec4 v000001e164d90210_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.6;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d90f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164cf0ce0_0, 0, 1;
    %jmp T_18.6;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d90f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164cf0ce0_0, 0, 1;
    %jmp T_18.6;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d90f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164cf1000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d8fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164cf0ce0_0, 0, 1;
    %jmp T_18.6;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d90530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164cf0ce0_0, 0, 1;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164cf0f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164cf0ce0_0, 0, 1;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %load/vec4 v000001e164d912f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.7 ;
    %load/vec4 v000001e164d90170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.22 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.23 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.25 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.26 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.28;
T_18.28 ;
    %pop/vec4 1;
    %jmp T_18.20;
T_18.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.14 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.15 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.16 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.17 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e164d90990_0, 0, 4;
    %jmp T_18.20;
T_18.20 ;
    %pop/vec4 1;
    %load/vec4 v000001e164d90210_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_18.29, 4;
    %load/vec4 v000001e164d90990_0;
    %store/vec4 v000001e164cf0e20_0, 0, 4;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v000001e164d90210_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_18.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e164cf0e20_0, 0, 4;
    %jmp T_18.32;
T_18.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e164cf0e20_0, 0, 4;
T_18.32 ;
T_18.30 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e164d38d90;
T_19 ;
Ewait_5 .event/or E_000001e164d2b310, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001e164d94e10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.3, 10;
    %load/vec4 v000001e164d964c0_0;
    %load/vec4 v000001e164d95fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_19.4, 4;
    %load/vec4 v000001e164d964c0_0;
    %load/vec4 v000001e164d96560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_19.4;
    %and;
T_19.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v000001e164d964c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d95c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d96600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d96740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164d94d70_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d95c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d96600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d96740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164d94d70_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001e164cafff0;
T_20 ;
Ewait_6 .event/or E_000001e164d2b210, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e164d94cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e164d93dd0_0, 0, 2;
    %load/vec4 v000001e164d94eb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.3, 10;
    %load/vec4 v000001e164d94c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v000001e164d94c30_0;
    %load/vec4 v000001e164d93b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e164d94cd0_0, 0, 2;
T_20.0 ;
    %load/vec4 v000001e164d94eb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.7, 10;
    %load/vec4 v000001e164d94c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v000001e164d94c30_0;
    %load/vec4 v000001e164d93f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e164d93dd0_0, 0, 2;
T_20.4 ;
    %load/vec4 v000001e164d93e70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.12, 11;
    %load/vec4 v000001e164d93c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.11, 10;
    %load/vec4 v000001e164d94eb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.14, 11;
    %load/vec4 v000001e164d94c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.13, 10;
    %load/vec4 v000001e164d94c30_0;
    %load/vec4 v000001e164d93b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.13;
    %nor/r;
    %and;
T_20.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.10, 9;
    %load/vec4 v000001e164d93c90_0;
    %load/vec4 v000001e164d93b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e164d94cd0_0, 0, 2;
T_20.8 ;
    %load/vec4 v000001e164d93e70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.19, 11;
    %load/vec4 v000001e164d93c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.18, 10;
    %load/vec4 v000001e164d94eb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.21, 11;
    %load/vec4 v000001e164d94c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.20, 10;
    %load/vec4 v000001e164d94c30_0;
    %load/vec4 v000001e164d93f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.20;
    %nor/r;
    %and;
T_20.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.17, 9;
    %load/vec4 v000001e164d93c90_0;
    %load/vec4 v000001e164d93f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e164d93dd0_0, 0, 2;
T_20.15 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001e164cbafa0;
T_21 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164da1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d96240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e164d96100_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001e164d96240_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e164d96240_0, 0;
    %load/vec4 v000001e164da1480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v000001e164da1520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001e164d96100_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e164d96100_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e164cbafa0;
T_22 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164da1200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001e164d96380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call/w 4 187 "$display", "TOP DMEM WRITE: time=%0t addr=0x%0h data=0x%0h", $time, v000001e164d96060_0, v000001e164d95840_0 {0 0 0};
T_22.2 ;
    %load/vec4 v000001e164da1480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %vpi_call/w 4 190 "$display", "TOP MEMWB: time=%0t memwb_regwrite=%0b memwb_rd=%0d", $time, v000001e164da1480_0, v000001e164da1520_0 {0 0 0};
T_22.4 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001e164cbafa0;
T_23 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164da1200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call/w 4 197 "$display", "TOP CTRL: time=%0t idex_opcode=0b%b ctrl_regwrite=%0b ctrl_memread=%0b ctrl_memwrite=%0b ctrl_alusrc=%0b", $time, v000001e164d976e0_0, v000001e164d97000_0, v000001e164d973c0_0, v000001e164d96920_0, v000001e164d95980_0 {0 0 0};
    %vpi_call/w 4 199 "$display", "TOP DBG: time=%0t ctrl=(wr=%0b rd=%0b we=%0b m2r=%0b a_src=%0b aluctrl=0x%0h branch=%0b) idex_reg_out=(wr=%0b rd=%0b we=%0b m2r=%0b a_src=%0b aluctrl=0x%0h branch=%0b) hazard=(if_id_write=%0b pc_write=%0b id_ex_flush=%0b)", $time, v000001e164d97000_0, v000001e164d973c0_0, v000001e164d96920_0, v000001e164d97460_0, v000001e164d95980_0, v000001e164d97500_0, v000001e164d969c0_0, v000001e164d96e20_0, v000001e164d95a20_0, v000001e164d95ca0_0, v000001e164d96420_0, v000001e164d96ba0_0, v000001e164d95e80_0, v000001e164d96c40_0, v000001e164d971e0_0, v000001e164d97640_0, v000001e164d96b00_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e164cd3d60;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164da10c0_0, 0, 1;
T_24.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e164da10c0_0;
    %inv;
    %store/vec4 v000001e164da10c0_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_000001e164cd3d60;
T_25 ;
    %fork t_1, S_000001e164d33b10;
    %jmp t_0;
    .scope S_000001e164d33b10;
t_1 ;
    %vpi_call/w 3 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e164cbafa0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e164da12a0_0, 0, 1;
    %vpi_call/w 3 28 "$display", "TB: reset asserted at time=%0t", $time {0 0 0};
    %wait E_000001e164d2bb10;
    %wait E_000001e164d2bb10;
    %delay 1000, 0;
    %vpi_call/w 3 36 "$display", "TB: releasing reset at time=%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e164da12a0_0, 0, 1;
    %fork t_3, S_000001e164d3fda0;
    %jmp t_2;
    .scope S_000001e164d3fda0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e164cf0600_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001e164cf0600_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001e164cf0600_0;
    %store/vec4a v000001e164d95b60, 4, 0;
    %load/vec4 v000001e164cf0600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e164cf0600_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_000001e164d33b10;
t_2 %join;
    %vpi_call/w 3 42 "$readmemh", "tests/rvx10_pipeline.hex", v000001e164d95b60 {0 0 0};
    %fork t_5, S_000001e164d3ff30;
    %jmp t_4;
    .scope S_000001e164d3ff30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e164cf04c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v000001e164cf04c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e164cf04c0_0;
    %store/vec4a v000001e164d94f50, 4, 0;
    %load/vec4 v000001e164cf04c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e164cf04c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_000001e164d33b10;
t_4 %join;
    %delay 1000000, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e164d94f50, 4;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %vpi_call/w 3 53 "$display", "TEST PASSED: dmem[100] == 25" {0 0 0};
    %jmp T_25.5;
T_25.4 ;
    %vpi_call/w 3 55 "$display", "TEST FAILED: dmem[100] = %0d (expected 25)", &A<v000001e164d94f50, 25> {0 0 0};
T_25.5 ;
    %load/vec4 v000001e164d96240_0;
    %store/vec4 v000001e164cf06a0_0, 0, 32;
    %load/vec4 v000001e164d96100_0;
    %store/vec4 v000001e164cf0920_0, 0, 32;
    %vpi_call/w 3 60 "$display", "cycle_count = %0d", v000001e164cf06a0_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "instr_retired = %0d", v000001e164cf0920_0 {0 0 0};
    %load/vec4 v000001e164cf0920_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %vpi_func/r 3 63 "$itor", v000001e164cf06a0_0 {0 0 0};
    %vpi_func/r 3 63 "$itor", v000001e164cf0920_0 {0 0 0};
    %div/wr;
    %store/real v000001e164cf0240_0;
    %vpi_call/w 3 65 "$display", "Measured CPI = %0.2f (cycles/instr)", v000001e164cf0240_0 {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v000001e164cf0ec0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v000001e164cf10a0_0;
    %load/real v000001e164cf0ec0_0;
    %vpi_func/r 3 69 "$itor", v000001e164cf0920_0 {0 0 0};
    %mul/wr;
    %vpi_call/w 3 69 "$display", "Baseline single-cycle CPI = %0.2f => expected cycles = %0.2f", v000001e164cf0ec0_0, W<0,r> {0 1 0};
    %load/real v000001e164cf10a0_0;
    %vpi_func/r 3 70 "$itor", v000001e164cf0920_0 {0 0 0};
    %mul/wr;
    %vpi_call/w 3 70 "$display", "Ideal pipelined CPI = %0.2f => expected cycles = %0.2f", v000001e164cf10a0_0, W<0,r> {0 1 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/real v000001e164cf0240_0;
    %load/real v000001e164cf0ec0_0;
    %div/wr;
    %mul/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %load/real v000001e164cf0240_0;
    %load/real v000001e164cf10a0_0;
    %sub/wr;
    %load/real v000001e164cf10a0_0;
    %div/wr;
    %mul/wr;
    %vpi_call/w 3 71 "$display", "Measured cycles = %0d (%.2f%% of single-cycle expected, %.2f%% over ideal)", v000001e164cf06a0_0, W<1,r>, W<0,r> {0 2 0};
T_25.6 ;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .scope S_000001e164cd3d60;
t_0 %join;
    %end;
    .thread T_25;
    .scope S_000001e164cd3d60;
T_26 ;
    %wait E_000001e164d2bb10;
    %load/vec4 v000001e164da12a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 3 82 "$display", "TB_MON: time=%0t cycle=%0d PC=%0h ifid_instr=%h retired=%0d", $time, v000001e164d96240_0, v000001e164d970a0_0, v000001e164d95ac0_0, v000001e164d96100_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_pipeline.sv";
    "src/riscvpipeline.sv";
    "src/controller.sv";
    "src/datapath.sv";
    "src/memory.sv";
    "src/forwarding_unit.sv";
    "src/hazard_unit.sv";
