0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.ip_user_files/bd/Sine_Wave/ip/Sine_Wave_dds_compiler_0_0/sim/Sine_Wave_dds_compiler_0_0.vhd,1692726925,vhdl,,,,sine_wave_dds_compiler_0_0,,,,,,,,
E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.ip_user_files/bd/Sine_Wave/sim/Sine_Wave.v,1692726924,verilog,,E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.srcs/sources_1/bd/Sine_Wave/hdl/Sine_Wave_wrapper.v,,Sine_Wave,,,,,,,,
E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.srcs/sources_1/bd/Sine_Wave/hdl/Sine_Wave_wrapper.v,1692726924,verilog,,,,Sine_Wave_wrapper,,,,,,,,
