// Seed: 1499793056
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    output supply1 id_5
);
  assign id_5 = 1;
  initial id_5 = id_2;
  wire id_7;
  assign id_1 = 1'h0;
  wire id_8;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output tri id_4,
    output tri id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri id_8,
    output supply1 id_9
);
  assign id_5 = 1;
  assign id_8 = 1;
  assign id_8 = id_3;
  wire id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_3,
      id_1,
      id_9
  );
  assign id_11 = id_12;
endmodule
