# ---------------------------------------------------------------------------
# Created on Fri Oct 17 22:24:22 +0800 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.575ns/net=0.403ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                 | Info                                                                                                                                                                                                                                                           |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE}                                           |
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE}                                           |
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE}                                           |
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE}                                           |
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE}                                           |
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE}                                           |
#  | ap_clk | -1.312 | 3.300       | -0.049 | 0.035       | 4.323          | 1.848                | 2.475              | 6            | 4          | 3 (*)      | 5          | -0.449        | 0.711         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE}                                           |
#  | ap_clk | -1.275 | 3.300       | -0.049 | 0.035       | 4.322          | 1.848                | 2.474              | 6            | 4          | 3 (*)      | 5          | -0.413        | 0.747         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(8) FDRE                   | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE}                                           |
#  | ap_clk | -1.257 | 3.300       | -0.049 | 0.035       | 4.268          | 1.972                | 2.296              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE}                                 |
#  | ap_clk | -1.257 | 3.300       | -0.049 | 0.035       | 4.268          | 1.972                | 2.296              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE}                                 |
#  | ap_clk | -1.257 | 3.300       | -0.049 | 0.035       | 4.268          | 1.972                | 2.296              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/CE}                                 |
#  | ap_clk | -1.257 | 3.300       | -0.049 | 0.035       | 4.268          | 1.972                | 2.296              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/CE}                                 |
#  | ap_clk | -1.257 | 3.300       | -0.049 | 0.035       | 4.268          | 1.972                | 2.296              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/CE}                                 |
#  | ap_clk | -1.257 | 3.300       | -0.049 | 0.035       | 4.268          | 1.972                | 2.296              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/CE}                                 |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE}                                 |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/CE}                                 |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/CE}                                  |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/CE}                                 |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/CE}                                  |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/CE}                                  |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/CE}                                  |
#  | ap_clk | -1.253 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.976        | 0.136         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/CE}                                  |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/CE}                                 |
#  | ap_clk | -1.225 | 3.300       | -0.049 | 0.035       | 4.272          | 1.972                | 2.300              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/CE}                                 |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE}                                  |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE}                                 |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE}                                 |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE}                                 |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/CE}                                  |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/CE}                                  |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/CE}                                  |
#  | ap_clk | -1.217 | 3.300       | -0.049 | 0.035       | 4.264          | 1.972                | 2.292              | 7            | 5          | 3 (*)      | 5          | -0.940        | 0.172         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/CE}                                  |
#  | ap_clk | -1.131 | 3.300       | -0.049 | 0.035       | 4.378          | 1.816                | 2.562              | 8            | 4          | 3 (*)      | 5          | -0.181        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D}                                                                                          |
#  | ap_clk | -1.124 | 3.300       | -0.049 | 0.035       | 4.324          | 2.204                | 2.120              | 8            | 4          | 2 (*)      | 5          | -0.616        | 0.900         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(3) LUT5(9) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/D}                                            |
#  | ap_clk | -1.110 | 3.300       | -0.049 | 0.035       | 4.357          | 1.816                | 2.541              | 8            | 4          | 3 (*)      | 5          | -0.181        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/D}                                            |
#  | ap_clk | -1.105 | 3.300       | -0.049 | 0.035       | 4.353          | 1.816                | 2.537              | 8            | 4          | 3 (*)      | 5          | -0.180        | 0.948         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/D}                                            |
#  | ap_clk | -1.050 | 3.300       | -0.049 | 0.035       | 3.742          | 1.138                | 2.604              | 5            | 6          | 5 (*)      | 5 (*)      | -0.864        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R}                                                                                                  |
#  | ap_clk | -1.050 | 3.300       | -0.049 | 0.035       | 3.742          | 1.138                | 2.604              | 5            | 6          | 5 (*)      | 5 (*)      | -0.864        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R}                                                                                                  |
#  | ap_clk | -0.991 | 3.300       | -0.049 | 0.035       | 3.683          | 1.138                | 2.545              | 5            | 6          | 5 (*)      | 5 (*)      | -0.864        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R}                                                                                                  |
#  | ap_clk | -0.991 | 3.300       | -0.049 | 0.035       | 3.683          | 1.138                | 2.545              | 5            | 6          | 5 (*)      | 5 (*)      | -0.864        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R}                                                                                                  |
#  | ap_clk | -0.983 | 3.300       | -0.049 | 0.035       | 4.230          | 1.816                | 2.414              | 8            | 4          | 3 (*)      | 5          | -0.181        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/D}                                            |
#  | ap_clk | -0.955 | 3.300       | -0.049 | 0.035       | 3.742          | 1.138                | 2.604              | 5            | 6          | 5 (*)      | 5 (*)      | -0.769        | -0.663        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R}                                                                                                  |
#  | ap_clk | -0.883 | 3.300       | -0.049 | 0.035       | 3.894          | 1.138                | 2.756              | 5            | 6          | 5 (*)      | 5 (*)      | -0.545        | -0.439        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE}                                                                                                 |
#  | ap_clk | -0.866 | 3.300       | -0.049 | 0.035       | 4.113          | 1.816                | 2.297              | 8            | 4          | 3 (*)      | 5          | -0.181        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/D}                                            |
#  | ap_clk | -0.864 | 3.300       | -0.049 | 0.035       | 4.109          | 1.816                | 2.293              | 8            | 4          | 3 (*)      | 5          | -0.183        | 0.945         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/D}                                            |
#  | ap_clk | -0.859 | 3.300       | -0.049 | 0.035       | 4.106          | 1.816                | 2.290              | 8            | 4          | 3 (*)      | 5          | -0.181        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT4(1) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/D}                                            |
#  | ap_clk | -0.769 | 3.300       | -0.049 | 0.035       | 4.014          | 2.204                | 1.810              | 8            | 4          | 2 (*)      | 5          | -0.571        | 0.945         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(3) LUT5(9) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D}    |
#  | ap_clk | -0.766 | 3.300       | -0.049 | 0.035       | 4.011          | 2.204                | 1.807              | 8            | 4          | 2 (*)      | 5          | -0.571        | 0.945         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(3) LUT5(9) LUT3(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/D}                                      |
#  | ap_clk | -0.766 | 3.300       | -0.049 | 0.035       | 4.014          | 2.087                | 1.927              | 7            | 4          | 2 (*)      | 5          | -0.451        | 0.948         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(3) LUT5(9) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/D}                                              |
#  | ap_clk | -0.764 | 3.300       | -0.049 | 0.035       | 4.011          | 2.204                | 1.807              | 8            | 4          | 2 (*)      | 5          | -0.569        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(3) LUT5(9) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D}                                                                                          |
#  | ap_clk | -0.751 | 3.300       | -0.049 | 0.035       | 3.798          | 1.138                | 2.660              | 5            | 6          | 5 (*)      | 5 (*)      | -0.509        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE}                                                                                                 |
#  | ap_clk | -0.751 | 3.300       | -0.049 | 0.035       | 3.798          | 1.138                | 2.660              | 5            | 6          | 5 (*)      | 5 (*)      | -0.509        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE}                                                                                                 |
#  | ap_clk | -0.743 | 3.300       | -0.049 | 0.035       | 3.990          | 1.972                | 2.018              | 7            | 4          | 3 (*)      | 5          | -0.337        | 0.947         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/D}                                   |
#  | ap_clk | -0.670 | 3.300       | -0.049 | 0.035       | 3.915          | 1.972                | 1.943              | 7            | 4          | 3 (*)      | 5          | -0.339        | 0.945         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT6(2) LUT6(16) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D} |
#  | ap_clk | -0.658 | 3.300       | -0.049 | 0.035       | 3.705          | 1.138                | 2.567              | 5            | 6          | 5 (*)      | 5 (*)      | -0.509        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE}                                                                                                 |
#  | ap_clk | -0.658 | 3.300       | -0.049 | 0.035       | 3.705          | 1.138                | 2.567              | 5            | 6          | 5 (*)      | 5 (*)      | -0.509        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE}                                                                                                 |
#  | ap_clk | -0.649 | 3.300       | -0.049 | 0.035       | 3.894          | 2.087                | 1.807              | 7            | 4          | 2 (*)      | 5          | -0.454        | 0.945         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(3) LUT5(9) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/D}                                            |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:21 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.138ns (30.411%)  route 2.604ns (69.589%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.218     3.993    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
    SLICE_X46Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.117 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, routed)           0.598     4.715    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y70         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 -1.050    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:21 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.138ns (30.411%)  route 2.604ns (69.589%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.218     3.993    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
    SLICE_X46Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.117 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, routed)           0.598     4.715    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y70         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 -1.050    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:21 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.138ns (30.896%)  route 2.545ns (69.104%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.218     3.993    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
    SLICE_X46Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.117 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, routed)           0.539     4.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 -0.991    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:21 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.138ns (30.896%)  route 2.545ns (69.104%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.218     3.993    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
    SLICE_X46Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.117 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, routed)           0.539     4.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 -0.991    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:22 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.955ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.138ns (30.411%)  route 2.604ns (69.589%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.218     3.993    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X46Y70                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
    SLICE_X46Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.117 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, routed)           0.598     4.715    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
    SLICE_X47Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X47Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X47Y70         FDRE (Setup_fdre_C_R)       -0.429     3.760    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          3.760    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 -0.955    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:22 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.138ns (29.225%)  route 2.756ns (70.775%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.387     4.163    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X47Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.287 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, routed)           0.580     4.867    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
    SLICE_X47Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X47Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X47Y70         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 -0.883    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:22 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.138ns (29.961%)  route 2.660ns (70.039%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.387     4.163    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X47Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.287 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, routed)           0.485     4.771    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y71         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 -0.751    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:22 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.138ns (29.961%)  route 2.660ns (70.039%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.387     4.163    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X47Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.287 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, routed)           0.485     4.771    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y71         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 -0.751    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:22 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.138ns (30.718%)  route 2.567ns (69.282%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.387     4.163    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X47Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.287 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, routed)           0.391     4.678    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y70         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 -0.658    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:22 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.138ns (30.718%)  route 2.567ns (69.282%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.387     4.163    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X47Y70                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.287 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, routed)           0.391     4.678    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y70         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 -0.658    






