#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 28 19:44:55 2022
# Process ID: 18160
# Current directory: /home/nanditha/Documents/vsd/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference
# Command line: vivado
# Log file: /home/nanditha/Documents/vsd/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/vivado.log
# Journal file: /home/nanditha/Documents/vsd/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nanditha/Documents/fpga/osfpga/vivado_run/project_counter/project_counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6578.914 ; gain = 123.949 ; free physical = 130 ; free virtual = 4651
update_compile_order -fileset sources_1
close_project
open_project /home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.srcs/sources_1/imports/post_synth/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.srcs/sources_1/imports/post_synth/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.srcs/sim_1/imports/post_synth/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 53d2373a9a6e4f8ba2dfb5df8b218a1a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 53d2373a9a6e4f8ba2dfb5df8b218a1a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpga_interconnect
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b1111111111111...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b01)
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0100010000000...
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110100000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110000000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b011011000)
Compiling module xil_defaultlib.adder(WIDTH=1'b1)
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.upcounter_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot upcounter_testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim/xsim.dir/upcounter_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim/xsim.dir/upcounter_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 28 19:48:57 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:07 . Memory (MB): peak = 395.668 ; gain = 0.000 ; free physical = 144 ; free virtual = 4575
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 28 19:48:57 2022...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 6675.789 ; gain = 0.000 ; free physical = 197 ; free virtual = 4628
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "upcounter_testbench_behav -key {Behavioral:sim_1:Functional:upcounter_testbench} -tclbatch {upcounter_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source upcounter_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'upcounter_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 6800.609 ; gain = 124.820 ; free physical = 147 ; free virtual = 4592
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6800.609 ; gain = 0.000 ; free physical = 214 ; free virtual = 4575
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.srcs/sources_1/imports/post_synth/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.srcs/sources_1/imports/post_synth/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.srcs/sim_1/imports/post_synth/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nanditha/Documents/fpga/osfpga/vivado_run/counter/counter.sim/sim_1/behav/xsim'
xelab -wto 53d2373a9a6e4f8ba2dfb5df8b218a1a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 53d2373a9a6e4f8ba2dfb5df8b218a1a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpga_interconnect
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b1111111111111...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b01)
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0100010000000...
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110100000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110000000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b011011000)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.upcounter_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot upcounter_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6808.609 ; gain = 8.000 ; free physical = 210 ; free virtual = 4571
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 19:58:56 2022...
