$date
	Sun Oct 23 04:03:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#428945
b11101 !
1"
#428946
b11101 &
b11101 %
1$
#428947
0"
#428950
b1011000 &
b1011000 %
#428954
b101100 &
b101100 %
#428958
b10110 &
b10110 %
#428962
b1011 &
b1011 %
#428966
b100010 &
b100010 %
#428970
b10001 &
b10001 %
#428974
b110100 &
b110100 %
#428978
b11010 &
b11010 %
#428982
b1101 &
b1101 %
#428986
b101000 &
b101000 %
#428990
b10100 &
b10100 %
#428994
b1010 &
b1010 %
#428998
b101 &
b101 %
#429002
b10000 &
b10000 %
#429006
b1000 &
b1000 %
#429010
b100 &
b100 %
#429014
b10 &
b10 %
#429018
b1 &
b1 %
1#
#429022
b0 &
0#
b0 %
0$
#1404180
b1 !
1"
#1404182
b1 &
b1 %
1$
#1404183
0"
#1404186
1#
#1404190
b0 &
0#
b0 %
0$
#2399176
b1000 !
1"
#2399178
b1000 &
b1000 %
1$
#2399179
0"
#2399182
b100 &
b100 %
#2399186
b10 &
b10 %
#2399190
b1 &
1#
b1 %
#2399194
b0 &
b0 %
0#
0$
#4500012
