5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd static2.vcd -o static2.cdd -v static2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" static2.v 1 19 1
2 1 5 120015 1 0 21004 0 0 1 16 0
2 2 5 b000e 1 0 21004 0 0 1 16 0
2 3 5 b0015 1 8 1044 1 2 1 26 1102
2 4 5 70007 0 1 1400 0 0 1 9 a
2 5 5 70015 1 35 6 3 4
2 6 6 120015 1 0 21008 0 0 1 20 1
2 7 6 b000e 1 0 21004 0 0 1 16 0
2 8 6 b0015 1 8 1084 6 7 1 26 102
2 9 6 70007 0 1 1400 0 0 1 9 b
2 10 6 70015 1 35 6 8 9
2 11 7 120015 1 0 21004 0 0 1 16 0
2 12 7 b000e 1 0 21008 0 0 1 20 1
2 13 7 b0015 1 8 1104 11 12 1 26 1002
2 14 7 70007 0 1 1400 0 0 1 9 c
2 15 7 70015 1 35 6 13 14
2 16 8 120015 1 0 21008 0 0 1 20 1
2 17 8 b000e 1 0 21008 0 0 1 20 1
2 18 8 b0015 1 8 1208 16 17 1 26 10002
2 19 8 70007 0 1 1400 0 0 1 9 d
2 20 8 70015 1 35 a 18 19
1 a 3 30009 1 0 0 0 1 25 2
1 b 3 3000c 1 0 0 0 1 25 2
1 c 3 3000f 1 0 0 0 1 25 2
1 d 3 30012 1 0 0 0 1 25 2
4 5 f 5 5
4 10 f 10 10
4 15 f 15 15
4 20 f 20 20
3 1 main.$u0 "main.$u0" static2.v 0 17 1
