#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Sep  7 14:31:45 2023
# Process ID: 15792
# Current directory: E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.runs/synth_1/Top.vds
# Journal file: E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 343.832 ; gain = 100.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_seg_controller' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegController.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_seg_converter' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegConverter.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_converter' (1#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegConverter.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_100Hz' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegClockDivider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_100Hz' (2#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegClockDivider.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_seg_display' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegDisplay.v:23]
INFO: [Synth 8-226] default block is never used [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegDisplay.v:34]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_display' (3#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegDisplay.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_controller' (4#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/SevenSegController.v:23]
INFO: [Synth 8-638] synthesizing module 'BSM' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/BSM.v:22]
INFO: [Synth 8-226] default block is never used [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/BSM.v:30]
INFO: [Synth 8-256] done synthesizing module 'BSM' (5#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/BSM.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_4Hz' [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/BtnClockDivider.v:22]
INFO: [Synth 8-256] done synthesizing module 'clk_4Hz' (6#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/BtnClockDivider.v:22]
INFO: [Synth 8-256] done synthesizing module 'Top' (7#1) [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 395.379 ; gain = 152.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 395.379 ; gain = 152.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/constrs_1/new/IO_ports.xdc]
Finished Parsing XDC File [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/constrs_1/new/IO_ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.srcs/constrs_1/new/IO_ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 722.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clkOut" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_100Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg_display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg_controller 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
Module clk_4Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "seg_ctrl/seg_clk_divider/clkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PBC_clk_divider/clkOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'seg_ctrl/nolabel_line36/an_reg[2]' (FDS) to 'seg_ctrl/nolabel_line36/an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_ctrl/nolabel_line36/an_reg[3] )
WARNING: [Synth 8-3332] Sequential element (seg_ctrl/nolabel_line36/an_reg[3]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 722.434 ; gain = 479.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |    19|
|7     |LUT5   |     2|
|8     |LUT6   |    15|
|9     |FDRE   |    65|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |   137|
|2     |  PBC_clk_divider      |clk_4Hz              |    42|
|3     |  button_state_machine |BSM                  |    33|
|4     |  seg_ctrl             |seven_seg_controller |    47|
|5     |    nolabel_line36     |seven_seg_display    |     5|
|6     |    seg_clk_divider    |clk_100Hz            |    35|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 739.645 ; gain = 169.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 739.645 ; gain = 496.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 739.645 ; gain = 509.215
INFO: [Common 17-1381] The checkpoint 'E:/Decimal_Pushbutton_Counter/Decimal_Pushbutton_Counter.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 739.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 14:32:27 2023...
