;Copyright (c) 2018, Tristan Mumford
;All rights reserved.
;
;Redistribution and use in source and binary forms, with or without
;modification, are permitted provided that the following conditions are met:
;
;1. Redistributions of source code must retain the above copyright notice, this
;   list of conditions and the following disclaimer.
;2. Redistributions in binary form must reproduce the above copyright notice,
;   this list of conditions and the following disclaimer in the documentation
;   and/or other materials provided with the distribution.
;
;THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
;ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
;WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
;DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
;ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
;(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
;LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
;ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
;(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
;SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;
;The views and conclusions contained in the software and documentation are those
;of the authors and should not be interpreted as representing official policies,
;either expressed or implied, of the RISC OS project.

;DE2.0. Registers based on H3 version

;DE       *    &01000000

DE_DISPLAY_SYSTEM    *    &000000
DE_RT_WB             *    &010000
DE_RT_MIXER0         *    &100000
DE_RT_MIXER1         *    &200000

;--Display system registers--

SCLK_GATE            *    &000
HCLK_GATE            *    &004
AHB_RESET            *    &008
SCLK_DIV             *    &00C
DE2TCON_MUX          *    &010

;--Frontend registers--

; http://linux-sunxi.org/Display_Controller_Register_Guide
;--Backend registers--
BE_RES0           *    &000
BE_MODE_CTL           *    &800
BE_COLOUR_CTL     *    &804
BE_DISP_SIZE      *    &808
BE_ERROR_CORRECTION           *    &80C
BE_LAYER0_SIZE       *    &810
BE_LAYER1_SIZE       *    &814
BE_LAYER2_SIZE       *    &818
BE_LAYER3_SIZE       *    &81C
BE_LAYER0_POS        *    &820
BE_LAYER1_POS        *    &824
BE_LAYER2_POS        *    &828
BE_LAYER3_POS        *    &82C
;... continue

;--LCD registers--

;--TVEC Registers--

;--HDMI Registers--



    END
