

================================================================
== Vivado HLS Report for 'U_drain_IO_L3_out'
================================================================
* Date:           Sat Jun 19 18:25:27 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      121|      253| 0.403 us | 0.843 us |  121|  253|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |      120|      252|  10 ~ 21 |          -|          -|      12|    no    |
        | + Loop 1.1  |        2|       13|         3|          1|          1| 1 ~ 12 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %U, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %U_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%U_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %U_offset)" [src/kernel_kernel.cpp:752]   --->   Operation 15 'read' 'U_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %U_offset_read, i32 2, i32 63)" [src/kernel_kernel.cpp:752]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln752_cast_i = zext i62 %tmp to i63" [src/kernel_kernel.cpp:752]   --->   Operation 17 'zext' 'zext_ln752_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %U, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_i = phi i4 [ %add_ln759_1, %1 ], [ -4, %entry ]" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 21 'phi' 'indvars_iv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_0102_0_i = phi i4 [ %c0_V, %1 ], [ 0, %entry ]"   --->   Operation 22 'phi' 'p_0102_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul_i = phi i8 [ %add_ln759, %1 ], [ 0, %entry ]" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 23 'phi' 'phi_mul_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.48ns)   --->   "%add_ln759 = add i8 %phi_mul_i, 13" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 24 'add' 'add_ln759' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln759 = icmp eq i4 %p_0102_0_i, -4" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 25 'icmp' 'icmp_ln759' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.33ns)   --->   "%c0_V = add i4 %p_0102_0_i, 1" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 27 'add' 'c0_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln759, label %.exit, label %.preheader.preheader.i" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.33ns)   --->   "%ret_V = sub i4 -5, %p_0102_0_i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 29 'sub' 'ret_V' <Predicate = (!icmp_ln759)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln769 = zext i8 %phi_mul_i to i63" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 30 'zext' 'zext_ln769' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln769 = add i63 %zext_ln752_cast_i, %zext_ln769" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 31 'add' 'add_ln769' <Predicate = (!icmp_ln759)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln769_1 = zext i63 %add_ln769 to i64" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 32 'zext' 'zext_ln769_1' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%U_addr = getelementptr float* %U, i64 %zext_ln769_1" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 33 'getelementptr' 'U_addr' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:777]   --->   Operation 34 'ret' <Predicate = (icmp_ln759)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_369 = zext i4 %ret_V to i32" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 35 'zext' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.43ns)   --->   "%U_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %U_addr, i32 %empty_369)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 36 'writereq' 'U_addr_i_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 37 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_op_assign_i = phi i4 [ %c3, %hls_label_2 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 38 'phi' 'i_op_assign_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 0)"   --->   Operation 39 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.65ns)   --->   "%icmp_ln764 = icmp eq i4 %i_op_assign_i, %indvars_iv_i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 40 'icmp' 'icmp_ln764' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.33ns)   --->   "%c3 = add i4 %i_op_assign_i, 1" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 41 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln764, label %1, label %hls_label_2" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 43 [1/1] (1.21ns)   --->   "%tmp_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:768->src/kernel_kernel.cpp:777]   --->   Operation 43 'read' 'tmp_2' <Predicate = (!icmp_ln764)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 44 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:765->src/kernel_kernel.cpp:777]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %U_addr, float %tmp_2, i4 -1)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 46 'write' <Predicate = (!icmp_ln764)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1_i)" [src/kernel_kernel.cpp:771->src/kernel_kernel.cpp:777]   --->   Operation 47 'specregionend' 'empty_371' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 48 'br' <Predicate = (!icmp_ln764)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.43>
ST_7 : Operation 49 [5/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 49 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [1/1] (0.33ns)   --->   "%add_ln759_1 = add i4 %indvars_iv_i, -1" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 50 'add' 'add_ln759_1' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.43>
ST_8 : Operation 51 [4/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 51 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 52 [3/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 52 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 53 [2/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 53 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 2.43>
ST_11 : Operation 54 [1/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 54 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read on port 'U_offset' (src/kernel_kernel.cpp:752) [7]  (1.22 ns)

 <State 2>: 0.825ns
The critical path consists of the following:
	'phi' operation ('phi_mul_i', src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777) with incoming values : ('add_ln759', src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777) [16]  (0 ns)
	'add' operation ('add_ln769', src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [25]  (0.825 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [29]  (2.43 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777) [32]  (0 ns)
	'icmp' operation ('icmp_ln764', src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777) [34]  (0.656 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_U_drain_local_in_V' (src/kernel_kernel.cpp:768->src/kernel_kernel.cpp:777) [40]  (1.22 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus write on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [41]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus access on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [45]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus access on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [45]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus access on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [45]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus access on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [45]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus access on port 'U' (src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777) [45]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
