{"Source Block": ["hdl/library/common/up_gt.v@343:353@HdlIdDef", "  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], "Clone Blocks": [["hdl/library/common/up_adc_common.v@188:198", "  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_axis_dma_rx.v@127:137", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_dac_common.v@188:198", "  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_gt.v@347:357", "  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // status inputs\n\n  assign up_rx_rst_done_s = & up_rx_rst_done;\n"], ["hdl/library/common/up_gt.v@342:352", "  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n"]], "Diff Content": {"Delete": [[348, "  wire            tx_sysref_s;\n"]], "Add": []}}