===== 506 SMP Simulator Configuration =====
L1_SIZE:			8192
L1_ASSOC:			8
L1_BLOCKSIZE:			64
NUMBER OF PROCESSORS:		4
COHERENCE PROTOCOL:		MSI
TRACE FILE:			./Validation_runs/canneal.04t.longTrace
===== Simulation results (Cache_0)      =====
01. number of reads:				112661
02. number of read misses:			9154
03. number of writes:				11942
04. number of write misses:			39
05. number of write backs:			896
06. number of invalid to exclusive (INV->EXC):	0
07. number of invalid to shared (INV->SHD):	9154
08. number of modified to shared (MOD->SHD):	18
09. number of exclusive to shared (EXC->SHD):	0
10. number of shared to modified (SHD->MOD):	938
11. number of invalid to modified (INV->MOD):	39
12. number of exclusive to modified (EXC->MOD):	0
13. number of owned to modified (OWN->MOD):	0
14. number of modified to owned (MOD->OWN):	0
15. number of cache to cache transfers:		0
16. number of interventions:			18
17. number of invalidations:			2004
18. number of flushes:				63
===== Simulation results (Cache_1)      =====
01. number of reads:				110830
02. number of read misses:			8961
03. number of writes:				11710
04. number of write misses:			41
05. number of write backs:			863
06. number of invalid to exclusive (INV->EXC):	0
07. number of invalid to shared (INV->SHD):	8961
08. number of modified to shared (MOD->SHD):	17
09. number of exclusive to shared (EXC->SHD):	0
10. number of shared to modified (SHD->MOD):	903
11. number of invalid to modified (INV->MOD):	41
12. number of exclusive to modified (EXC->MOD):	0
13. number of owned to modified (OWN->MOD):	0
14. number of modified to owned (MOD->OWN):	0
15. number of cache to cache transfers:		0
16. number of interventions:			17
17. number of invalidations:			2025
18. number of flushes:				62
===== Simulation results (Cache_2)      =====
01. number of reads:				114938
02. number of read misses:			8961
03. number of writes:				12383
04. number of write misses:			42
05. number of write backs:			880
06. number of invalid to exclusive (INV->EXC):	0
07. number of invalid to shared (INV->SHD):	8961
08. number of modified to shared (MOD->SHD):	26
09. number of exclusive to shared (EXC->SHD):	0
10. number of shared to modified (SHD->MOD):	918
11. number of invalid to modified (INV->MOD):	42
12. number of exclusive to modified (EXC->MOD):	0
13. number of owned to modified (OWN->MOD):	0
14. number of modified to owned (MOD->OWN):	0
15. number of cache to cache transfers:		0
16. number of interventions:			26
17. number of invalidations:			1997
18. number of flushes:				65
===== Simulation results (Cache_3)      =====
01. number of reads:				113428
02. number of read misses:			9057
03. number of writes:				12108
04. number of write misses:			39
05. number of write backs:			869
06. number of invalid to exclusive (INV->EXC):	0
07. number of invalid to shared (INV->SHD):	9057
08. number of modified to shared (MOD->SHD):	41
09. number of exclusive to shared (EXC->SHD):	0
10. number of shared to modified (SHD->MOD):	914
11. number of invalid to modified (INV->MOD):	39
12. number of exclusive to modified (EXC->MOD):	0
13. number of owned to modified (OWN->MOD):	0
14. number of modified to owned (MOD->OWN):	0
15. number of cache to cache transfers:		0
16. number of interventions:			41
17. number of invalidations:			2007
18. number of flushes:				66
