#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001e43d1dc1b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e43d1da450 .scope module, "tb" "tb" 3 25;
 .timescale -12 -12;
L_000001e43d0ffcc0 .functor NOT 1, L_000001e43d15b210, C4<0>, C4<0>, C4<0>;
L_000001e43d100580 .functor XOR 32, L_000001e43d0efa80, L_000001e43d15b530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e43d0ffe10 .functor XOR 32, L_000001e43d100580, L_000001e43d159ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e43d0efc60_0 .net *"_ivl_10", 31 0, L_000001e43d159ff0;  1 drivers
v000001e43d0efda0_0 .net *"_ivl_12", 31 0, L_000001e43d0ffe10;  1 drivers
v000001e43d0efd00_0 .net *"_ivl_2", 31 0, L_000001e43d0ef9e0;  1 drivers
v000001e43d0efe40_0 .net *"_ivl_4", 31 0, L_000001e43d0efa80;  1 drivers
v000001e43d0f0020_0 .net *"_ivl_6", 31 0, L_000001e43d15b530;  1 drivers
v000001e43d0ef800_0 .net *"_ivl_8", 31 0, L_000001e43d100580;  1 drivers
v000001e43d0f0520_0 .var "clk", 0 0;
v000001e43d0f0480_0 .net "q_dut", 31 0, v000001e43d0ef940_0;  1 drivers
v000001e43d0f02a0_0 .net "q_ref", 31 0, v000001e43d0f05c0_0;  1 drivers
v000001e43d0f00c0_0 .net "reset", 0 0, v000001e43d0efee0_0;  1 drivers
v000001e43d0f03e0_0 .var/2u "stats1", 159 0;
v000001e43d0f0160_0 .var/2u "strobe", 0 0;
v000001e43d0f0200_0 .net "tb_match", 0 0, L_000001e43d15b210;  1 drivers
v000001e43d0ef8a0_0 .net "tb_mismatch", 0 0, L_000001e43d0ffcc0;  1 drivers
L_000001e43d0ef9e0 .concat [ 32 0 0 0], v000001e43d0f05c0_0;
L_000001e43d0efa80 .concat [ 32 0 0 0], v000001e43d0f05c0_0;
L_000001e43d15b530 .concat [ 32 0 0 0], v000001e43d0ef940_0;
L_000001e43d159ff0 .concat [ 32 0 0 0], v000001e43d0f05c0_0;
L_000001e43d15b210 .cmp/eeq 32, L_000001e43d0ef9e0, L_000001e43d0ffe10;
S_000001e43d1da5e0 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_000001e43d1da450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "q";
v000001e43d0eff80_0 .net "clk", 0 0, v000001e43d0f0520_0;  1 drivers
v000001e43d0f05c0_0 .var "q", 31 0;
v000001e43d0efb20_0 .var "q_next", 31 0;
v000001e43d0efbc0_0 .net "reset", 0 0, v000001e43d0efee0_0;  alias, 1 drivers
E_000001e43d108ed0 .event posedge, v000001e43d0eff80_0;
E_000001e43d1084d0 .event edge, v000001e43d0f05c0_0;
S_000001e43d0f6f80 .scope module, "stim1" "stimulus_gen" 3 60, 3 6 0, S_000001e43d1da450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v000001e43d0f0340_0 .net "clk", 0 0, v000001e43d0f0520_0;  alias, 1 drivers
v000001e43d0efee0_0 .var "reset", 0 0;
E_000001e43d108c50/0 .event negedge, v000001e43d0eff80_0;
E_000001e43d108c50/1 .event posedge, v000001e43d0eff80_0;
E_000001e43d108c50 .event/or E_000001e43d108c50/0, E_000001e43d108c50/1;
S_000001e43d0f7110 .scope module, "top_module1" "TopModule" 3 69, 5 3 0, S_000001e43d1da450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "q";
v000001e43d0f0660_0 .net "clk", 0 0, v000001e43d0f0520_0;  alias, 1 drivers
v000001e43d0ef940_0 .var "q", 31 0;
v000001e43d0f0700_0 .net "reset", 0 0, v000001e43d0efee0_0;  alias, 1 drivers
E_000001e43d108a90 .event posedge, v000001e43d0efbc0_0, v000001e43d0eff80_0;
S_000001e43d0f72a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_000001e43d1da450;
 .timescale -12 -12;
E_000001e43d108950 .event edge, v000001e43d0f0160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001e43d0f0160_0;
    %nor/r;
    %assign/vec4 v000001e43d0f0160_0, 0;
    %wait E_000001e43d108950;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e43d0f6f80;
T_1 ;
    %pushi/vec4 400, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e43d108c50;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001e43d0efee0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %wait E_000001e43d108ed0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e43d0efee0_0, 0;
    %pushi/vec4 200000, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e43d108ed0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e43d0efee0_0, 0;
    %pushi/vec4 5, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e43d108ed0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e43d1da5e0;
T_2 ;
    %wait E_000001e43d1084d0;
    %load/vec4 v000001e43d0f05c0_0;
    %parti/s 31, 1, 2;
    %pad/u 32;
    %store/vec4 v000001e43d0efb20_0, 0, 32;
    %load/vec4 v000001e43d0f05c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0efb20_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed ^= operand
    %load/vec4 v000001e43d0efb20_0;
    %pushi/vec4 21, 0, 32;
    %part/u 1;
    %load/vec4 v000001e43d0f05c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0efb20_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed ^= operand
    %load/vec4 v000001e43d0efb20_0;
    %pushi/vec4 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001e43d0f05c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0efb20_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed ^= operand
    %load/vec4 v000001e43d0efb20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 1;
    %load/vec4 v000001e43d0f05c0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0efb20_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e43d1da5e0;
T_3 ;
    %wait E_000001e43d108ed0;
    %load/vec4 v000001e43d0efbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e43d0f05c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e43d0efb20_0;
    %assign/vec4 v000001e43d0f05c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e43d0f7110;
T_4 ;
    %wait E_000001e43d108a90;
    %load/vec4 v000001e43d0f0700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e43d0ef940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e43d0ef940_0;
    %parti/s 31, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e43d0ef940_0, 4, 5;
    %load/vec4 v000001e43d0ef940_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001e43d0ef940_0;
    %parti/s 1, 21, 6;
    %xor;
    %load/vec4 v000001e43d0ef940_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v000001e43d0ef940_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e43d0ef940_0, 4, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e43d1da450;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e43d0f0520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e43d0f0160_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001e43d1da450;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001e43d0f0520_0;
    %inv;
    %store/vec4 v000001e43d0f0520_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001e43d1da450;
T_7 ;
    %vpi_call/w 3 52 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000001, v000001e43d0f0340_0, v000001e43d0ef8a0_0, v000001e43d0f0520_0, v000001e43d0f00c0_0, v000001e43d0f02a0_0, v000001e43d0f0480_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001e43d1da450;
T_8 ;
    %load/vec4 v000001e43d0f03e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001e43d0f03e0_0, 64, 32>, &PV<v000001e43d0f03e0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001e43d0f03e0_0, 128, 32>, &PV<v000001e43d0f03e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", &PV<v000001e43d0f03e0_0, 128, 32>, &PV<v000001e43d0f03e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_000001e43d1da450;
T_9 ;
    %wait E_000001e43d108c50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e43d0f03e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0f03e0_0, 4, 32;
    %load/vec4 v000001e43d0f0200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001e43d0f03e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0f03e0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e43d0f03e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0f03e0_0, 4, 32;
T_9.0 ;
    %load/vec4 v000001e43d0f02a0_0;
    %load/vec4 v000001e43d0f02a0_0;
    %load/vec4 v000001e43d0f0480_0;
    %xor;
    %load/vec4 v000001e43d0f02a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000001e43d0f03e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0f03e0_0, 4, 32;
T_9.6 ;
    %load/vec4 v000001e43d0f03e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e43d0f03e0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e43d1da450;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 113 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob082_lfsr32_test.sv";
    "dataset_code-complete-iccad2023/Prob082_lfsr32_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob082_lfsr32/Prob082_lfsr32_sample01.sv";
