// Seed: 1972504993
module module_0 #(
    parameter id_7 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wor id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, _id_7, id_8, id_9;
  assign id_3 = -1;
  logic [!  (  id_7  ) : (  {  1  ==  1  ,  1  ,  -1  ,  -1  }  )] id_10;
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    logic id_11
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12
  );
endmodule
