// Seed: 3544717761
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  wire  id_3;
  assign id_2 = id_1;
  logic
      id_4 = (-1 == $realtime * 1 + id_3 ? id_1 : id_1),
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14;
  always_comb @(-1) id_9 = 1'b0;
  always force id_14 = 1;
  wire id_15;
endmodule
module module_1 #(
    parameter id_6 = 32'd56,
    parameter id_7 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  input wire _id_7;
  inout wire _id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_4 = 0;
  output wire id_1;
  wire [id_7 : id_6] id_8;
endmodule
