git clone --depth 1 --no-tags https://github.com/kiarashplusplus/digital_death.git f:/verilog_sva_gh_scraper/data/full_repos/6256227
git clone --depth 1 --no-tags https://github.com/DanielJWood/highcharts_tests.git f:/verilog_sva_gh_scraper/data/full_repos/11593027
git clone --depth 1 --no-tags https://github.com/swarren/nclug-fpgas.git f:/verilog_sva_gh_scraper/data/full_repos/12126867
git clone --depth 1 --no-tags https://github.com/flexSD/flexSD.git f:/verilog_sva_gh_scraper/data/full_repos/7745183
git clone --depth 1 --no-tags https://github.com/cglong/CS-3220-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/8529849
git clone --depth 1 --no-tags https://github.com/chrismin1202/CS3220_GPU.git f:/verilog_sva_gh_scraper/data/full_repos/9458132
git clone --depth 1 --no-tags https://github.com/simonque/duinocube-core.git f:/verilog_sva_gh_scraper/data/full_repos/9705033
git clone --depth 1 --no-tags https://github.com/hellamps/bt656vga-de0.git f:/verilog_sva_gh_scraper/data/full_repos/6331982
git clone --depth 1 --no-tags https://github.com/fanchylee/2011-China-Electronics-Design-Contest-Code-for-the-E-problem.git f:/verilog_sva_gh_scraper/data/full_repos/3959275
git clone --depth 1 --no-tags https://github.com/rick2047/3-Bit-Serial-Sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/3970893
git clone --depth 1 --no-tags https://github.com/alexbudy/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/7461253
git clone --depth 1 --no-tags https://github.com/jwbowman/ece520-project.git f:/verilog_sva_gh_scraper/data/full_repos/7714017
git clone --depth 1 --no-tags https://github.com/asksharan/git_training.git f:/verilog_sva_gh_scraper/data/full_repos/12315207
git clone --depth 1 --no-tags https://github.com/IdleLogic/SparkFun_LCD16x2_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/12370583
git clone --depth 1 --no-tags https://github.com/ptracton/sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/3500935
git clone --depth 1 --no-tags https://github.com/nekromant/rsensor.git f:/verilog_sva_gh_scraper/data/full_repos/6887565
git clone --depth 1 --no-tags https://github.com/cglong/CS-3220-HW4.git f:/verilog_sva_gh_scraper/data/full_repos/8319608
git clone --depth 1 --no-tags https://github.com/silbak04/EECE6017C.git f:/verilog_sva_gh_scraper/data/full_repos/5825226
git clone --depth 1 --no-tags https://github.com/redfern314/MIPS-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/6449563
git clone --depth 1 --no-tags https://github.com/RMKD/processor_sharing.git f:/verilog_sva_gh_scraper/data/full_repos/6515712
git clone --depth 1 --no-tags https://github.com/cmurphy23/project.git f:/verilog_sva_gh_scraper/data/full_repos/8463513
git clone --depth 1 --no-tags https://github.com/tweakoz/tozPU.git f:/verilog_sva_gh_scraper/data/full_repos/8529241
git clone --depth 1 --no-tags https://github.com/kitlaan/mojo-ledsweep.git f:/verilog_sva_gh_scraper/data/full_repos/9840258
git clone --depth 1 --no-tags https://github.com/lizhizhou/mse.git f:/verilog_sva_gh_scraper/data/full_repos/10635755
git clone --depth 1 --no-tags https://github.com/lrank/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/10497402
git clone --depth 1 --no-tags https://github.com/bobchennan/OOXX_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/10502208
git clone --depth 1 --no-tags https://github.com/JPTrey/Pieces-for-10-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/9353254
git clone --depth 1 --no-tags https://github.com/tommywagner/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/9382189
git clone --depth 1 --no-tags https://github.com/dmonopoly/morse-code-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/9405581
git clone --depth 1 --no-tags https://github.com/christianlego/legocar.git f:/verilog_sva_gh_scraper/data/full_repos/9498324
git clone --depth 1 --no-tags https://github.com/realn0whereman/TermProject7290.git f:/verilog_sva_gh_scraper/data/full_repos/8567654
git clone --depth 1 --no-tags https://github.com/peschuster/hdl-lab.git f:/verilog_sva_gh_scraper/data/full_repos/11985045
git clone --depth 1 --no-tags https://github.com/machinaut/lc3b.git f:/verilog_sva_gh_scraper/data/full_repos/11758001
git clone --depth 1 --no-tags https://github.com/rsavitski/local-DSD-2.git f:/verilog_sva_gh_scraper/data/full_repos/8823267
git clone --depth 1 --no-tags https://github.com/lucaslt89/pipeline_vFiles.git f:/verilog_sva_gh_scraper/data/full_repos/9107849
git clone --depth 1 --no-tags https://github.com/MartinRuan/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/9862658
git clone --depth 1 --no-tags https://github.com/nyaxt/serialtest.git f:/verilog_sva_gh_scraper/data/full_repos/9885999
git clone --depth 1 --no-tags https://github.com/kitlaan/mojo-empty.git f:/verilog_sva_gh_scraper/data/full_repos/9838090
git clone --depth 1 --no-tags https://github.com/gerow/multicycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/8744230
git clone --depth 1 --no-tags https://github.com/hchunhui/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/11245072
git clone --depth 1 --no-tags https://github.com/gonzoua/verilog-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/7868324
git clone --depth 1 --no-tags https://github.com/maxmiaggi/city-traffic-control.git f:/verilog_sva_gh_scraper/data/full_repos/8251221
git clone --depth 1 --no-tags https://github.com/Zubrum/JY-MCU-Verilog-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/6629062
git clone --depth 1 --no-tags https://github.com/ks07/Courseworks.git f:/verilog_sva_gh_scraper/data/full_repos/6353346
git clone --depth 1 --no-tags https://github.com/matthewcarr/systems-project-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/5952222
git clone --depth 1 --no-tags https://github.com/fortylines/eseg.git f:/verilog_sva_gh_scraper/data/full_repos/5664271
git clone --depth 1 --no-tags https://github.com/wonjsohn/autoscript.git f:/verilog_sva_gh_scraper/data/full_repos/8662489
git clone --depth 1 --no-tags https://github.com/aurabindo/aura-soc.git f:/verilog_sva_gh_scraper/data/full_repos/7747354
git clone --depth 1 --no-tags https://github.com/jnwng/141L.git f:/verilog_sva_gh_scraper/data/full_repos/7985816
git clone --depth 1 --no-tags https://github.com/ethanmys/ponggame.git f:/verilog_sva_gh_scraper/data/full_repos/8990397
git clone --depth 1 --no-tags https://github.com/rAm1n/verilog-hw.git f:/verilog_sva_gh_scraper/data/full_repos/11455462
git clone --depth 1 --no-tags https://github.com/anirudhSK/hardware-aqm.git f:/verilog_sva_gh_scraper/data/full_repos/11462379
git clone --depth 1 --no-tags https://github.com/byingyang/mojo-base.git f:/verilog_sva_gh_scraper/data/full_repos/9677668
git clone --depth 1 --no-tags https://github.com/chaimleib/UARTnumEcho.git f:/verilog_sva_gh_scraper/data/full_repos/9803323
git clone --depth 1 --no-tags https://github.com/chaimleib/dviDemo.git f:/verilog_sva_gh_scraper/data/full_repos/9496665
git clone --depth 1 --no-tags https://github.com/k-mats/Mojo-Test-Project.git f:/verilog_sva_gh_scraper/data/full_repos/10158680
git clone --depth 1 --no-tags https://github.com/kazuochi/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/8308043
git clone --depth 1 --no-tags https://github.com/itiut/FPGA-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/7613491
git clone --depth 1 --no-tags https://github.com/franklin373/hello_mini_soc.git f:/verilog_sva_gh_scraper/data/full_repos/10577957
git clone --depth 1 --no-tags https://github.com/pkpio/SIRC_HW_Xilinx_ML605_Software_PUF.git f:/verilog_sva_gh_scraper/data/full_repos/10741912
git clone --depth 1 --no-tags https://github.com/Zubrum/UART-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/6737924
git clone --depth 1 --no-tags https://github.com/lmqlrj/su51e8gf.git f:/verilog_sva_gh_scraper/data/full_repos/6529379
git clone --depth 1 --no-tags https://github.com/hastech78/mygit.git f:/verilog_sva_gh_scraper/data/full_repos/5600274
git clone --depth 1 --no-tags https://github.com/ChristinaSmith/mm705_v6.git f:/verilog_sva_gh_scraper/data/full_repos/7054981
git clone --depth 1 --no-tags https://github.com/Spkordell/FPGAANN.git f:/verilog_sva_gh_scraper/data/full_repos/6312323
git clone --depth 1 --no-tags https://github.com/Daryl-Gan/WB_Project.git f:/verilog_sva_gh_scraper/data/full_repos/6433047
git clone --depth 1 --no-tags https://github.com/UltraCoderRU/Arkanoid2PDE1.git f:/verilog_sva_gh_scraper/data/full_repos/4395844
git clone --depth 1 --no-tags https://github.com/ledyba/TD4_for_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/4847981
git clone --depth 1 --no-tags https://github.com/rattboi/0xBEEFA55.git f:/verilog_sva_gh_scraper/data/full_repos/10593461
git clone --depth 1 --no-tags https://github.com/chenyushe/FYP2013.git f:/verilog_sva_gh_scraper/data/full_repos/10763219
git clone --depth 1 --no-tags https://github.com/ottocode/archives.git f:/verilog_sva_gh_scraper/data/full_repos/11359332
git clone --depth 1 --no-tags https://github.com/ddle/ECE540EmbeddedSystem.git f:/verilog_sva_gh_scraper/data/full_repos/6165155
git clone --depth 1 --no-tags https://github.com/samxue/test.git f:/verilog_sva_gh_scraper/data/full_repos/8826807
git clone --depth 1 --no-tags https://github.com/Proto-Nova/eece444-video-card.git f:/verilog_sva_gh_scraper/data/full_repos/8998144
git clone --depth 1 --no-tags https://github.com/DayUpWoniu/UHD_FPGA_ML605.git f:/verilog_sva_gh_scraper/data/full_repos/7861300
git clone --depth 1 --no-tags https://github.com/DayUpWoniu/uhd_examples.git f:/verilog_sva_gh_scraper/data/full_repos/7861326
git clone --depth 1 --no-tags https://github.com/boncul/Say_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/7397678
git clone --depth 1 --no-tags https://github.com/DayUpWoniu/orpsoc_xupv5.git f:/verilog_sva_gh_scraper/data/full_repos/7852956
git clone --depth 1 --no-tags https://github.com/justocb/Source.git f:/verilog_sva_gh_scraper/data/full_repos/9690407
git clone --depth 1 --no-tags https://github.com/calissile/statemachine-reducestate.git f:/verilog_sva_gh_scraper/data/full_repos/9721813
git clone --depth 1 --no-tags https://github.com/zhaojinghua/checkpoint1_sent.git f:/verilog_sva_gh_scraper/data/full_repos/10182309
git clone --depth 1 --no-tags https://github.com/dggetsii/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/6568770
git clone --depth 1 --no-tags https://github.com/ethanmys/FIFO-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/7245475
git clone --depth 1 --no-tags https://github.com/ghandel/CS_552_Project.git f:/verilog_sva_gh_scraper/data/full_repos/8679028
git clone --depth 1 --no-tags https://github.com/cbl709/cores-switch.git f:/verilog_sva_gh_scraper/data/full_repos/8622191
git clone --depth 1 --no-tags https://github.com/chaimleib/dviText.git f:/verilog_sva_gh_scraper/data/full_repos/9634641
git clone --depth 1 --no-tags https://github.com/chessami92/ceen3100-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/5681726
git clone --depth 1 --no-tags https://github.com/normansaez/SD-stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/5758397
git clone --depth 1 --no-tags https://github.com/mcooganj/vimHelpers.git f:/verilog_sva_gh_scraper/data/full_repos/6056795
git clone --depth 1 --no-tags https://github.com/rcastle/verilog_lfsr.git f:/verilog_sva_gh_scraper/data/full_repos/5994971
git clone --depth 1 --no-tags https://github.com/ChristinaSmith/mm705_v3.git f:/verilog_sva_gh_scraper/data/full_repos/6601499
git clone --depth 1 --no-tags https://github.com/anurag6892/MIPS_GF2.git f:/verilog_sva_gh_scraper/data/full_repos/7402127
git clone --depth 1 --no-tags https://github.com/strokyl/insasheep.git f:/verilog_sva_gh_scraper/data/full_repos/7152766
git clone --depth 1 --no-tags https://github.com/Spectatr/Verilog_Microprocessor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/7175243
git clone --depth 1 --no-tags https://github.com/pg1770/verilog-pong-game.git f:/verilog_sva_gh_scraper/data/full_repos/8436621
git clone --depth 1 --no-tags https://github.com/TechplexEngineer/ECE275.git f:/verilog_sva_gh_scraper/data/full_repos/6933907
git clone --depth 1 --no-tags https://github.com/starbops/fpga_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/4653210
git clone --depth 1 --no-tags https://github.com/skmp/hsgr-vga_out.git f:/verilog_sva_gh_scraper/data/full_repos/10630161
git clone --depth 1 --no-tags https://github.com/cslotterback/MIPS_Single_Cycle_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/11571827
git clone --depth 1 --no-tags https://github.com/aurabindo/aura-vespa.git f:/verilog_sva_gh_scraper/data/full_repos/10581130
