#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 29 12:26:50 2021
# Process ID: 10972
# Current directory: F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.runs/synth_1/main.vds
# Journal file: F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 355.953 ; gain = 99.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/main.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Debounce.v:23]
WARNING: [Synth 8-5788] Register A_reg in module Debounce is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Debounce.v:29]
WARNING: [Synth 8-5788] Register B_reg in module Debounce is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Debounce.v:30]
WARNING: [Synth 8-5788] Register C_reg in module Debounce is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Debounce.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (2#1) [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'Lock_FSM' [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Lock_FSM.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter E1 bound to: 4'b0101 
	Parameter E2 bound to: 4'b0110 
	Parameter E3 bound to: 4'b0111 
	Parameter E4 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'Lock_FSM' (3#1) [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Lock_FSM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/main.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 410.707 ; gain = 153.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 410.707 ; gain = 153.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 410.707 ; gain = 153.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'mainClk'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in0'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'error'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in1'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'open'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in1'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in0'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'open'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'error'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mainClk'. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/constrs_1/new/lock_fsm_cons.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 748.703 ; gain = 0.363
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 748.703 ; gain = 491.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 748.703 ; gain = 491.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 748.703 ; gain = 491.785
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "A" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Lock_FSM'
INFO: [Synth 8-5544] ROM "Incorrect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Correct" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                             0000 |                             0000
                      S1 |                             0001 |                             0001
                      S2 |                             0010 |                             0010
                      S3 |                             0011 |                             0011
                      S4 |                             0100 |                             0100
                      E1 |                             0101 |                             0101
                      E2 |                             0110 |                             0110
                      E3 |                             0111 |                             0111
                      E4 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Lock_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 748.703 ; gain = 491.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Lock_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 748.703 ; gain = 491.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 765.988 ; gain = 509.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 765.988 ; gain = 509.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     2|
|8     |FDCE   |    26|
|9     |IBUF   |     4|
|10    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    47|
|2     |  CLK1   |clk_div  |    25|
|3     |  DEB1   |Debounce |     5|
|4     |  FSM1   |Lock_FSM |    10|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 775.520 ; gain = 518.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 775.520 ; gain = 180.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 775.520 ; gain = 518.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 16 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:28 . Memory (MB): peak = 787.113 ; gain = 543.066
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 787.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 29 12:28:25 2021...
