// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pooling2d_large_cl_nopad_pad_me_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_pp0_stage0 = 9'd4;
parameter    ap_ST_fsm_state6 = 9'd8;
parameter    ap_ST_fsm_state7 = 9'd16;
parameter    ap_ST_fsm_pp1_stage0 = 9'd32;
parameter    ap_ST_fsm_state11 = 9'd64;
parameter    ap_ST_fsm_pp2_stage0 = 9'd128;
parameter    ap_ST_fsm_state19 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [31:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln479_reg_459;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln495_reg_506;
reg    ap_enable_reg_pp2_iter4;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln500_reg_520;
reg   [0:0] icmp_ln500_reg_520_pp2_iter3_reg;
reg    res_V_V_blk_n;
reg    ap_enable_reg_pp2_iter6;
reg   [0:0] icmp_ln500_reg_520_pp2_iter5_reg;
reg   [9:0] indvar_flatten_reg_173;
reg   [6:0] j_0_reg_184;
reg   [3:0] k_0_reg_195;
reg   [3:0] k9_0_reg_218;
reg   [3:0] k9_0_reg_218_pp1_iter1_reg;
wire    ap_block_state8_pp1_stage0_iter0;
reg    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_state10_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [3:0] k10_0_reg_230;
reg   [3:0] k10_0_reg_230_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state12_pp2_stage0_iter0;
wire    ap_block_state13_pp2_stage0_iter1;
wire    ap_block_state14_pp2_stage0_iter2;
wire    ap_block_state15_pp2_stage0_iter3;
reg    ap_block_state16_pp2_stage0_iter4;
wire    ap_block_state17_pp2_stage0_iter5;
reg    ap_block_state18_pp2_stage0_iter6;
reg    ap_block_pp2_stage0_11001;
reg   [31:0] reg_242;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln477_fu_249_p2;
wire    ap_CS_fsm_state2;
wire   [5:0] i_fu_255_p2;
reg   [5:0] i_reg_454;
wire   [0:0] icmp_ln479_fu_261_p2;
wire   [9:0] add_ln479_fu_267_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] select_ln203_fu_285_p3;
reg   [3:0] select_ln203_reg_468;
wire   [6:0] select_ln203_2_fu_293_p3;
reg   [6:0] select_ln203_2_reg_473;
wire   [0:0] trunc_ln203_fu_301_p1;
reg   [0:0] trunc_ln203_reg_478;
reg   [0:0] trunc_ln203_reg_478_pp0_iter1_reg;
reg   [5:0] zext_ln203_mid2_v_reg_482;
wire   [3:0] k_fu_315_p2;
wire   [9:0] add_ln203_fu_335_p2;
reg   [9:0] add_ln203_reg_492;
wire   [0:0] icmp_ln494_fu_346_p2;
wire    ap_CS_fsm_state7;
wire   [5:0] j_24_fu_352_p2;
reg   [5:0] j_24_reg_501;
wire   [0:0] icmp_ln495_fu_358_p2;
reg   [0:0] icmp_ln495_reg_506_pp1_iter1_reg;
wire   [3:0] k_3_fu_364_p2;
reg   [3:0] k_3_reg_510;
reg    ap_enable_reg_pp1_iter0;
wire   [9:0] zext_ln500_fu_383_p1;
reg   [9:0] zext_ln500_reg_515;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln500_fu_387_p2;
reg   [0:0] icmp_ln500_reg_520_pp2_iter1_reg;
reg   [0:0] icmp_ln500_reg_520_pp2_iter2_reg;
reg   [0:0] icmp_ln500_reg_520_pp2_iter4_reg;
wire   [3:0] k_4_fu_393_p2;
reg   [3:0] k_4_reg_524;
reg    ap_enable_reg_pp2_iter0;
wire   [9:0] add_ln203_2_fu_403_p2;
reg   [9:0] add_ln203_2_reg_529;
wire   [31:0] memory1_0_V_q0;
reg   [31:0] max_V_reg_544;
reg    ap_enable_reg_pp2_iter2;
wire   [31:0] memory1_1_V_q0;
reg   [31:0] pool_1_V_reg_550;
wire   [31:0] memory2_V_q0;
reg   [31:0] pool_2_V_reg_561;
reg    ap_enable_reg_pp2_iter3;
wire   [31:0] select_ln510_fu_422_p3;
reg   [31:0] select_ln510_reg_567;
wire   [31:0] select_ln510_3_fu_432_p3;
reg   [31:0] select_ln510_3_reg_573;
wire   [31:0] tmp_V_fu_443_p3;
reg   [31:0] tmp_V_reg_579;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg    ap_enable_reg_pp1_iter2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state12;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter5;
reg   [7:0] memory1_0_V_address0;
reg    memory1_0_V_ce0;
reg    memory1_0_V_we0;
reg   [7:0] memory1_1_V_address0;
reg    memory1_1_V_ce0;
reg    memory1_1_V_we0;
reg   [2:0] memory2_V_address0;
reg    memory2_V_ce0;
reg    memory2_V_we0;
reg   [5:0] i_0_reg_162;
reg    ap_block_state1;
reg   [6:0] ap_phi_mux_j_0_phi_fu_188_p4;
reg   [5:0] j8_0_reg_206;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state6;
reg   [3:0] ap_phi_mux_k9_0_phi_fu_222_p4;
reg   [3:0] ap_phi_mux_k10_0_phi_fu_234_p4;
wire   [63:0] zext_ln203_4_fu_341_p1;
wire   [63:0] zext_ln498_fu_370_p1;
wire   [63:0] zext_ln203_6_fu_408_p1;
wire   [63:0] zext_ln502_fu_413_p1;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] icmp_ln480_fu_279_p2;
wire   [6:0] j_fu_273_p2;
wire   [8:0] tmp_3_fu_321_p3;
wire   [9:0] zext_ln480_fu_328_p1;
wire   [9:0] zext_ln203_fu_332_p1;
wire   [8:0] tmp_4_fu_375_p3;
wire   [9:0] zext_ln203_5_fu_399_p1;
wire   [0:0] icmp_ln1494_fu_418_p2;
wire   [0:0] icmp_ln1494_1_fu_428_p2;
wire   [0:0] icmp_ln1494_2_fu_438_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
end

pooling2d_large_cl_nopad_pad_me_3_memory1_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
memory1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(memory1_0_V_address0),
    .ce0(memory1_0_V_ce0),
    .we0(memory1_0_V_we0),
    .d0(reg_242),
    .q0(memory1_0_V_q0)
);

pooling2d_large_cl_nopad_pad_me_3_memory1_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
memory1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(memory1_1_V_address0),
    .ce0(memory1_1_V_ce0),
    .we0(memory1_1_V_we0),
    .d0(reg_242),
    .q0(memory1_1_V_q0)
);

pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6jbC #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
memory2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(memory2_V_address0),
    .ce0(memory2_V_ce0),
    .we0(memory2_V_we0),
    .d0(reg_242),
    .q0(memory2_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln477_fu_249_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln477_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln477_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln494_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state8)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if (((icmp_ln494_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state12)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state12);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln494_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_0_reg_162 <= i_reg_454;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_162 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln477_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_173 <= 10'd0;
    end else if (((icmp_ln479_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_173 <= add_ln479_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j8_0_reg_206 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        j8_0_reg_206 <= j_24_reg_501;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln477_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_184 <= 7'd0;
    end else if (((icmp_ln479_reg_459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_0_reg_184 <= select_ln203_2_reg_473;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        k10_0_reg_230 <= 4'd0;
    end else if (((icmp_ln500_reg_520 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        k10_0_reg_230 <= k_4_reg_524;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln494_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        k9_0_reg_218 <= 4'd0;
    end else if (((icmp_ln495_reg_506 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k9_0_reg_218 <= k_3_reg_510;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln477_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_0_reg_195 <= 4'd0;
    end else if (((icmp_ln479_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_0_reg_195 <= k_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_fu_387_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln203_2_reg_529 <= add_ln203_2_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln479_reg_459 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln203_reg_492 <= add_ln203_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_454 <= i_fu_255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln479_reg_459 <= icmp_ln479_fu_261_p2;
        trunc_ln203_reg_478_pp0_iter1_reg <= trunc_ln203_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln495_reg_506 <= icmp_ln495_fu_358_p2;
        icmp_ln495_reg_506_pp1_iter1_reg <= icmp_ln495_reg_506;
        k9_0_reg_218_pp1_iter1_reg <= k9_0_reg_218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln500_reg_520 <= icmp_ln500_fu_387_p2;
        icmp_ln500_reg_520_pp2_iter1_reg <= icmp_ln500_reg_520;
        k10_0_reg_230_pp2_iter1_reg <= k10_0_reg_230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln500_reg_520_pp2_iter2_reg <= icmp_ln500_reg_520_pp2_iter1_reg;
        icmp_ln500_reg_520_pp2_iter3_reg <= icmp_ln500_reg_520_pp2_iter2_reg;
        icmp_ln500_reg_520_pp2_iter4_reg <= icmp_ln500_reg_520_pp2_iter3_reg;
        icmp_ln500_reg_520_pp2_iter5_reg <= icmp_ln500_reg_520_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_24_reg_501 <= j_24_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_3_reg_510 <= k_3_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        k_4_reg_524 <= k_4_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_reg_520_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        max_V_reg_544 <= memory1_0_V_q0;
        pool_1_V_reg_550 <= memory1_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_reg_520_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        pool_2_V_reg_561 <= memory2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln495_reg_506 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln479_reg_459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_242 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln479_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln203_2_reg_473 <= select_ln203_2_fu_293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln479_fu_261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln203_reg_468 <= select_ln203_fu_285_p3;
        trunc_ln203_reg_478 <= trunc_ln203_fu_301_p1;
        zext_ln203_mid2_v_reg_482 <= {{select_ln203_2_fu_293_p3[6:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln510_3_reg_573 <= select_ln510_3_fu_432_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_reg_520_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln510_reg_567 <= select_ln510_fu_422_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_reg_520_pp2_iter4_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_V_reg_579 <= tmp_V_fu_443_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        zext_ln500_reg_515[8 : 3] <= zext_ln500_fu_383_p1[8 : 3];
    end
end

always @ (*) begin
    if ((icmp_ln479_fu_261_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln495_fu_358_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln500_fu_387_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln477_fu_249_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln479_reg_459 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_0_phi_fu_188_p4 = select_ln203_2_reg_473;
    end else begin
        ap_phi_mux_j_0_phi_fu_188_p4 = j_0_reg_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln500_reg_520 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_k10_0_phi_fu_234_p4 = k_4_reg_524;
    end else begin
        ap_phi_mux_k10_0_phi_fu_234_p4 = k10_0_reg_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln495_reg_506 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_k9_0_phi_fu_222_p4 = k_3_reg_510;
    end else begin
        ap_phi_mux_k9_0_phi_fu_222_p4 = k9_0_reg_218;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (icmp_ln495_reg_506 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln479_reg_459 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln495_reg_506 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln479_reg_459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln477_fu_249_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        memory1_0_V_address0 = zext_ln203_6_fu_408_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        memory1_0_V_address0 = zext_ln203_4_fu_341_p1;
    end else begin
        memory1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        memory1_0_V_ce0 = 1'b1;
    end else begin
        memory1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_478_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memory1_0_V_we0 = 1'b1;
    end else begin
        memory1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        memory1_1_V_address0 = zext_ln203_6_fu_408_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        memory1_1_V_address0 = zext_ln203_4_fu_341_p1;
    end else begin
        memory1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        memory1_1_V_ce0 = 1'b1;
    end else begin
        memory1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln203_reg_478_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memory1_1_V_we0 = 1'b1;
    end else begin
        memory1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        memory2_V_address0 = zext_ln502_fu_413_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        memory2_V_address0 = zext_ln498_fu_370_p1;
    end else begin
        memory2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        memory2_V_ce0 = 1'b1;
    end else begin
        memory2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln495_reg_506_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        memory2_V_we0 = 1'b1;
    end else begin
        memory2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln500_reg_520_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln500_reg_520_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln477_fu_249_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln479_fu_261_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln479_fu_261_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln494_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln495_fu_358_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln495_fu_358_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln500_fu_387_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((ap_enable_reg_pp2_iter5 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln500_fu_387_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter5 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln203_2_fu_403_p2 = (zext_ln500_reg_515 + zext_ln203_5_fu_399_p1);

assign add_ln203_fu_335_p2 = (zext_ln480_fu_328_p1 + zext_ln203_fu_332_p1);

assign add_ln479_fu_267_p2 = (indvar_flatten_reg_173 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln479_reg_459 == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln479_reg_459 == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln495_reg_506 == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln495_reg_506 == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = (((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((icmp_ln500_reg_520_pp2_iter5_reg == 1'd0) & (res_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((icmp_ln500_reg_520_pp2_iter5_reg == 1'd0) & (res_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((icmp_ln500_reg_520_pp2_iter5_reg == 1'd0) & (res_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp2_stage0_iter4 = ((icmp_ln500_reg_520_pp2_iter3_reg == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state17_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp2_stage0_iter6 = ((icmp_ln500_reg_520_pp2_iter5_reg == 1'd0) & (res_V_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((icmp_ln479_reg_459 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp1_stage0_iter1 = ((icmp_ln495_reg_506 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign i_fu_255_p2 = (i_0_reg_162 + 6'd1);

assign icmp_ln1494_1_fu_428_p2 = (($signed(pool_2_V_reg_561) > $signed(select_ln510_reg_567)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_438_p2 = (($signed(reg_242) > $signed(select_ln510_3_reg_573)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_418_p2 = (($signed(pool_1_V_reg_550) > $signed(max_V_reg_544)) ? 1'b1 : 1'b0);

assign icmp_ln477_fu_249_p2 = ((i_0_reg_162 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln479_fu_261_p2 = ((indvar_flatten_reg_173 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln480_fu_279_p2 = ((k_0_reg_195 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln494_fu_346_p2 = ((j8_0_reg_206 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln495_fu_358_p2 = ((ap_phi_mux_k9_0_phi_fu_222_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln500_fu_387_p2 = ((ap_phi_mux_k10_0_phi_fu_234_p4 == 4'd8) ? 1'b1 : 1'b0);

assign j_24_fu_352_p2 = (j8_0_reg_206 + 6'd1);

assign j_fu_273_p2 = (7'd1 + ap_phi_mux_j_0_phi_fu_188_p4);

assign k_3_fu_364_p2 = (ap_phi_mux_k9_0_phi_fu_222_p4 + 4'd1);

assign k_4_fu_393_p2 = (ap_phi_mux_k10_0_phi_fu_234_p4 + 4'd1);

assign k_fu_315_p2 = (select_ln203_fu_285_p3 + 4'd1);

assign res_V_V_din = tmp_V_reg_579;

assign select_ln203_2_fu_293_p3 = ((icmp_ln480_fu_279_p2[0:0] === 1'b1) ? j_fu_273_p2 : ap_phi_mux_j_0_phi_fu_188_p4);

assign select_ln203_fu_285_p3 = ((icmp_ln480_fu_279_p2[0:0] === 1'b1) ? 4'd0 : k_0_reg_195);

assign select_ln510_3_fu_432_p3 = ((icmp_ln1494_1_fu_428_p2[0:0] === 1'b1) ? pool_2_V_reg_561 : select_ln510_reg_567);

assign select_ln510_fu_422_p3 = ((icmp_ln1494_fu_418_p2[0:0] === 1'b1) ? pool_1_V_reg_550 : max_V_reg_544);

assign start_out = real_start;

assign tmp_3_fu_321_p3 = {{zext_ln203_mid2_v_reg_482}, {3'd0}};

assign tmp_4_fu_375_p3 = {{j8_0_reg_206}, {3'd0}};

assign tmp_V_fu_443_p3 = ((icmp_ln1494_2_fu_438_p2[0:0] === 1'b1) ? reg_242 : select_ln510_3_reg_573);

assign trunc_ln203_fu_301_p1 = select_ln203_2_fu_293_p3[0:0];

assign zext_ln203_4_fu_341_p1 = add_ln203_reg_492;

assign zext_ln203_5_fu_399_p1 = ap_phi_mux_k10_0_phi_fu_234_p4;

assign zext_ln203_6_fu_408_p1 = add_ln203_2_reg_529;

assign zext_ln203_fu_332_p1 = select_ln203_reg_468;

assign zext_ln480_fu_328_p1 = tmp_3_fu_321_p3;

assign zext_ln498_fu_370_p1 = k9_0_reg_218_pp1_iter1_reg;

assign zext_ln500_fu_383_p1 = tmp_4_fu_375_p3;

assign zext_ln502_fu_413_p1 = k10_0_reg_230_pp2_iter1_reg;

always @ (posedge ap_clk) begin
    zext_ln500_reg_515[2:0] <= 3'b000;
    zext_ln500_reg_515[9] <= 1'b0;
end

endmodule //pooling2d_large_cl_nopad_pad_me_3
