/*
   CS/ECE 552 Spring '22
  
   Filename        : memory.v
   Description     : This module contains all components in the Memory stage of the 
                     processor.
*/

module memory (// Outputs
   	Out1, Out2,
   	// Inputs
   	ALUout, wrdata, MemWrt, clk, rst);

   	// IN/OUT
	input [15:0]  ALUout;
	input [15:0]  wrdata;
	input 		  MemWrt;
	input		  clk;
	input		  rst;

	output [15:0] Out1;
	output [15:0] Out2;

	// WIRE

	// MAIN
   
endmodule

