Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun  2 01:59:42 2024
| Host         : DESKTOP-5U57I87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.230        0.000                      0                 8246        0.030        0.000                      0                 8246        1.845        0.000                       0                  6661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
adc_clk                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                     {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
rx_clk                         {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           0.230        0.000                      0                 8230        0.030        0.000                      0                 8230        2.000        0.000                       0                  6654  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.740        0.000                      0                   16        0.723        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 3.310ns (45.049%)  route 4.038ns (54.951%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.662     2.970    system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X27Y54         FDRE                                         r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=7, routed)           1.217     4.643    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X28Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.767 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     4.767    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.280 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.280    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=28, routed)          0.916     6.312    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/b_largest
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.436 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=4, routed)           0.350     6.786    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.910 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=2, routed)           0.512     7.422    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2__2_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.546    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6_0[2]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.860 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.431     8.291    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[3]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.313     8.604 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6/O
                         net (fo=2, routed)           0.420     9.024    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/opt_has_pipe.first_q_reg[0]_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.148 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000     9.148    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[0]_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRY_IN
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.125 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.193    10.318    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/D[3]
    SLICE_X30Y69         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.478    10.670    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X30Y69         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.230    10.900    
                         clock uncertainty           -0.125    10.775    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.227    10.548    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         10.548    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 2.578ns (71.632%)  route 1.021ns (28.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.722     3.030    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.484 r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/DOADO[0]
                         net (fo=6, routed)           1.021     6.505    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_TX[10]
    SLICE_X5Y7           LUT3 (Prop_lut3_I2_O)        0.124     6.629 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm[10]_i_1__3/O
                         net (fo=1, routed)           0.000     6.629    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm[10]_i_1__3_n_0
    SLICE_X5Y7           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.550     6.743    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/clock1
    SLICE_X5Y7           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.230     6.973    
                         clock uncertainty           -0.125     6.848    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.035     6.883    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[10]
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 3.869ns (50.797%)  route 3.748ns (49.203%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 10.665 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.651     2.959    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X31Y69         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     3.415 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=5, routed)           0.897     4.312    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/first_q[0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.436 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.000     4.436    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.928 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=25, routed)          0.801     5.729    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CARRY_OUT
    SLICE_X27Y72         MUXF8 (Prop_muxf8_S_O)       0.481     6.210 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_3/O
                         net (fo=21, routed)          0.596     6.806    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_5
    SLICE_X26Y72         LUT2 (Prop_lut2_I1_O)        0.341     7.147 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_4/O
                         net (fo=2, routed)           0.321     7.468    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_3_0
    SLICE_X26Y71         LUT6 (Prop_lut6_I0_O)        0.332     7.800 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=2, routed)           0.311     8.111    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.235 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000     8.235    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.767 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.767    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.881 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.881    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.995    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     9.118    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.340 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=4, routed)           0.355     9.695    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][1]
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.299     9.994 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[4]_i_3/O
                         net (fo=2, routed)           0.457    10.452    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/OP/carry_in
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, routed)           0.000    10.576    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[4]
    SLICE_X34Y75         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.473    10.665    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X34Y75         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.230    10.895    
                         clock uncertainty           -0.125    10.770    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)        0.081    10.851    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 2.578ns (73.087%)  route 0.949ns (26.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.722     3.030    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.484 r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/DOADO[0]
                         net (fo=6, routed)           0.949     6.434    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_TX[10]
    SLICE_X7Y7           LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm[10]_i_1__4/O
                         net (fo=1, routed)           0.000     6.558    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm[10]_i_1__4_n_0
    SLICE_X7Y7           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.505     6.698    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/clock1
    SLICE_X7Y7           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.265     6.963    
                         clock uncertainty           -0.125     6.838    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.034     6.872    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[10]
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 2.604ns (72.998%)  route 0.963ns (27.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.722     3.030    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.484 r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/DOADO[1]
                         net (fo=6, routed)           0.963     6.448    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_TX[11]
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.150     6.598 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm[11]_i_2__0/O
                         net (fo=1, routed)           0.000     6.598    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm[11]_i_2__0_n_0
    SLICE_X7Y8           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.505     6.698    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/clock1
    SLICE_X7Y8           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.265     6.963    
                         clock uncertainty           -0.125     6.838    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.078     6.916    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[11]
  -------------------------------------------------------------------
                         required time                          6.916    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 3.236ns (44.489%)  route 4.038ns (55.511%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.662     2.970    system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X27Y54         FDRE                                         r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=7, routed)           1.217     4.643    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[0]
    SLICE_X28Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.767 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     4.767    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.280 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.280    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=28, routed)          0.916     6.312    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/b_largest
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.436 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=4, routed)           0.350     6.786    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.910 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=2, routed)           0.512     7.422    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2__2_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.546    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6_0[2]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.860 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.431     8.291    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[3]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.313     8.604 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6/O
                         net (fo=2, routed)           0.420     9.024    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/opt_has_pipe.first_q_reg[0]_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.148 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000     9.148    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[0]_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.698 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRY_IN
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.051 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.193    10.244    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/D[2]
    SLICE_X30Y69         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.478    10.670    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X30Y69         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.230    10.900    
                         clock uncertainty           -0.125    10.775    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.209    10.566    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 2.578ns (73.508%)  route 0.929ns (26.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.722     3.030    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.484 r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/DOADO[0]
                         net (fo=6, routed)           0.929     6.414    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_TX[10]
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.124     6.538 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm[10]_i_1__0/O
                         net (fo=1, routed)           0.000     6.538    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm[10]_i_1__0_n_0
    SLICE_X7Y8           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.505     6.698    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/clock1
    SLICE_X7Y8           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.265     6.963    
                         clock uncertainty           -0.125     6.838    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.034     6.872    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/bits_alm_reg[10]
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_alm_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 2.578ns (73.759%)  route 0.917ns (26.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 6.740 - 4.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.718     3.026    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.480 r  system_i/top_level_0/U0/memoria/bits_tx_reg_4/DOADO[1]
                         net (fo=6, routed)           0.917     6.398    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_TX[9]
    SLICE_X5Y12          LUT5 (Prop_lut5_I2_O)        0.124     6.522 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_alm[9]_i_1/O
                         net (fo=1, routed)           0.000     6.522    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_alm[9]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_alm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.547     6.740    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/clock1
    SLICE_X5Y12          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_alm_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.230     6.970    
                         clock uncertainty           -0.125     6.845    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.034     6.879    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/bits_alm_reg[9]
  -------------------------------------------------------------------
                         required time                          6.879    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 2.578ns (73.760%)  route 0.917ns (26.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 6.736 - 4.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.712     3.020    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y3          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.474 r  system_i/top_level_0/U0/memoria/bits_tx_reg_3/DOADO[1]
                         net (fo=6, routed)           0.917     6.392    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_TX[7]
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     6.516 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm[7]_i_1__4/O
                         net (fo=1, routed)           0.000     6.516    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm[7]_i_1__4_n_0
    SLICE_X5Y17          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.543     6.736    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/clock1
    SLICE_X5Y17          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.230     6.966    
                         clock uncertainty           -0.125     6.841    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)        0.034     6.875    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/bits_alm_reg[7]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 2.603ns (73.658%)  route 0.931ns (26.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 6.743 - 4.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.722     3.030    system_i/top_level_0/U0/memoria/clock
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.484 r  system_i/top_level_0/U0/memoria/bits_tx_reg_5/DOADO[1]
                         net (fo=6, routed)           0.931     6.415    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_TX[11]
    SLICE_X5Y7           LUT3 (Prop_lut3_I2_O)        0.149     6.564 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm[11]_i_2__3/O
                         net (fo=1, routed)           0.000     6.564    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm[11]_i_2__3_n_0
    SLICE_X5Y7           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 f  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.550     6.743    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/clock1
    SLICE_X5Y7           FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.230     6.973    
                         clock uncertainty           -0.125     6.848    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.078     6.926    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/bits_alm_reg[11]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.276%)  route 0.175ns (57.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.555     0.896    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/aclk
    SLICE_X19Y82         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y82         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_accum/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.175     1.198    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[28]_0
    SLICE_X23Y82         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.819     1.189    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/aclk
    SLICE_X23Y82         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X23Y82         FDRE (Hold_fdre_C_D)         0.013     1.168    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.681%)  route 0.211ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.559     0.900    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X20Y50         FDSE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDSE (Prop_fdse_C_Q)         0.164     1.064 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.211     1.275    system_i/top_level_0/U0/modulacion/interpolador_p/RI2_tdata[8]
    SLICE_X22Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.828     1.198    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X22Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI2_reg[8]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.072     1.236    system_i/top_level_0/U0/modulacion/interpolador_p/RI2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_all_zero/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_encode_out_lsb/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.704%)  route 0.212ns (53.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.564     0.905    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_all_zero/i_pipe/aclk
    SLICE_X31Y49         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_all_zero/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_all_zero/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=8, routed)           0.212     1.258    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_lsb_select[0].i_lsb_select/A[0]
    SLICE_X31Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.303 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_lsb_select[0].i_lsb_select/opt_has_pipe.first_q[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.303    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_encode_out_lsb/i_pipe/encode_out_lsb[0]
    SLICE_X31Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_encode_out_lsb/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.831     1.201    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_encode_out_lsb/i_pipe/aclk
    SLICE_X31Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_encode_out_lsb/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_encode_out_lsb/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.638%)  route 0.212ns (56.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.556     0.897    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X20Y35         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.212     1.272    system_i/top_level_0/U0/modulacion/interpolador_p/RI1_tdata[10]
    SLICE_X23Y39         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.826     1.196    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X23Y39         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[10]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.070     1.232    system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.235%)  route 0.228ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.558     0.899    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X18Y33         FDSE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.228     1.267    system_i/top_level_0/U0/modulacion/interpolador_p/RI1_tdata[4]
    SLICE_X25Y34         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.822     1.192    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X25Y34         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[4]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.066     1.224    system_i/top_level_0/U0/modulacion/interpolador_p/RI1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/product_real/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.760%)  route 0.243ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.564     0.905    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/product_real/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X15Y49         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/product_real/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/product_real/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=3, routed)           0.243     1.288    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/s_axis_a_tdata[0]
    SLICE_X17Y52         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.831     1.201    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X17Y52         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.588%)  route 0.251ns (57.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.564     0.905    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=12, routed)          0.251     1.296    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/opt_has_pipe.first_q_reg[0]_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.341 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/shifted_temp_inferred__0/opt_has_pipe.first_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.341    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]_0
    SLICE_X12Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.834     1.204    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120     1.295    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[7].reg.s.f/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/ramVec[7].ram/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.586     0.927    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/aclk
    SLICE_X36Y88         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[7].reg.s.f/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[7].reg.s.f/Q
                         net (fo=1, routed)           0.105     1.172    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/pp[7]
    SLICE_X38Y88         SRL16E                                       r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/ramVec[7].ram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.856     1.226    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/aclk
    SLICE_X38Y88         SRL16E                                       r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/ramVec[7].ram/CLK
                         clock pessimism             -0.283     0.943    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.126    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/ramVec[7].ram
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.265ns (59.781%)  route 0.178ns (40.219%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.564     0.905    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/aclk
    SLICE_X33Y49         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.178     1.224    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_msb_select[1].i_msb_select/lopt_2
    SLICE_X28Y50         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.124     1.348 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_msb_select[1].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.348    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/O
    SLICE_X28Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.831     1.201    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/aclk
    SLICE_X28Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism             -0.029     1.172    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.129     1.301    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.249%)  route 0.238ns (62.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.563     0.904    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X19Y45         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.238     1.282    system_i/top_level_0/U0/modulacion/interpolador_p/RI4_tdata[9]
    SLICE_X23Y47         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.829     1.199    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X23Y47         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI4_reg[9]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.070     1.235    system_i/top_level_0/U0/modulacion/interpolador_p/RI4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1      system_i/top_level_0/U0/memoria/bits_tx_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3      system_i/top_level_0/U0/memoria/bits_tx_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3      system_i/top_level_0/U0/memoria/bits_tx_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2      system_i/top_level_0/U0/memoria/bits_tx_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y1      system_i/top_level_0/U0/memoria/bits_tx_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y1      system_i/top_level_0/U0/memoria/bits_tx_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y86     system_i/use_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y70     system_i/use_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y69     system_i/use_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50      system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50      system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y32     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y32     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y50      system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y49     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y34     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y34     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y45     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y45     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y44     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y43     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y44     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y56     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y56     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y43     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/use_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/use_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.779ns (29.201%)  route 1.889ns (70.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.077     5.718    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y94         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y94         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.779ns (29.201%)  route 1.889ns (70.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.077     5.718    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y94         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y94         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.779ns (29.201%)  route 1.889ns (70.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.077     5.718    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y94         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y94         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.779ns (29.615%)  route 1.851ns (70.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.039     5.680    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.779ns (29.615%)  route 1.851ns (70.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.039     5.680    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.779ns (29.664%)  route 1.847ns (70.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.035     5.676    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.779ns (32.651%)  route 1.607ns (67.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.795     5.436    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X43Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X43Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X43Y95         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.779ns (32.651%)  route 1.607ns (67.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.795     5.436    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X43Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X43Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X43Y95         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.779ns (33.369%)  route 1.556ns (66.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.743     5.385    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X40Y96         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.779ns (33.369%)  route 1.556ns (66.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.742     3.050    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     3.528 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.812     4.340    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.301     4.641 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.743     5.385    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X40Y96         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.247ns (36.732%)  route 0.425ns (63.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.145     1.602    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X38Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.859     1.229    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X38Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X38Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.247ns (34.520%)  route 0.469ns (65.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.188     1.645    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg/C
                         clock pessimism             -0.263     0.968    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.901    system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.247ns (34.715%)  route 0.465ns (65.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.184     1.641    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X37Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.858     1.228    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X37Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X37Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.247ns (29.717%)  route 0.584ns (70.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.304     1.761    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.247ns (28.727%)  route 0.613ns (71.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.333     1.789    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.247ns (29.563%)  route 0.589ns (70.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.308     1.765    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.247ns (29.563%)  route 0.589ns (70.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.308     1.765    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.247ns (29.563%)  route 0.589ns (70.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.308     1.765    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.247ns (28.727%)  route 0.613ns (71.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.333     1.789    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X43Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X43Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X43Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.247ns (28.727%)  route 0.613ns (71.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.589     0.930    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X38Y97         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.280     1.358    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.099     1.457 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.333     1.789    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X43Y95         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6655, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X43Y95         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X43Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.915    





