
*** Running vivado
    with args -log design_1_caravel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_caravel_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_caravel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.426 ; gain = 0.023 ; free physical = 6405 ; free virtual = 7886
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vitis_prj/hls_caravel_ps'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vitis_prj'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vitis_prj/hls_output_pin'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:userdma:1.0'. The one found in IP location '/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/impl/ip' will take precedence over the same IP in location /home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vitis_prj/DMA_version1/hls_userdma/hls_userdma.prj/solution1/impl/ip
Command: synth_design -top design_1_caravel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3661
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_in_wait_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:87]
INFO: [Synth 8-9937] previous definition of design element 'ccs_in_wait_v1' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:45]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_out_wait_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:133]
INFO: [Synth 8-9937] previous definition of design element 'ccs_out_wait_v1' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:91]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'mgc_io_sync_v2' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:166]
INFO: [Synth 8-9937] previous definition of design element 'mgc_io_sync_v2' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:124]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_in_wait_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:45]
INFO: [Synth 8-9937] previous definition of design element 'ccs_in_wait_v1' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:87]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_out_wait_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:91]
INFO: [Synth 8-9937] previous definition of design element 'ccs_out_wait_v1' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:133]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'mgc_io_sync_v2' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:124]
INFO: [Synth 8-9937] previous definition of design element 'mgc_io_sync_v2' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:166]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ccs_in_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:158]
INFO: [Synth 8-9937] previous definition of design element 'ccs_in_v1' is here [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:158]
WARNING: [Synth 8-6901] identifier 'RD_IDLE' is used before its declaration [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:113]
WARNING: [Synth 8-6901] identifier 'RESET' is used before its declaration [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:152]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2868.426 ; gain = 0.000 ; free physical = 5573 ; free virtual = 7057
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_caravel_0_0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/synth/design_1_caravel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'caravel' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:77]
INFO: [Synth 8-6157] synthesizing module 'chip_io' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:59]
INFO: [Synth 8-6157] synthesizing module 'mprj_io' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:68]
INFO: [Synth 8-6157] synthesizing module 'boledu_io' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:124]
INFO: [Synth 8-6155] done synthesizing module 'boledu_io' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:124]
INFO: [Synth 8-6155] done synthesizing module 'mprj_io' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:68]
WARNING: [Synth 8-7071] port 'vdda' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'vssa' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'io_in_3v3' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'analog_noesd_io' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7023] instance 'mprj_pads' of module 'mprj_io' has 33 connections declared, but only 29 given [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
INFO: [Synth 8-6155] done synthesizing module 'chip_io' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:59]
WARNING: [Synth 8-6104] Input port 'flash_io1' has an internal driver [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:371]
WARNING: [Synth 8-7071] port 'mprj_io_in' of module 'chip_io' is unconnected for instance 'padframe' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:360]
WARNING: [Synth 8-7023] instance 'padframe' of module 'chip_io' has 44 connections declared, but only 43 given [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:360]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core_wrapper' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6809]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6825]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7181]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7410]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7482]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7537]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7591]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7673]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7796]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7837]
INFO: [Synth 8-6157] synthesizing module 'RAM256' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/vip/RAM256.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM256' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/vip/RAM256.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/vip/RAM128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM128' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/vip/RAM128.v:1]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core_wrapper' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'user_project_wrapper' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:32]
INFO: [Synth 8-6157] synthesizing module 'FSIC' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v:21]
INFO: [Synth 8-6157] synthesizing module 'CFG_CTRL' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:352]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:461]
INFO: [Synth 8-6155] done synthesizing module 'CFG_CTRL' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'AXIL_AXIS' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axilite_master' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'axilite_master' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axilite_slave' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:167]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:185]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'axilite_slave' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_master' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'axis_master' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_slave' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'axis_slave' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axi_ctrl_logic' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:276]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:412]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:708]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:718]
INFO: [Synth 8-6155] done synthesizing module 'axi_ctrl_logic' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'AXIL_AXIS' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv:7]
INFO: [Synth 8-6157] synthesizing module 'AXIS_SW' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SW' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v:23]
INFO: [Synth 8-6157] synthesizing module 'IO_SERDES' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v:34]
INFO: [Synth 8-6157] synthesizing module 'fsic_io_serdes_rx' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fsic_io_serdes_rx' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v:24]
INFO: [Synth 8-6157] synthesizing module 'fsic_coreclk_phase_cnt' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsic_coreclk_phase_cnt' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IO_SERDES' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v:34]
WARNING: [Synth 8-7071] port 'rxen_out' of module 'IO_SERDES' is unconnected for instance 'U_IO_SERDES0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v:437]
WARNING: [Synth 8-7023] instance 'U_IO_SERDES0' of module 'IO_SERDES' has 42 connections declared, but only 41 given [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v:437]
INFO: [Synth 8-6157] synthesizing module 'LOGIC_ANLZ' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:395]
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LOGIC_ANLZ' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v:23]
INFO: [Synth 8-6157] synthesizing module 'USER_SUBSYS' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v:19]
INFO: [Synth 8-6157] synthesizing module 'AXIL_SLAV' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v:19]
INFO: [Synth 8-6155] done synthesizing module 'AXIL_SLAV' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v:19]
INFO: [Synth 8-6157] synthesizing module 'USER_PRJ0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:9]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:177]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_Top' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5855]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_Top_struct' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5663]
INFO: [Synth 8-6157] synthesizing module 'ccs_pipe_v6' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:701]
INFO: [Synth 8-6157] synthesizing module 'ccs_fifo_wait_core_v5' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:388]
INFO: [Synth 8-6157] synthesizing module 'ccs_genreg_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:222]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:222]
INFO: [Synth 8-6157] synthesizing module 'ccs_genreg_v1__parameterized0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:222]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1__parameterized0' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:222]
INFO: [Synth 8-6157] synthesizing module 'ccs_genreg_v1__parameterized1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:222]
INFO: [Synth 8-6155] done synthesizing module 'ccs_genreg_v1__parameterized1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:222]
INFO: [Synth 8-6155] done synthesizing module 'ccs_fifo_wait_core_v5' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:388]
INFO: [Synth 8-6155] done synthesizing module 'ccs_pipe_v6' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:701]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5434]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:831]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:831]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:798]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:798]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2413]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1903]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1171]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1171]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1098]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1098]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dat_in_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1903]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1841]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1069]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1069]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_pix_out_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1841]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dy_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1779]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized0' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1004]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1004]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:969]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:969]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_dy_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1779]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:950]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:950]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_staller' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:931]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_staller' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:931]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_VerDer_run_run_fsm' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:865]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run_run_fsm' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:865]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer_run' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2413]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_VerDer' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5434]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5540]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3031]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2094]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_coupled_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_coupled_v1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1415]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1415]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_in_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2094]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2032]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1386]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_pix_out_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2032]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_dx_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1970]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized2' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized2' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1321]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1321]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1286]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1286]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_dx_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1970]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_staller' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_staller' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1267]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_HorDer_run_run_fsm' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1201]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run_run_fsm' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1201]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer_run' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3031]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_HorDer' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5540]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5586]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_v1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_v1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_v1__parameterized0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_v1__parameterized0' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:187]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3525]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2369]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_coupled_v1__parameterized0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_coupled_v1__parameterized0' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1761]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1761]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dx_in_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2369]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2325]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_coupled_v1__parameterized1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_coupled_v1__parameterized1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1743]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1743]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dy_in_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2325]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2260]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_wait_v1__parameterized0' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1__parameterized0' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:21]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1714]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1714]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1641]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1641]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_pix_in_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2260]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2198]
INFO: [Synth 8-6157] synthesizing module 'ccs_out_wait_v1__parameterized3' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ccs_out_wait_v1__parameterized3' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:67]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1612]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1612]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_dat_out_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2198]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2168]
INFO: [Synth 8-6157] synthesizing module 'mgc_io_sync_v2' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:114]
INFO: [Synth 8-6155] done synthesizing module 'mgc_io_sync_v2' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:114]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2168]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2138]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1538]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1538]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:2138]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_staller' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1500]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_staller' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1500]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetect_MagAng_run_run_fsm' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run_run_fsm' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng_run' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:3525]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_MagAng' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5586]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_Top_struct' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5663]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetect_Top' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v:5855]
INFO: [Synth 8-6157] synthesizing module 'SPRAM' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SPRAM' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v:2]
INFO: [Synth 8-6155] done synthesizing module 'USER_PRJ0' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:9]
INFO: [Synth 8-6157] synthesizing module 'USER_PRJ1' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:7]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:200]
INFO: [Synth 8-6157] synthesizing module 'multiplier_adder' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:158]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_adder' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:158]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:437]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:200]
INFO: [Synth 8-6157] synthesizing module 'bram11' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:176]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bram11' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:176]
INFO: [Synth 8-6155] done synthesizing module 'USER_PRJ1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:7]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:122]
INFO: [Synth 8-6155] done synthesizing module 'In_copy_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_2_64_10_1024_1024_64_5_gen' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:177]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:146]
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_wait_v1__parameterized1' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/stage.v:21]
INFO: [Synth 8-6155] done synthesizing module 'In_copy_run_in_data_rsci_in_data_wait_ctrl' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:424]
INFO: [Synth 8-6155] done synthesizing module 'In_copy_run_in_data_rsci' (0#1) [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy.v:581]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'mode_triosy_lz' of module 'In_copy' is unconnected for instance 'In_copy' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:243]
WARNING: [Synth 8-7023] instance 'In_copy' of module 'In_copy' has 20 connections declared, but only 19 given [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:243]
WARNING: [Synth 8-7071] port 'vccd1' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7071] port 'vccd2' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7071] port 'vssd1' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7071] port 'vssd2' of module 'FSIC' is unconnected for instance 'u_fsic' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
WARNING: [Synth 8-7023] instance 'u_fsic' of module 'FSIC' has 19 connections declared, but only 15 given [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:1152]
WARNING: [Synth 8-3848] Net io_in_3v3 in module/entity mprj_io does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:104]
WARNING: [Synth 8-3848] Net vddio_q in module/entity chip_io does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:122]
WARNING: [Synth 8-3848] Net vssio_q in module/entity chip_io does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:122]
WARNING: [Synth 8-3848] Net analog_a in module/entity chip_io does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:121]
WARNING: [Synth 8-3848] Net analog_b in module/entity chip_io does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:121]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4586]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4588]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4589]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4593]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2357]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2465]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2466]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2467]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3673]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3693]
WARNING: [Synth 8-6014] Unused sequential element HazardSimplePlugin_writeBackBuffer_payload_data_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3978]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3982]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3984]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1969]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1968]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1967]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1988]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1957]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1991]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_MEMORY_STORE_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2036]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1974]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4203]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4221]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4225]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2096]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:92]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:490]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_first_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2869]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_last_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2870]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_first_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6905]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_last_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6906]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_scratch_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7200]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_bus_errors_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7201]
WARNING: [Synth 8-6014] Unused sequential element debug_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7213]
WARNING: [Synth 8-6014] Unused sequential element debug_oeb_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7225]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespimmap_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7249]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_cs_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7253]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_phyconfig_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7257]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7258]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespisdrphycore_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7270]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode1_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7297]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode0_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7301]
WARNING: [Synth 8-6014] Unused sequential element gpio_ien_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7305]
WARNING: [Synth 8-6014] Unused sequential element gpio_oe_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7309]
WARNING: [Synth 8-6014] Unused sequential element gpio_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7310]
WARNING: [Synth 8-6014] Unused sequential element gpio_out_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7314]
WARNING: [Synth 8-6014] Unused sequential element la_ien_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7380]
WARNING: [Synth 8-6014] Unused sequential element la_oe_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7393]
WARNING: [Synth 8-6014] Unused sequential element la_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7394]
WARNING: [Synth 8-6014] Unused sequential element la_out_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7407]
WARNING: [Synth 8-6014] Unused sequential element mprj_wb_iena_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7419]
WARNING: [Synth 8-6014] Unused sequential element spi_enabled_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7431]
WARNING: [Synth 8-6014] Unused sequential element spi_master_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7462]
WARNING: [Synth 8-6014] Unused sequential element spi_master_mosi_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7466]
WARNING: [Synth 8-6014] Unused sequential element spi_master_miso_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7467]
WARNING: [Synth 8-6014] Unused sequential element spi_master_cs_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7471]
WARNING: [Synth 8-6014] Unused sequential element spi_master_loopback_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7475]
WARNING: [Synth 8-6014] Unused sequential element spimaster_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7479]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_load_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7512]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_reload_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7516]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_en_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7520]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_value_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7525]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7526]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7534]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7564]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7565]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7566]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7574]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7575]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7576]
WARNING: [Synth 8-6014] Unused sequential element uart_enabled_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7588]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7612]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7616]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_edge_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7620]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7621]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7629]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7653]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7657]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_edge_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7661]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7662]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7670]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7694]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7698]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_edge_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7702]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7703]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7711]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7735]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7739]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_edge_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7743]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7744]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7752]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7776]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7780]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_edge_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7784]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7785]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7793]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_in_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7817]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_mode_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7821]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_edge_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7825]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_status_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7826]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_enable_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7834]
WARNING: [Synth 8-6014] Unused sequential element user_irq_ena_re_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7846]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8398]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'litespi_tx_mux_source_payload_mask_reg' and it is trimmed from '8' to '1' bits. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2187]
WARNING: [Synth 8-87] always_comb on 'wait_rd_data_back_reg' did not result in combinational logic [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:133]
WARNING: [Synth 8-7137] Register mem_reg in module AXIS_SW has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net sm_tid in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:40]
WARNING: [Synth 8-3848] Net low__pri_irq in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:47]
WARNING: [Synth 8-3848] Net High_pri_req in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:48]
WARNING: [Synth 8-3848] Net la_data_o in module/entity USER_PRJ0 does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:49]
WARNING: [Synth 8-3848] Net reg_rst_incpopy in module/entity USER_PRJ2 does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:234]
WARNING: [Synth 8-3848] Net reg_rst in module/entity USER_PRJ2 does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v:302]
WARNING: [Synth 8-3848] Net la_data_out in module/entity user_project_wrapper does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:59]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module housekeeping has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:741]
WARNING: [Synth 8-7137] Register mgmt_ena_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:232]
WARNING: [Synth 8-7137] Register gpio_holdover_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:233]
WARNING: [Synth 8-7137] Register gpio_slow_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:234]
WARNING: [Synth 8-7137] Register gpio_vtrip_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:235]
WARNING: [Synth 8-7137] Register gpio_ib_mode_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:236]
WARNING: [Synth 8-7137] Register gpio_inenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:237]
WARNING: [Synth 8-7137] Register gpio_outenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:238]
WARNING: [Synth 8-7137] Register gpio_dm_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:239]
WARNING: [Synth 8-7137] Register gpio_ana_en_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:240]
WARNING: [Synth 8-7137] Register gpio_ana_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:241]
WARNING: [Synth 8-7137] Register gpio_ana_pol_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:242]
WARNING: [Synth 8-3848] Net mprj_vcc_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:460]
WARNING: [Synth 8-3848] Net mprj2_vcc_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:461]
WARNING: [Synth 8-3848] Net mprj_vdd_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:462]
WARNING: [Synth 8-3848] Net mprj2_vdd_pwrgood in module/entity caravel does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:463]
WARNING: [Synth 8-3848] Net porb_h_in_nc in module/entity caravel does not have driver. [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:481]
WARNING: [Synth 8-7129] Port io_out[37] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[36] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[21] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[20] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[19] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[18] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[17] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[16] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[15] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[14] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[13] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[12] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[11] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[10] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[9] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[8] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[7] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[6] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[5] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[4] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[3] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[2] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[1] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_out[0] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_oeb[37] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[4] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[3] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[2] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[1] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[0] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[37] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[35] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[34] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[33] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[32] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[31] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[30] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[29] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[28] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[27] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[26] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[25] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[24] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[23] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[22] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[7] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[6] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[5] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[4] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[3] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[2] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[1] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in[0] in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vccd1 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vccd2 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vssd1 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port vssd2 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_clock2 in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_clk in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port uck2_rst_n in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module MPRJ_IOz is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[4] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[3] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[2] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[1] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_prj_sel[0] in module FSIC_CLKRST is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_clk in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module LA_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_clk in module IRQ_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module IRQ_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module IRQ_MUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_0[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_0[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_0[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_1[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_1[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_1[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_2[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_2[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_2[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_3[2] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_3[1] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tid_3[0] in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module AXIS_MSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tuser[1] in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tuser[0] in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_clk in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reset_n in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_rst_n in module AXIS_SLAV is either unconnected or has no load
WARNING: [Synth 8-7129] Port awvalid in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[11] in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[10] in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[9] in module USER_PRJ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[8] in module USER_PRJ3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3024.566 ; gain = 156.141 ; free physical = 5361 ; free virtual = 6852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3036.441 ; gain = 168.016 ; free physical = 5360 ; free virtual = 6852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3036.441 ; gain = 168.016 ; free physical = 5360 ; free virtual = 6852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3036.441 ; gain = 0.000 ; free physical = 5359 ; free virtual = 6850
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.168 ; gain = 0.000 ; free physical = 5245 ; free virtual = 6755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3148.168 ; gain = 0.000 ; free physical = 5240 ; free virtual = 6751
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3148.168 ; gain = 279.742 ; free physical = 5411 ; free virtual = 6922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'EdgeDetect_VerDer_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'EdgeDetect_HorDer_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'EdgeDetect_MagAng_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'In_copy_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'stage_run_run_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'USER_PRJ2'
INFO: [Synth 8-802] inferred FSM for state register 'Out_state_reg' in module 'USER_PRJ2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'housekeeping_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbbd_state_reg' in module 'housekeeping'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'housekeeping'
INFO: [Synth 8-7082] The signal banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_Fetcher_l362_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grant_reg' using encoding 'one-hot' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litespiphy_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
      axi_fsm_write_data |                              001 |                              011
  axi_fsm_write_complete |                              010 |                              100
       axi_fsm_read_data |                              011 |                              001
   axi_fsm_read_complete |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_axi_fsm_reg_reg' using encoding 'sequential' in module 'CFG_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
      axi_fsm_write_data |                              001 |                              011
  axi_fsm_write_complete |                              010 |                              100
       axi_fsm_read_data |                              011 |                              001
   axi_fsm_read_complete |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'f_axi_fsm_reg_reg' using encoding 'sequential' in module 'CFG_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WR_WAIT_ADDR |                              001 |                              000
           WR_WRITE_ADDR |                              010 |                              001
           WR_WRITE_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'one-hot' in module 'axilite_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RD_WAIT_ADDR |                               00 |                              000
            RD_READ_ADDR |                               01 |                              001
            RD_DRIVE_RDY |                               10 |                              010
            RD_READ_DATA |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_rd_state_reg' using encoding 'sequential' in module 'axilite_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RD_WAIT_ADDR |                              001 |                              000
            RD_READ_ADDR |                              010 |                              001
            RD_READ_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_rd_state_reg' using encoding 'one-hot' in module 'axilite_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WR_WAIT_ADDR |                               00 |                              000
           WR_WRITE_ADDR |                               01 |                              001
           WR_WRITE_DATA |                               10 |                              010
        WR_WRITE_WAIT_BK |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'sequential' in module 'axilite_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       AXIS_WAIT_BACKEND |                              001 |                              000
          AXIS_SEND_DATA |                              010 |                              001
        AXIS_SEND_BK_RDY |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_state_reg' using encoding 'one-hot' in module 'axis_master'
WARNING: [Synth 8-327] inferring latch for variable 'bk_ready_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      AXIS_WAIT_FRONTEND |                              001 |                              000
       AXIS_WAIT_BACKEND |                              010 |                              001
        AXIS_SEND_TREADY |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_state_reg' using encoding 'one-hot' in module 'axis_slave'
WARNING: [Synth 8-327] inferring latch for variable 'axis_tready_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           AXI_WAIT_DATA |                              000 |                              000
          AXI_FETCH_DATA |                              001 |                              001
         AXI_DECIDE_DEST |                              010 |                              010
           AXI_MOVE_DATA |                              011 |                              011
            AXI_TRIG_INT |                              100 |                              101
          AXI_SEND_BKEND |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'aa_index_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:364]
WARNING: [Synth 8-327] inferring latch for variable 'do_nothing_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:368]
WARNING: [Synth 8-327] inferring latch for variable 'trig_sm_rd_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:400]
WARNING: [Synth 8-327] inferring latch for variable 'trig_lm_wr_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:432]
WARNING: [Synth 8-327] inferring latch for variable 'trig_lm_rd_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:443]
WARNING: [Synth 8-327] inferring latch for variable 'trig_sm_wr_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:356]
WARNING: [Synth 8-327] inferring latch for variable 'rd_mb_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wr_aa_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_aa_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_unsupp_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_ss_complete_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wr_mb_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wait_rd_data_back_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'trig_int_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:426]
WARNING: [Synth 8-327] inferring latch for variable 'addr_ss_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:419]
WARNING: [Synth 8-327] inferring latch for variable 'data_ss_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:420]
WARNING: [Synth 8-327] inferring latch for variable 'wstrb_ss_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:418]
WARNING: [Synth 8-327] inferring latch for variable 'mb_index_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:358]
WARNING: [Synth 8-327] inferring latch for variable 'bk_sm_valid_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:278]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       SM_WAIT_SEND_DATA |                              001 |                              000
         SM_SEND_BK_DATA |                              010 |                              001
       SM_SEND_DATA_DONE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'one-hot' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'set_bk_ss_ready_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:219]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       SS_WAIT_GET_SECND |                               00 |                              000
           SS_SEND_BKRDY |                               01 |                              001
           SS_WAIT_BKVLD |                               10 |                              010
           SS_SECND_DATA |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ss_secnd_state_reg' using encoding 'sequential' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_ss_valid_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:218]
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_ss_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:226]
WARNING: [Synth 8-327] inferring latch for variable 'get_secnd_data_ss_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:414]
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_done_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:415]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
       axi_fsm_read_data |                              001 |                              001
   axi_fsm_read_complete |                              010 |                              010
      axi_fsm_write_data |                              011 |                              011
  axi_fsm_write_complete |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_fsm_reg_reg' using encoding 'sequential' in module 'LOGIC_ANLZ'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pop_stm_reg' using encoding 'sequential' in module 'LOGIC_ANLZ'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                VROW_C_0 |                               01 |                               01
                main_C_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'EdgeDetect_VerDer_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                HROW_C_0 |                               01 |                               01
                main_C_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'EdgeDetect_HorDer_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                MROW_C_0 |                               01 |                               01
                main_C_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'EdgeDetect_MagAng_run_run_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:410]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:410]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              BRAM_RESET |                              001 |                              001
           AXI_Lite_WAIT |                              010 |                              010
          AXI_Lite_WRITE |                              011 |                              011
           AXI_Lite_READ |                              100 |                              100
                  DO_FIR |                              101 |                              101
            FIR_LAST_ONE |                              110 |                              111
             FIR_WAIT_SM |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:410]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                main_C_0 |                              001 |                              001
                 for_C_0 |                              010 |                              010
                 for_C_1 |                              011 |                              011
                 for_C_2 |                              100 |                              100
                 for_C_3 |                              101 |                              101
                main_C_1 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'In_copy_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000000 |                           000000
*
                main_C_0 |                           000001 |                           000001
                 for_C_0 |                           000010 |                           000010
           BUTTERFLY_C_0 |                           000011 |                           000011
           BUTTERFLY_C_1 |                           000100 |                           000100
           BUTTERFLY_C_2 |                           000101 |                           000101
           BUTTERFLY_C_3 |                           000110 |                           000110
           BUTTERFLY_C_4 |                           000111 |                           000111
           BUTTERFLY_C_5 |                           001000 |                           001000
           BUTTERFLY_C_6 |                           001001 |                           001001
           BUTTERFLY_C_7 |                           001010 |                           001010
           BUTTERFLY_C_8 |                           001011 |                           001011
           BUTTERFLY_C_9 |                           001100 |                           001100
          BUTTERFLY_C_10 |                           001101 |                           001101
          BUTTERFLY_C_11 |                           001110 |                           001110
          BUTTERFLY_C_12 |                           001111 |                           001111
          BUTTERFLY_C_13 |                           010000 |                           010000
          BUTTERFLY_C_14 |                           010001 |                           010001
          BUTTERFLY_C_15 |                           010010 |                           010010
          BUTTERFLY_C_16 |                           010011 |                           010011
          BUTTERFLY_C_17 |                           010100 |                           010100
          BUTTERFLY_C_18 |                           010101 |                           010101
          BUTTERFLY_C_19 |                           010110 |                           010110
          BUTTERFLY_C_20 |                           010111 |                           010111
          BUTTERFLY_C_21 |                           011000 |                           011000
          BUTTERFLY_C_22 |                           011001 |                           011001
          BUTTERFLY_C_23 |                           011010 |                           011010
          BUTTERFLY_C_24 |                           011011 |                           011011
         BUTTERFLY_1_C_0 |                           011100 |                           011100
         BUTTERFLY_1_C_1 |                           011101 |                           011101
         BUTTERFLY_1_C_2 |                           011110 |                           011110
         BUTTERFLY_1_C_3 |                           011111 |                           011111
         BUTTERFLY_1_C_4 |                           100000 |                           100000
         BUTTERFLY_1_C_5 |                           100001 |                           100001
         BUTTERFLY_1_C_6 |                           100010 |                           100010
         BUTTERFLY_1_C_7 |                           100011 |                           100011
         BUTTERFLY_1_C_8 |                           100100 |                           100100
         BUTTERFLY_1_C_9 |                           100101 |                           100101
        BUTTERFLY_1_C_10 |                           100110 |                           100110
        BUTTERFLY_1_C_11 |                           100111 |                           100111
        BUTTERFLY_1_C_12 |                           101000 |                           101000
        BUTTERFLY_1_C_13 |                           101001 |                           101001
        BUTTERFLY_1_C_14 |                           101010 |                           101010
        BUTTERFLY_1_C_15 |                           101011 |                           101011
        BUTTERFLY_1_C_16 |                           101100 |                           101100
        BUTTERFLY_1_C_17 |                           101101 |                           101101
        BUTTERFLY_1_C_18 |                           101110 |                           101110
        BUTTERFLY_1_C_19 |                           101111 |                           101111
        BUTTERFLY_1_C_20 |                           110000 |                           110000
        BUTTERFLY_1_C_21 |                           110001 |                           110001
        BUTTERFLY_1_C_22 |                           110010 |                           110010
        BUTTERFLY_1_C_23 |                           110011 |                           110011
        BUTTERFLY_1_C_24 |                           110100 |                           110100
               for_1_C_0 |                           110101 |                           110101
               for_1_C_1 |                           110110 |                           110110
               for_1_C_2 |                           110111 |                           110111
                main_C_1 |                           111000 |                           111000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'stage_run_run_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 Command |                             0001 |                             0000
                 IN_COPY |                             0010 |                             0001
                OUT_COPY |                             0100 |                             0010
                   RESET |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'USER_PRJ2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 Command |                            00001 |                             0000
                 F_WAIT1 |                            01000 |                             0001
                  F_OUT1 |                            10000 |                             0010
                  F_OUT2 |                            00100 |                             0011
                   U_OUT |                            00010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Out_state_reg' using encoding 'one-hot' in module 'USER_PRJ2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              101
                 iSTATE3 |                            00100 |                              100
                 iSTATE2 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'housekeeping_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                       0000000001 |                             0000
                 iSTATE2 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE0 |                       0000010000 |                             0100
                 iSTATE8 |                       0000100000 |                             0101
                 iSTATE6 |                       0001000000 |                             0110
                 iSTATE5 |                       0010000000 |                             0111
                 iSTATE7 |                       0100000000 |                             1000
                 iSTATE4 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbbd_state_reg' using encoding 'one-hot' in module 'housekeeping'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 3152.086 ; gain = 283.660 ; free physical = 588 ; free virtual = 2107
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_0' (gpio_defaults_block) to 'inst/gpio_defaults_block_1'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_4'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_5'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_6'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_7'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_8'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_9'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_10'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_11'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_12'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_13'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_14'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_15'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_16'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_17'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_18'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_19'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_20'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_21'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_22'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_23'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_24'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_25'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_26'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_27'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_28'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_29'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_30'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_31'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_32'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_33'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_34'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_35'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_36'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_37'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input  106 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 1     
	   2 Input   54 Bit       Adders := 6     
	   3 Input   53 Bit       Adders := 3     
	   2 Input   33 Bit       Adders := 4     
	   5 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 9     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 7     
	   2 Input   11 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 13    
	   3 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 21    
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 32    
	   2 Input    2 Bit       Adders := 18    
	   4 Input    1 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 189   
	   9 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 18    
	   8 Input      1 Bit         XORs := 15    
	   6 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 7     
	               62 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               51 Bit    Registers := 5     
	               50 Bit    Registers := 20    
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 133   
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 79    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 69    
	                3 Bit    Registers := 93    
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 1432  
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              64K Bit	(1024 X 64 bit)          RAMs := 2     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               5K Bit	(80 X 64 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	              352 Bit	(11 X 32 bit)          RAMs := 2     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 11    
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	  57 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   51 Bit        Muxes := 37    
	   2 Input   50 Bit        Muxes := 24    
	   6 Input   38 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	  97 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 4     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 206   
	   3 Input   32 Bit        Muxes := 21    
	   5 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 25    
	   8 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 6     
	   9 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  98 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 3     
	  97 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 3     
	   5 Input   15 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 3     
	  98 Input   13 Bit        Muxes := 38    
	   4 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 14    
	   5 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 24    
	   2 Input   10 Bit        Muxes := 38    
	   2 Input    9 Bit        Muxes := 28    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 151   
	   3 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 11    
	   7 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	 113 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 31    
	  64 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 31    
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 65    
	   4 Input    4 Bit        Muxes := 6     
	   8 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 241   
	   9 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 17    
	   7 Input    3 Bit        Muxes := 1     
	  97 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 38    
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1964  
	   3 Input    1 Bit        Muxes := 49    
	   4 Input    1 Bit        Muxes := 80    
	   6 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 55    
	   7 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 9     
	  97 Input    1 Bit        Muxes := 10    
	  98 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[56]' (FDCE) to 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]'
INFO: [Synth 8-3886] merging instance 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[57]' (FDCE) to 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]'
INFO: [Synth 8-3886] merging instance 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[58]' (FDCE) to 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]'
INFO: [Synth 8-3886] merging instance 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[59]' (FDCE) to 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]'
INFO: [Synth 8-3886] merging instance 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[60]' (FDCE) to 'stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]'
INFO: [Synth 8-5546] ROM "fsm_output" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nl_z_out_21, operation Mode is: A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: Generating DSP nl_z_out_21, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
DSP Report: operator nl_z_out_21 is absorbed into DSP nl_z_out_21.
WARNING: [Synth 8-3917] design stage_run__GB2 has port ap_done_rsc_dat driven by constant 1
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:170]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_run_fsm_inst/FSM_sequential_state_var_reg[1]' (FDCE) to 'U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/reg_crc32_dat_out_triosy_obj_iswt0_cse_reg'
INFO: [Synth 8-4471] merging register 'captured_fifo/csb0_reg_reg' into 'captured_fifo/csb1_reg_reg' [/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v:53]
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[36] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[35] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[34] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[33] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[32] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[31] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[30] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[29] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[28] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[27] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[26] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[25] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[24] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[23] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[22] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[21] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[20] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[19] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[18] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[17] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[16] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[15] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[14] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[13] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[12] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[11] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[10] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[9] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[8] driven by constant 1
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[7] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[6] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[5] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[4] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[3] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[2] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[1] driven by constant 0
WARNING: [Synth 8-3917] design FSIC__GC0 has port io_oeb[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/captured_fifo/wmask0_reg_reg[0]' (FD) to 'U_LOGIC_ANLZ0/captured_fifo/wmask0_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/captured_fifo/wmask0_reg_reg[1]' (FD) to 'U_LOGIC_ANLZ0/captured_fifo/wmask0_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/captured_fifo/wmask0_reg_reg[2]' (FD) to 'U_LOGIC_ANLZ0/captured_fifo/wmask0_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_LOGIC_ANLZ0/\captured_fifo/wmask0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_LOGIC_ANLZ0/\captured_fifo/csb1_reg_reg )
INFO: [Synth 8-3886] merging instance 'U_FSIC_CLKRST0/axis_rst_nr_reg[0]' (FDC) to 'U_FSIC_CLKRST0/axi_reset_nr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[24]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[25]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[26]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[27]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[28]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[29]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'U_LOGIC_ANLZ0/axi_rdata_o_reg[30]' (FDCE) to 'U_LOGIC_ANLZ0/axi_rdata_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'U_FSIC_CLKRST0/axis_rst_nr_reg[1]' (FDC) to 'U_FSIC_CLKRST0/axi_reset_nr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_FSIC_CLKRST0/axis_rst_nr_reg[2]' (FDC) to 'U_FSIC_CLKRST0/axi_reset_nr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[1][31] )
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_raddr_reg[28]' (FDCE) to 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_raddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_raddr_reg[30]' (FDCE) to 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_raddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\bk_lm_raddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_waddr_reg[28]' (FDCE) to 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_waddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_waddr_reg[30]' (FDCE) to 'U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_waddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\bk_lm_waddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/lm/cache_raddr_reg[28]' (FDCE) to 'U_AXIL_AXIS0/lm/cache_raddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/lm/cache_raddr_reg[30]' (FDCE) to 'U_AXIL_AXIS0/lm/cache_raddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/\lm/cache_raddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/lm/cache_waddr_reg[28]' (FDCE) to 'U_AXIL_AXIS0/lm/cache_waddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U_AXIL_AXIS0/lm/cache_waddr_reg[30]' (FDCE) to 'U_AXIL_AXIS0/lm/cache_waddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/\lm/cache_waddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_AXIL_AXIS0/axi_ctrl_logic/\aa_regs_reg[0][31] )
INFO: [Synth 8-5546] ROM "pll_dco_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hkspi_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pll_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "serial_bb_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk1_output_dest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "irq_1_inputsrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwr_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal IBusCachedPlugin_cache/banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal IBusCachedPlugin_cache/ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "\soc/core /VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_MEMORY_STORE_reg'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[0]' (FDSE) to 'soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/\CsrPlugin_interrupt_code_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_rx_phase_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_rx_phase_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_rx_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_rx_phase_reg[0] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[18]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[19]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[0]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[1]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[2]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[3]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[4]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[5]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[6]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[7]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[8]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[10]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[11]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[12]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[13]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[15]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[16]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[17]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[17]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[19]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[21]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[24]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[25]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[26]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[27]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[28]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[28]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[29]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[30]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]' (FDE) to 'soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\soc/core /VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[14]' (FD) to 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[15]' (FD) to 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[12]' (FD) to 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[13]' (FD) to 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[8]' (FD) to 'soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\IBusCachedPlugin_cache/lineLoader_hadError_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_tx_phase_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_tx_phase_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_tx_phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\uart_phy_tx_phase_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface12_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface8_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface7_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface2_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface1_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc/core /\interface19_bank_bus_dat_r_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:04:07 . Memory (MB): peak = 3168.098 ; gain = 299.672 ; free physical = 459 ; free virtual = 1608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------+------------+---------------+----------------+
|Module Name                                      | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------+------------+---------------+----------------+
|ROM_1i10_1o14_64308806abd59d677de1cc2043c30c27bd | result     | 1024x14       | LUT            | 
|ROM_1i10_1o14_281e23127cb7ddaedd69e0bbd10d0137bd | result     | 1024x14       | LUT            | 
|ROM_1i10_1o64_a49ff3631daca65e62d175dd412366e6bd | result     | 1024x57       | LUT            | 
|ROM_1i10_1o62_e041a31844d9eff753e17f0437c907cdbd | result     | 1024x57       | LUT            | 
|ROM_1i10_1o64_a49ff3631daca65e62d175dd412366e6bd | result     | 1024x57       | LUT            | 
+-------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_caravel_0_0 | U_SPRAM_0/mem_reg                      | 1 K x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|design_1_caravel_0_0 | U_SPRAM_1/mem_reg                      | 1 K x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|U_USRPRJ0            | U_SPRAM_0/mem_reg                      | 80 x 64(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|U_USRPRJ0            | U_SPRAM_1/mem_reg                      | 80 x 64(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|U_LOGIC_ANLZ0        | captured_fifo/mem_reg                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM256    | RAM_reg                                | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM128    | RAM_reg                                | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv  | IBusCachedPlugin_cache/banks_0_reg     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv  | IBusCachedPlugin_cache/ways_0_tags_reg | 2 x 28(READ_FIRST)     | W |   | 2 x 28(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+---------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+----------------------------+-----------+----------------------+----------------+
|Module Name      | RTL Object                 | Inference | Size (Depth x Width) | Primitives     | 
+-----------------+----------------------------+-----------+----------------------+----------------+
|USER_SUBSYS__GC0 | U_USRPRJ1/tap_RAM/RAM_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|USER_SUBSYS__GC0 | U_USRPRJ1/data_RAM/RAM_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|\soc/core        | storage_1_reg              | Implied   | 16 x 8               | RAM32M x 2     | 
|\soc/core        | storage_reg                | Implied   | 16 x 8               | RAM32M x 2     | 
+-----------------+----------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|stage_run        | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_adder | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_adder | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_adder | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_adder | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:04:18 . Memory (MB): peak = 3168.098 ; gain = 299.672 ; free physical = 342 ; free virtual = 1529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:04:40 . Memory (MB): peak = 3168.098 ; gain = 299.672 ; free physical = 256 ; free virtual = 1444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_caravel_0_0 | U_SPRAM_0/mem_reg                      | 1 K x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|design_1_caravel_0_0 | U_SPRAM_1/mem_reg                      | 1 K x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|U_USRPRJ0            | U_SPRAM_0/mem_reg                      | 80 x 64(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|U_USRPRJ0            | U_SPRAM_1/mem_reg                      | 80 x 64(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|U_LOGIC_ANLZ0        | captured_fifo/mem_reg                  | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM256    | RAM_reg                                | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /RAM128    | RAM_reg                                | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv  | IBusCachedPlugin_cache/banks_0_reg     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\soc/core /VexRiscv  | IBusCachedPlugin_cache/ways_0_tags_reg | 2 x 28(READ_FIRST)     | W |   | 2 x 28(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+---------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------+----------------------------+-----------+----------------------+----------------+
|Module Name      | RTL Object                 | Inference | Size (Depth x Width) | Primitives     | 
+-----------------+----------------------------+-----------+----------------------+----------------+
|USER_SUBSYS__GC0 | U_USRPRJ1/tap_RAM/RAM_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|USER_SUBSYS__GC0 | U_USRPRJ1/data_RAM/RAM_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|\soc/core        | storage_1_reg              | Implied   | 16 x 8               | RAM32M x 2     | 
|\soc/core        | storage_reg                | Implied   | 16 x 8               | RAM32M x 2     | 
+-----------------+----------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_USRPRJ2i_3/U_SPRAM_0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USRPRJ2i_3/U_SPRAM_0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USRPRJ2i_3/U_SPRAM_1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USRPRJ2i_3/U_SPRAM_1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USER_SUBSYS0i_4/U_USRPRJ0/U_SPRAM_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USER_SUBSYS0i_4/U_USRPRJ0/U_SPRAM_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USER_SUBSYS0i_4/U_USRPRJ0/U_SPRAM_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_USER_SUBSYS0i_4/U_USRPRJ0/U_SPRAM_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fsici_5/U_LOGIC_ANLZ0/captured_fifo/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_6/inst/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_6/inst/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_6/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_6/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:23 ; elapsed = 00:05:03 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 346 ; free virtual = 1173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'padframei_19319' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:35 ; elapsed = 00:05:15 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:35 ; elapsed = 00:05:15 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:41 ; elapsed = 00:05:21 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:41 ; elapsed = 00:05:22 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:43 ; elapsed = 00:05:24 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:43 ; elapsed = 00:05:24 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_caravel_0_0 | inst/gpio_control_in_1[10]/shift_register_reg[10]   | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_in_1a[5]/shift_register_reg[10]   | 9      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_bidir_1[1]/shift_register_reg[10] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_bidir_2[2]/shift_register_reg[10] | 9      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_in_2[15]/shift_register_reg[10]   | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+---------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_adder | A'*B'          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_adder | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_adder | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stage_run        | A*B            | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN>>17+A*B   | 30     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | A*B            | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN>>17+A*B   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stage_run        | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   642|
|2     |DSP48E1  |    12|
|4     |LUT1     |   349|
|5     |LUT2     |  2462|
|6     |LUT3     |  2354|
|7     |LUT4     |  2582|
|8     |LUT5     |  4330|
|9     |LUT6     | 12681|
|10    |MUXF7    |  1325|
|11    |MUXF8    |   605|
|12    |RAM16X1S |    64|
|13    |RAM32M   |     4|
|14    |RAMB18E1 |     7|
|16    |RAMB36E1 |     6|
|18    |SRL16E   |    38|
|19    |FDCE     |  5292|
|20    |FDPE     |   320|
|21    |FDRE     |  3236|
|22    |FDSE     |    72|
|23    |LD       |    38|
|24    |LDC      |   101|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:43 ; elapsed = 00:05:24 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 301 ; free virtual = 1159
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 370 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:36 ; elapsed = 00:05:18 . Memory (MB): peak = 3176.102 ; gain = 195.949 ; free physical = 5961 ; free virtual = 6874
Synthesis Optimization Complete : Time (s): cpu = 00:03:47 ; elapsed = 00:05:29 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 5961 ; free virtual = 6878
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3176.102 ; gain = 0.000 ; free physical = 5951 ; free virtual = 6888
INFO: [Netlist 29-17] Analyzing 2804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.102 ; gain = 0.000 ; free physical = 5895 ; free virtual = 6838
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  LD => LDCE: 38 instances
  LDC => LDCE: 101 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Synth Design complete, checksum: 206f5747
INFO: [Common 17-83] Releasing license: Synthesis
617 Infos, 329 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:01 ; elapsed = 00:05:43 . Memory (MB): peak = 3176.102 ; gain = 307.676 ; free physical = 6141 ; free virtual = 7084
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/design_1_caravel_0_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.215 ; gain = 0.000 ; free physical = 6096 ; free virtual = 7089
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/design_1_caravel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_caravel_0_0_utilization_synth.rpt -pb design_1_caravel_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.215 ; gain = 0.000 ; free physical = 5931 ; free virtual = 7010
INFO: [Common 17-206] Exiting Vivado at Mon May 27 09:48:07 2024...
