|lms7_uStream_trx_top
FPGA_LED0 <= alive:inst.beat
clk => alive:inst.clk
clk => clkctrl:inst33.inclk
clk => config_ctrl:inst11.clk
clk => pll_reconfig_module:inst8.clock
clk => debounce:inst24.clk
clk => ddr2:inst1.pll_ref_clk
FPGA_LED2 <= locked.DB_MAX_OUTPUT_PORT_TYPE
unused_pin => inst34.IN0
unused_pin => txtspcfg:inst16.lreset
unused_pin => txtspcfg:inst16.mreset
unused_pin => inst35.IN0
unused_pin => inst36.IN0
unused_pin => ddr2:inst1.global_reset_n
unused_pin => ddr2:inst1.soft_reset_n
FX3_SPI_MOSI => txtspcfg:inst16.sdin
FX3_SPI_MOSI => FPGA_SPI_MOSI.DATAIN
FX3_SPI_SCK => txtspcfg:inst16.sclk
FX3_SPI_SCK => FPGA_SPI_SCK.DATAIN
FX3_FPGA_SNN => txtspcfg:inst16.sen
FX3_FPGA_SNN => miso_mux:inst5.fpga_cs
FX3_SPI_MISO <= out_miso.DB_MAX_OUTPUT_PORT_TYPE
FPGA_SPI_MISO => miso_mux:inst5.ext_miso
FX3_FPGA_GPIO1 => miso_mux:inst5.ext_cs
FX3_FPGA_GPIO1 => FPGA_LMS_CS.DATAIN
FPGA_SPI_SCK <= FX3_SPI_SCK.DB_MAX_OUTPUT_PORT_TYPE
FPGA_SPI_MOSI <= FX3_SPI_MOSI.DB_MAX_OUTPUT_PORT_TYPE
FPGA_LMS_CS <= FX3_FPGA_GPIO1.DB_MAX_OUTPUT_PORT_TYPE
FPGA_DAC_CS <= FX3_FPGA_GPIO3.DB_MAX_OUTPUT_PORT_TYPE
FX3_FPGA_GPIO3 => FPGA_DAC_CS.DATAIN
LMS_RESET <= <VCC>
RPI_GPIO12_miso <= <GND>
TXIQSEL <= outfifo_q[12].DB_MAX_OUTPUT_PORT_TYPE
FX3_FLAGA => slaveFIFO2b_streamINOUT:inst17.flaga
FX3_FLAGB => slaveFIFO2b_streamINOUT:inst17.flagb
FX3_FLAGC => slaveFIFO2b_streamINOUT:inst17.flagc
FX3_FLAGC => RPI_GPIO6.DATAIN
FX3_FLAGD => slaveFIFO2b_streamINOUT:inst17.flagd
FCLK2 <= inst44.DB_MAX_OUTPUT_PORT_TYPE
MCLK2 => inst49.DATAIN
RXIQSEL => iobuff:inst21.datain[12]
RXD[0] => iobuff:inst21.datain[0]
RXD[1] => iobuff:inst21.datain[1]
RXD[2] => iobuff:inst21.datain[2]
RXD[3] => iobuff:inst21.datain[3]
RXD[4] => iobuff:inst21.datain[4]
RXD[5] => iobuff:inst21.datain[5]
RXD[6] => iobuff:inst21.datain[6]
RXD[7] => iobuff:inst21.datain[7]
RXD[8] => iobuff:inst21.datain[8]
RXD[9] => iobuff:inst21.datain[9]
RXD[10] => iobuff:inst21.datain[10]
RXD[11] => iobuff:inst21.datain[11]
FX3_DQ[0] <> slaveFIFO2b_streamINOUT:inst17.fdata[0]
FX3_DQ[1] <> slaveFIFO2b_streamINOUT:inst17.fdata[1]
FX3_DQ[2] <> slaveFIFO2b_streamINOUT:inst17.fdata[2]
FX3_DQ[3] <> slaveFIFO2b_streamINOUT:inst17.fdata[3]
FX3_DQ[4] <> slaveFIFO2b_streamINOUT:inst17.fdata[4]
FX3_DQ[5] <> slaveFIFO2b_streamINOUT:inst17.fdata[5]
FX3_DQ[6] <> slaveFIFO2b_streamINOUT:inst17.fdata[6]
FX3_DQ[7] <> slaveFIFO2b_streamINOUT:inst17.fdata[7]
FX3_DQ[8] <> slaveFIFO2b_streamINOUT:inst17.fdata[8]
FX3_DQ[9] <> slaveFIFO2b_streamINOUT:inst17.fdata[9]
FX3_DQ[10] <> slaveFIFO2b_streamINOUT:inst17.fdata[10]
FX3_DQ[11] <> slaveFIFO2b_streamINOUT:inst17.fdata[11]
FX3_DQ[12] <> slaveFIFO2b_streamINOUT:inst17.fdata[12]
FX3_DQ[13] <> slaveFIFO2b_streamINOUT:inst17.fdata[13]
FX3_DQ[14] <> slaveFIFO2b_streamINOUT:inst17.fdata[14]
FX3_DQ[15] <> slaveFIFO2b_streamINOUT:inst17.fdata[15]
mem_clk[0] <> ddr2:inst1.mem_clk[0]
mem_clk_n[0] <> ddr2:inst1.mem_clk_n[0]
mem_dq[0] <> ddr2:inst1.mem_dq[0]
mem_dq[1] <> ddr2:inst1.mem_dq[1]
mem_dq[2] <> ddr2:inst1.mem_dq[2]
mem_dq[3] <> ddr2:inst1.mem_dq[3]
mem_dq[4] <> ddr2:inst1.mem_dq[4]
mem_dq[5] <> ddr2:inst1.mem_dq[5]
mem_dq[6] <> ddr2:inst1.mem_dq[6]
mem_dq[7] <> ddr2:inst1.mem_dq[7]
mem_dq[8] <> ddr2:inst1.mem_dq[8]
mem_dq[9] <> ddr2:inst1.mem_dq[9]
mem_dq[10] <> ddr2:inst1.mem_dq[10]
mem_dq[11] <> ddr2:inst1.mem_dq[11]
mem_dq[12] <> ddr2:inst1.mem_dq[12]
mem_dq[13] <> ddr2:inst1.mem_dq[13]
mem_dq[14] <> ddr2:inst1.mem_dq[14]
mem_dq[15] <> ddr2:inst1.mem_dq[15]
mem_dqs[0] <> ddr2:inst1.mem_dqs[0]
mem_dqs[1] <> ddr2:inst1.mem_dqs[1]
MCLK1 => fifo_read:inst25.clk
MCLK1 => fifo_32to16:inst29.rdclk
MCLK1 => inst99.DATAIN
FX3_PCLK <= slaveFIFO2b_streamINOUT:inst17.clk_out
FX3_SLCSn <= slaveFIFO2b_streamINOUT:inst17.slcs
FX3_SLWRn <= slaveFIFO2b_streamINOUT:inst17.slwr
FX3_SLOEn <= slaveFIFO2b_streamINOUT:inst17.sloe
FX3_SLRDn <= slrd.DB_MAX_OUTPUT_PORT_TYPE
FX3_PKTENDn <= slaveFIFO2b_streamINOUT:inst17.pktend
mem_cas_n <= ddr2:inst1.mem_cas_n
mem_ras_n <= ddr2:inst1.mem_ras_n
mem_we_n <= ddr2:inst1.mem_we_n
FPGA_LED1 <= local_init_done.DB_MAX_OUTPUT_PORT_TYPE
RPI_GPIO16_cs <= <GND>
RPI_GPIO20_mosi <= <GND>
RPI_GPIO21_sclk <= infifo_wr.DB_MAX_OUTPUT_PORT_TYPE
RPI_GPIO26 <= stream_load.DB_MAX_OUTPUT_PORT_TYPE
RPI_GPIO19 <= stream_rxen.DB_MAX_OUTPUT_PORT_TYPE
RPI_GPIO6 <= FX3_FLAGC.DB_MAX_OUTPUT_PORT_TYPE
RPI_GPIO13 <= <GND>
FX3_GPIO5 <= stream_load.DB_MAX_OUTPUT_PORT_TYPE
RPI_MOSI <= stream_load_sl.DB_MAX_OUTPUT_PORT_TYPE
RPI_MISO <= stream_txen.DB_MAX_OUTPUT_PORT_TYPE
RPI_SCLK <= infifo_rusedw[0].DB_MAX_OUTPUT_PORT_TYPE
RPI_SDA1 <= <GND>
RPI_GCLK <= inst30.DB_MAX_OUTPUT_PORT_TYPE
RPI_GEN0 <= <GND>
RPI_GEN3 <= <GND>
RPI_ID_SD <= locked.DB_MAX_OUTPUT_PORT_TYPE
RPI_GEN4 <= <GND>
FCLK1 <= inst50.DB_MAX_OUTPUT_PORT_TYPE
FX3_A[0] <= slaveFIFO2b_streamINOUT:inst17.faddr[0]
FX3_A[1] <= slaveFIFO2b_streamINOUT:inst17.faddr[1]
mem_addr[0] <= ddr2:inst1.mem_addr[0]
mem_addr[1] <= ddr2:inst1.mem_addr[1]
mem_addr[2] <= ddr2:inst1.mem_addr[2]
mem_addr[3] <= ddr2:inst1.mem_addr[3]
mem_addr[4] <= ddr2:inst1.mem_addr[4]
mem_addr[5] <= ddr2:inst1.mem_addr[5]
mem_addr[6] <= ddr2:inst1.mem_addr[6]
mem_addr[7] <= ddr2:inst1.mem_addr[7]
mem_addr[8] <= ddr2:inst1.mem_addr[8]
mem_addr[9] <= ddr2:inst1.mem_addr[9]
mem_addr[10] <= ddr2:inst1.mem_addr[10]
mem_addr[11] <= ddr2:inst1.mem_addr[11]
mem_addr[12] <= ddr2:inst1.mem_addr[12]
mem_ba[0] <= ddr2:inst1.mem_ba[0]
mem_ba[1] <= ddr2:inst1.mem_ba[1]
mem_cke[0] <= ddr2:inst1.mem_cke[0]
mem_cs_n[0] <= ddr2:inst1.mem_cs_n[0]
mem_dm[0] <= ddr2:inst1.mem_dm[0]
mem_dm[1] <= ddr2:inst1.mem_dm[1]
mem_odt[0] <= ddr2:inst1.mem_odt[0]
TXD[0] <= outfifo_q[0].DB_MAX_OUTPUT_PORT_TYPE
TXD[1] <= outfifo_q[1].DB_MAX_OUTPUT_PORT_TYPE
TXD[2] <= outfifo_q[2].DB_MAX_OUTPUT_PORT_TYPE
TXD[3] <= outfifo_q[3].DB_MAX_OUTPUT_PORT_TYPE
TXD[4] <= outfifo_q[4].DB_MAX_OUTPUT_PORT_TYPE
TXD[5] <= outfifo_q[5].DB_MAX_OUTPUT_PORT_TYPE
TXD[6] <= outfifo_q[6].DB_MAX_OUTPUT_PORT_TYPE
TXD[7] <= outfifo_q[7].DB_MAX_OUTPUT_PORT_TYPE
TXD[8] <= outfifo_q[8].DB_MAX_OUTPUT_PORT_TYPE
TXD[9] <= outfifo_q[9].DB_MAX_OUTPUT_PORT_TYPE
TXD[10] <= outfifo_q[10].DB_MAX_OUTPUT_PORT_TYPE
TXD[11] <= outfifo_q[11].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|alive:inst
rst => cnt[0].PRESET
rst => cnt[1].PRESET
rst => cnt[2].PRESET
rst => cnt[3].PRESET
rst => cnt[4].PRESET
rst => cnt[5].PRESET
rst => cnt[6].PRESET
rst => cnt[7].PRESET
rst => cnt[8].PRESET
rst => cnt[9].PRESET
rst => cnt[10].PRESET
rst => cnt[11].PRESET
rst => cnt[12].PRESET
rst => cnt[13].PRESET
rst => cnt[14].PRESET
rst => cnt[15].PRESET
rst => cnt[16].PRESET
rst => cnt[17].PRESET
rst => cnt[18].PRESET
rst => cnt[19].PRESET
rst => cnt[20].PRESET
rst => cnt[21].PRESET
rst => cnt[22].PRESET
rst => cnt[23].PRESET
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
beat <= cnt[23].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll2:inst32
areset => altpll:altpll_component.areset
configupdate => altpll:altpll_component.configupdate
inclk0 => altpll:altpll_component.inclk[0]
pfdena => altpll:altpll_component.pfdena
phasecounterselect[0] => altpll:altpll_component.phasecounterselect[0]
phasecounterselect[1] => altpll:altpll_component.phasecounterselect[1]
phasecounterselect[2] => altpll:altpll_component.phasecounterselect[2]
phasestep => altpll:altpll_component.phasestep
phaseupdown => altpll:altpll_component.phaseupdown
scanclk => altpll:altpll_component.scanclk
scanclkena => altpll:altpll_component.scanclkena
scandata => altpll:altpll_component.scandata
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
locked <= altpll:altpll_component.locked
phasedone <= altpll:altpll_component.phasedone
scandataout <= altpll:altpll_component.scandataout
scandone <= altpll:altpll_component.scandone


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component
inclk[0] => pll2_altpll:auto_generated.inclk[0]
inclk[1] => pll2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll2_altpll:auto_generated.areset
pfdena => pll2_altpll:auto_generated.pfdena
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => pll2_altpll:auto_generated.scanclk
scanclkena => pll2_altpll:auto_generated.scanclkena
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => pll2_altpll:auto_generated.scandata
phasecounterselect[0] => pll2_altpll:auto_generated.phasecounterselect[0]
phasecounterselect[1] => pll2_altpll:auto_generated.phasecounterselect[1]
phasecounterselect[2] => pll2_altpll:auto_generated.phasecounterselect[2]
phaseupdown => pll2_altpll:auto_generated.phaseupdown
phasestep => pll2_altpll:auto_generated.phasestep
configupdate => pll2_altpll:auto_generated.configupdate
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll2_altpll:auto_generated.locked
scandataout <= pll2_altpll:auto_generated.scandataout
scandone <= pll2_altpll:auto_generated.scandone
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= pll2_altpll:auto_generated.phasedone
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated
areset => comb.IN0
areset => pll_lock_sync.ACLR
areset => phasedone_state.ACLR
areset => internal_phasestep.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
configupdate => pll1.CONFIGUPDATE
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
pfdena => pll1.PFDENA
phasecounterselect[0] => remap_decoy_le3a_0.DATAIN
phasecounterselect[1] => remap_decoy_le3a_1.DATAIN
phasecounterselect[2] => remap_decoy_le3a_2.DATAIN
phasedone <= phasedone.DB_MAX_OUTPUT_PORT_TYPE
phasestep => comb.IN1
phaseupdown => pll1.PHASEUPDOWN
scanclk => scanclk.IN2
scanclkena => pll1.SCANCLKENA
scandata => pll1.SCANDATA
scandataout <= pll1.SCANDATAOUT
scandone <= pll1.SCANDONE


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2
combout <= le_comb8.COMBOUT
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4
combout <= le_comb9.COMBOUT
dataa => le_comb9.DATAA
datab => le_comb9.DATAB
datac => le_comb9.DATAC
datad => ~NO_FANOUT~


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5
combout <= le_comb10.COMBOUT
dataa => le_comb10.DATAA
datab => le_comb10.DATAB
datac => le_comb10.DATAC
datad => ~NO_FANOUT~


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit.OUTPUTSELECT
cnt_en => counter_reg_bit.OUTPUTSELECT
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|pll2_cmpr:cmpr12
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire.IN0
dataa[1] => aneb_result_wire.IN0
datab[0] => aneb_result_wire.IN1
datab[1] => aneb_result_wire.IN1


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep
aclr => counter_reg_bit[2].ACLR
aclr => counter_reg_bit[1].ACLR
aclr => counter_reg_bit[0].ACLR
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit.OUTPUTSELECT
cnt_en => counter_reg_bit.OUTPUTSELECT
cnt_en => counter_reg_bit.OUTPUTSELECT
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll2:inst32|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|pll2_cmpr1:cmpr14
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire.IN0
dataa[1] => data_wire.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire.IN1
datab[1] => data_wire.IN1
datab[2] => data_wire[1].IN1


|lms7_uStream_trx_top|clkctrl:inst33
inclk => clkctrl_altclkctrl_0:altclkctrl_0.inclk
outclk <= clkctrl_altclkctrl_0:altclkctrl_0.outclk


|lms7_uStream_trx_top|clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component.outclk


|lms7_uStream_trx_top|clkctrl:inst33|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|lms7_uStream_trx_top|pll_reconfig_module:inst8
clock => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.clock
counter_param[0] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_param[0]
counter_param[1] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_param[1]
counter_param[2] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_param[2]
counter_type[0] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_type[0]
counter_type[1] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_type[1]
counter_type[2] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_type[2]
counter_type[3] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.counter_type[3]
data_in[0] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[0]
data_in[1] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[1]
data_in[2] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[2]
data_in[3] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[3]
data_in[4] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[4]
data_in[5] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[5]
data_in[6] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[6]
data_in[7] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[7]
data_in[8] => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_in[8]
pll_areset_in => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_areset_in
pll_scandataout => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_scandataout
pll_scandone => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_scandone
read_param => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.read_param
reconfig => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.reconfig
reset => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.reset
reset_rom_address => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.reset_rom_address
rom_data_in => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_data_in
write_from_rom => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.write_from_rom
write_param => pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.write_param
busy <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.busy
data_out[0] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[0]
data_out[1] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[1]
data_out[2] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[2]
data_out[3] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[3]
data_out[4] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[4]
data_out[5] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[5]
data_out[6] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[6]
data_out[7] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[7]
data_out[8] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.data_out[8]
pll_areset <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_areset
pll_configupdate <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_configupdate
pll_scanclk <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_scanclk
pll_scanclkena <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_scanclkena
pll_scandata <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.pll_scandata
rom_address_out[0] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[0]
rom_address_out[1] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[1]
rom_address_out[2] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[2]
rom_address_out[3] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[3]
rom_address_out[4] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[4]
rom_address_out[5] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[5]
rom_address_out[6] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[6]
rom_address_out[7] <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.rom_address_out[7]
write_rom_ena <= pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component.write_rom_ena


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
clock => altsyncram:altsyncram4.clock0
clock => write_nominal_state.CLK
clock => write_init_state.CLK
clock => write_init_nominal_state.CLK
clock => write_data_state.CLK
clock => tmp_seq_ena_state.CLK
clock => tmp_nominal_data_out_state.CLK
clock => shift_reg17.CLK
clock => shift_reg16.CLK
clock => shift_reg15.CLK
clock => shift_reg14.CLK
clock => shift_reg13.CLK
clock => shift_reg12.CLK
clock => shift_reg11.CLK
clock => shift_reg10.CLK
clock => shift_reg9.CLK
clock => shift_reg8.CLK
clock => shift_reg7.CLK
clock => shift_reg6.CLK
clock => shift_reg5.CLK
clock => shift_reg4.CLK
clock => shift_reg3.CLK
clock => shift_reg2.CLK
clock => shift_reg1.CLK
clock => shift_reg0.CLK
clock => rom_second_state.CLK
clock => rom_second_last_state.CLK
clock => rom_last_state.CLK
clock => rom_init_state.CLK
clock => rom_first_state.CLK
clock => rom_data_state.CLK
clock => reset_state.CLK
clock => reconfig_wait_state.CLK
clock => reconfig_seq_ena_state.CLK
clock => reconfig_seq_data_state.CLK
clock => reconfig_post_state.CLK
clock => reconfig_init_state.CLK
clock => reconfig_counter_state.CLK
clock => read_last_state.CLK
clock => read_last_nominal_state.CLK
clock => read_init_state.CLK
clock => read_init_nominal_state.CLK
clock => read_first_state.CLK
clock => read_first_nominal_state.CLK
clock => read_data_state.CLK
clock => read_data_nominal_state.CLK
clock => nominal_data17.CLK
clock => nominal_data16.CLK
clock => nominal_data15.CLK
clock => nominal_data14.CLK
clock => nominal_data13.CLK
clock => nominal_data12.CLK
clock => nominal_data11.CLK
clock => nominal_data10.CLK
clock => nominal_data9.CLK
clock => nominal_data8.CLK
clock => nominal_data7.CLK
clock => nominal_data6.CLK
clock => nominal_data5.CLK
clock => nominal_data4.CLK
clock => nominal_data3.CLK
clock => nominal_data2.CLK
clock => nominal_data1.CLK
clock => nominal_data0.CLK
clock => idle_state.CLK
clock => counter_type_latch_reg[0].CLK
clock => counter_type_latch_reg[1].CLK
clock => counter_type_latch_reg[2].CLK
clock => counter_type_latch_reg[3].CLK
clock => counter_param_latch_reg[0].CLK
clock => counter_param_latch_reg[1].CLK
clock => counter_param_latch_reg[2].CLK
clock => configupdate_state.CLK
clock => configupdate2_state.CLK
clock => C4_ena_state.CLK
clock => C4_data_state.CLK
clock => C3_ena_state.CLK
clock => C3_data_state.CLK
clock => C2_ena_state.CLK
clock => C2_data_state.CLK
clock => C1_ena_state.CLK
clock => C1_data_state.CLK
clock => C0_ena_state.CLK
clock => C0_data_state.CLK
clock => areset_state.CLK
clock => areset_init_state_1.CLK
clock => addr_from_rom2[0].CLK
clock => addr_from_rom2[1].CLK
clock => addr_from_rom2[2].CLK
clock => addr_from_rom2[3].CLK
clock => addr_from_rom2[4].CLK
clock => addr_from_rom2[5].CLK
clock => addr_from_rom2[6].CLK
clock => addr_from_rom2[7].CLK
clock => addr_from_rom[0].CLK
clock => addr_from_rom[1].CLK
clock => addr_from_rom[2].CLK
clock => addr_from_rom[3].CLK
clock => addr_from_rom[4].CLK
clock => addr_from_rom[5].CLK
clock => addr_from_rom[6].CLK
clock => addr_from_rom[7].CLK
clock => lpm_counter:cntr1.clock
clock => lpm_counter:cntr12.clock
clock => lpm_counter:cntr13.clock
clock => lpm_counter:cntr14.clock
clock => lpm_counter:cntr15.clock
clock => lpm_counter:cntr16.clock
clock => lpm_counter:cntr2.clock
clock => lpm_counter:cntr3.clock
clock => pll_scanclk.DATAIN
clock => configupdate3_state.CLK
counter_param[0] => read_init_nominal_state.IN1
counter_param[0] => counter_param_latch_reg[0].DATAIN
counter_param[1] => read_init_nominal_state.IN1
counter_param[1] => counter_param_latch_reg[1].DATAIN
counter_param[2] => read_init_nominal_state.IN1
counter_param[2] => counter_param_latch_reg[2].DATAIN
counter_type[0] => counter_type_latch_reg[0].DATAIN
counter_type[1] => read_init_nominal_state.IN1
counter_type[1] => counter_type_latch_reg[1].DATAIN
counter_type[2] => read_init_nominal_state.IN0
counter_type[2] => counter_type_latch_reg[2].DATAIN
counter_type[3] => read_init_nominal_state.IN1
counter_type[3] => counter_type_latch_reg[3].DATAIN
data_in[0] => wire_w_lg_shift_reg_load_enable187w[0].IN1
data_in[0] => nominal_data8.DATAIN
data_in[0] => lpm_add_sub:add_sub6.cin
data_in[0] => lpm_compare:cmpr7.dataa[0]
data_in[1] => wire_w_lg_shift_reg_load_enable179w[0].IN1
data_in[1] => nominal_data9.DATAIN
data_in[1] => lpm_add_sub:add_sub6.dataa[0]
data_in[1] => lpm_compare:cmpr7.dataa[1]
data_in[2] => wire_w_lg_shift_reg_load_enable171w[0].IN1
data_in[2] => nominal_data10.DATAIN
data_in[2] => lpm_add_sub:add_sub6.dataa[1]
data_in[2] => lpm_compare:cmpr7.dataa[2]
data_in[3] => wire_w_lg_shift_reg_load_enable163w[0].IN1
data_in[3] => nominal_data11.DATAIN
data_in[3] => lpm_add_sub:add_sub6.dataa[2]
data_in[3] => lpm_compare:cmpr7.dataa[3]
data_in[4] => wire_w_lg_shift_reg_load_enable155w[0].IN1
data_in[4] => nominal_data12.DATAIN
data_in[4] => lpm_add_sub:add_sub6.dataa[3]
data_in[4] => lpm_compare:cmpr7.dataa[4]
data_in[5] => wire_w_lg_shift_reg_load_enable147w[0].IN1
data_in[5] => nominal_data13.DATAIN
data_in[5] => lpm_add_sub:add_sub6.dataa[4]
data_in[5] => lpm_compare:cmpr7.dataa[5]
data_in[6] => wire_w_lg_shift_reg_load_enable139w[0].IN1
data_in[6] => nominal_data14.DATAIN
data_in[6] => lpm_add_sub:add_sub6.dataa[5]
data_in[6] => lpm_compare:cmpr7.dataa[6]
data_in[7] => wire_w_lg_shift_reg_load_enable131w[0].IN1
data_in[7] => nominal_data15.DATAIN
data_in[7] => lpm_add_sub:add_sub6.dataa[6]
data_in[7] => lpm_compare:cmpr7.dataa[7]
data_in[8] => wire_w_lg_shift_reg_load_enable123w[0].IN1
data_in[8] => nominal_data16.DATAIN
data_in[8] => lpm_add_sub:add_sub6.dataa[7]
data_out[0] <= wire_shift_reg_w_lg_w_lg_q218w219w.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= wire_shift_reg_w_lg_w_lg_q224w225w.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= wire_shift_reg_w_lg_w_lg_q229w230w.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= wire_shift_reg_w_lg_w_lg_q234w235w.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= wire_shift_reg_w_lg_w_lg_q239w240w.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= wire_shift_reg_w_lg_w_lg_q244w245w.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= wire_shift_reg_w_lg_w_lg_q249w250w.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= wire_shift_reg_w_lg_w_lg_q254w255w.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= wire_shift_reg_w_lg_w_lg_q259w260w.DB_MAX_OUTPUT_PORT_TYPE
pll_areset <= pll_areset.DB_MAX_OUTPUT_PORT_TYPE
pll_areset_in => pll_areset.IN1
pll_configupdate <= pll_configupdate.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclk <= clock.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclkena <= pll_scanclkena.DB_MAX_OUTPUT_PORT_TYPE
pll_scandata <= pll_scandata.DB_MAX_OUTPUT_PORT_TYPE
pll_scandataout => ~NO_FANOUT~
pll_scandone => reconfig_wait_state.IN1
pll_scandone => areset_init_state_1.DATAIN
pll_scandone => wire_reconfig_post_state_w_lg_q1849w[0].IN1
pll_scandone => idle_state.IN1
pll_scandone => wire_reconfig_wait_state_w_lg_q1853w[0].IN1
read_param => input_latch_enable.IN0
read_param => read_init_nominal_state.IN1
read_param => wire_idle_state_w_lg_q1743w[0].IN1
reconfig => reconfig_init_state.IN1
reconfig => wire_idle_state_w_lg_w_lg_w_lg_q1743w1744w1745w[0].IN1
reset => write_nominal_state.ACLR
reset => write_init_state.ACLR
reset => write_init_nominal_state.ACLR
reset => write_data_state.ACLR
reset => shift_reg17.ACLR
reset => shift_reg16.ACLR
reset => shift_reg15.ACLR
reset => shift_reg14.ACLR
reset => shift_reg13.ACLR
reset => shift_reg12.ACLR
reset => shift_reg11.ACLR
reset => shift_reg10.ACLR
reset => shift_reg9.ACLR
reset => shift_reg8.ACLR
reset => shift_reg7.ACLR
reset => shift_reg6.ACLR
reset => shift_reg5.ACLR
reset => shift_reg4.ACLR
reset => shift_reg3.ACLR
reset => shift_reg2.ACLR
reset => shift_reg1.ACLR
reset => shift_reg0.ACLR
reset => rom_second_state.ACLR
reset => rom_second_last_state.ACLR
reset => rom_last_state.ACLR
reset => rom_init_state.ACLR
reset => rom_first_state.ACLR
reset => rom_data_state.ACLR
reset => reset_state.PRESET
reset => reconfig_wait_state.ACLR
reset => reconfig_seq_ena_state.ACLR
reset => reconfig_seq_data_state.ACLR
reset => reconfig_post_state.ACLR
reset => reconfig_init_state.ACLR
reset => reconfig_counter_state.ACLR
reset => read_last_state.ACLR
reset => read_last_nominal_state.ACLR
reset => read_init_state.ACLR
reset => read_init_nominal_state.ACLR
reset => read_first_state.ACLR
reset => read_first_nominal_state.ACLR
reset => read_data_state.ACLR
reset => read_data_nominal_state.ACLR
reset => nominal_data17.ACLR
reset => nominal_data16.ACLR
reset => nominal_data15.ACLR
reset => nominal_data14.ACLR
reset => nominal_data13.ACLR
reset => nominal_data12.ACLR
reset => nominal_data11.ACLR
reset => nominal_data10.ACLR
reset => nominal_data9.ACLR
reset => nominal_data8.ACLR
reset => nominal_data7.ACLR
reset => nominal_data6.ACLR
reset => nominal_data5.ACLR
reset => nominal_data4.ACLR
reset => nominal_data3.ACLR
reset => nominal_data2.ACLR
reset => nominal_data1.ACLR
reset => nominal_data0.ACLR
reset => idle_state.ACLR
reset => counter_type_latch_reg[0].ACLR
reset => counter_type_latch_reg[1].ACLR
reset => counter_type_latch_reg[2].ACLR
reset => counter_type_latch_reg[3].ACLR
reset => counter_param_latch_reg[0].ACLR
reset => counter_param_latch_reg[1].ACLR
reset => counter_param_latch_reg[2].ACLR
reset => areset_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => idle_state.IN1
reset_rom_address => rom_data_state.IN1
reset_rom_address => wire_rom_last_state_w_lg_q1753w[0].IN1
reset_rom_address => rom_second_last_state.IN1
reset_rom_address => wire_rom_second_last_state_w_lg_q1754w[0].IN1
reset_rom_address => rom_second_state.IN1
rom_address_out[0] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[1] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[2] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[3] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[4] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[5] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[6] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[7] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_data_in => wire_w_lg_rom_data_in1946w[0].IN1
write_from_rom => rom_init_state.IN1
write_from_rom => wire_idle_state_w_lg_w_lg_w_lg_w_lg_q1743w1744w1745w1746w[0].IN1
write_param => input_latch_enable.IN1
write_param => shift_reg_load_nominal_enable.IN1
write_param => wire_idle_state_w_lg_w_lg_q1743w1744w[0].IN1
write_rom_ena <= write_rom_ena.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|altsyncram:altsyncram4
wren_a => altsyncram_v1k3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v1k3:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v1k3:auto_generated.address_a[0]
address_a[1] => altsyncram_v1k3:auto_generated.address_a[1]
address_a[2] => altsyncram_v1k3:auto_generated.address_a[2]
address_a[3] => altsyncram_v1k3:auto_generated.address_a[3]
address_a[4] => altsyncram_v1k3:auto_generated.address_a[4]
address_a[5] => altsyncram_v1k3:auto_generated.address_a[5]
address_a[6] => altsyncram_v1k3:auto_generated.address_a[6]
address_a[7] => altsyncram_v1k3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v1k3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v1k3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_v1k3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_a4h:auto_generated.dataa[0]
dataa[1] => add_sub_a4h:auto_generated.dataa[1]
dataa[2] => add_sub_a4h:auto_generated.dataa[2]
dataa[3] => add_sub_a4h:auto_generated.dataa[3]
dataa[4] => add_sub_a4h:auto_generated.dataa[4]
dataa[5] => add_sub_a4h:auto_generated.dataa[5]
dataa[6] => add_sub_a4h:auto_generated.dataa[6]
dataa[7] => add_sub_a4h:auto_generated.dataa[7]
dataa[8] => add_sub_a4h:auto_generated.dataa[8]
datab[0] => add_sub_a4h:auto_generated.datab[0]
datab[1] => add_sub_a4h:auto_generated.datab[1]
datab[2] => add_sub_a4h:auto_generated.datab[2]
datab[3] => add_sub_a4h:auto_generated.datab[3]
datab[4] => add_sub_a4h:auto_generated.datab[4]
datab[5] => add_sub_a4h:auto_generated.datab[5]
datab[6] => add_sub_a4h:auto_generated.datab[6]
datab[7] => add_sub_a4h:auto_generated.datab[7]
datab[8] => add_sub_a4h:auto_generated.datab[8]
cin => add_sub_a4h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_a4h:auto_generated.result[0]
result[1] <= add_sub_a4h:auto_generated.result[1]
result[2] <= add_sub_a4h:auto_generated.result[2]
result[3] <= add_sub_a4h:auto_generated.result[3]
result[4] <= add_sub_a4h:auto_generated.result[4]
result[5] <= add_sub_a4h:auto_generated.result[5]
result[6] <= add_sub_a4h:auto_generated.result[6]
result[7] <= add_sub_a4h:auto_generated.result[7]
result[8] <= add_sub_a4h:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_add_sub:add_sub5|add_sub_a4h:auto_generated
cin => op_1.IN18
cin => op_1.IN19
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_djg:auto_generated.dataa[0]
dataa[1] => add_sub_djg:auto_generated.dataa[1]
dataa[2] => add_sub_djg:auto_generated.dataa[2]
dataa[3] => add_sub_djg:auto_generated.dataa[3]
dataa[4] => add_sub_djg:auto_generated.dataa[4]
dataa[5] => add_sub_djg:auto_generated.dataa[5]
dataa[6] => add_sub_djg:auto_generated.dataa[6]
dataa[7] => add_sub_djg:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
cin => add_sub_djg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_djg:auto_generated.result[0]
result[1] <= add_sub_djg:auto_generated.result[1]
result[2] <= add_sub_djg:auto_generated.result[2]
result[3] <= add_sub_djg:auto_generated.result[3]
result[4] <= add_sub_djg:auto_generated.result[4]
result[5] <= add_sub_djg:auto_generated.result[5]
result[6] <= add_sub_djg:auto_generated.result[6]
result[7] <= add_sub_djg:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_add_sub:add_sub6|add_sub_djg:auto_generated
cin => op_1.IN16
cin => op_1.IN17
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_compare:cmpr7
dataa[0] => cmpr_a2i:auto_generated.dataa[0]
dataa[1] => cmpr_a2i:auto_generated.dataa[1]
dataa[2] => cmpr_a2i:auto_generated.dataa[2]
dataa[3] => cmpr_a2i:auto_generated.dataa[3]
dataa[4] => cmpr_a2i:auto_generated.dataa[4]
dataa[5] => cmpr_a2i:auto_generated.dataa[5]
dataa[6] => cmpr_a2i:auto_generated.dataa[6]
dataa[7] => cmpr_a2i:auto_generated.dataa[7]
datab[0] => cmpr_a2i:auto_generated.datab[0]
datab[1] => cmpr_a2i:auto_generated.datab[1]
datab[2] => cmpr_a2i:auto_generated.datab[2]
datab[3] => cmpr_a2i:auto_generated.datab[3]
datab[4] => cmpr_a2i:auto_generated.datab[4]
datab[5] => cmpr_a2i:auto_generated.datab[5]
datab[6] => cmpr_a2i:auto_generated.datab[6]
datab[7] => cmpr_a2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_a2i:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_compare:cmpr7|cmpr_a2i:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr1
clock => cntr_6jo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6jo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_6jo:auto_generated.sload
data[0] => cntr_6jo:auto_generated.data[0]
data[1] => cntr_6jo:auto_generated.data[1]
data[2] => cntr_6jo:auto_generated.data[2]
data[3] => cntr_6jo:auto_generated.data[3]
data[4] => cntr_6jo:auto_generated.data[4]
data[5] => cntr_6jo:auto_generated.data[5]
data[6] => cntr_6jo:auto_generated.data[6]
data[7] => cntr_6jo:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_6jo:auto_generated.q[0]
q[1] <= cntr_6jo:auto_generated.q[1]
q[2] <= cntr_6jo:auto_generated.q[2]
q[3] <= cntr_6jo:auto_generated.q[3]
q[4] <= cntr_6jo:auto_generated.q[4]
q[5] <= cntr_6jo:auto_generated.q[5]
q[6] <= cntr_6jo:auto_generated.q[6]
q[7] <= cntr_6jo:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_6jo:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr12
clock => cntr_6jo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6jo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_6jo:auto_generated.sload
data[0] => cntr_6jo:auto_generated.data[0]
data[1] => cntr_6jo:auto_generated.data[1]
data[2] => cntr_6jo:auto_generated.data[2]
data[3] => cntr_6jo:auto_generated.data[3]
data[4] => cntr_6jo:auto_generated.data[4]
data[5] => cntr_6jo:auto_generated.data[5]
data[6] => cntr_6jo:auto_generated.data[6]
data[7] => cntr_6jo:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_6jo:auto_generated.q[0]
q[1] <= cntr_6jo:auto_generated.q[1]
q[2] <= cntr_6jo:auto_generated.q[2]
q[3] <= cntr_6jo:auto_generated.q[3]
q[4] <= cntr_6jo:auto_generated.q[4]
q[5] <= cntr_6jo:auto_generated.q[5]
q[6] <= cntr_6jo:auto_generated.q[6]
q[7] <= cntr_6jo:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_6jo:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr13
clock => cntr_rfo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_rfo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_rfo:auto_generated.sload
data[0] => cntr_rfo:auto_generated.data[0]
data[1] => cntr_rfo:auto_generated.data[1]
data[2] => cntr_rfo:auto_generated.data[2]
data[3] => cntr_rfo:auto_generated.data[3]
data[4] => cntr_rfo:auto_generated.data[4]
data[5] => cntr_rfo:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= cntr_rfo:auto_generated.q[0]
q[1] <= cntr_rfo:auto_generated.q[1]
q[2] <= cntr_rfo:auto_generated.q[2]
q[3] <= cntr_rfo:auto_generated.q[3]
q[4] <= cntr_rfo:auto_generated.q[4]
q[5] <= cntr_rfo:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_rfo:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[5].IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr14
clock => cntr_tfo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_tfo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_tfo:auto_generated.sload
data[0] => cntr_tfo:auto_generated.data[0]
data[1] => cntr_tfo:auto_generated.data[1]
data[2] => cntr_tfo:auto_generated.data[2]
data[3] => cntr_tfo:auto_generated.data[3]
data[4] => cntr_tfo:auto_generated.data[4]
data[5] => cntr_tfo:auto_generated.data[5]
data[6] => cntr_tfo:auto_generated.data[6]
data[7] => cntr_tfo:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_tfo:auto_generated.q[0]
q[1] <= cntr_tfo:auto_generated.q[1]
q[2] <= cntr_tfo:auto_generated.q[2]
q[3] <= cntr_tfo:auto_generated.q[3]
q[4] <= cntr_tfo:auto_generated.q[4]
q[5] <= cntr_tfo:auto_generated.q[5]
q[6] <= cntr_tfo:auto_generated.q[6]
q[7] <= cntr_tfo:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_tfo:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr15
clock => cntr_qfo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qfo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qfo:auto_generated.sload
data[0] => cntr_qfo:auto_generated.data[0]
data[1] => cntr_qfo:auto_generated.data[1]
data[2] => cntr_qfo:auto_generated.data[2]
data[3] => cntr_qfo:auto_generated.data[3]
data[4] => cntr_qfo:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_qfo:auto_generated.q[0]
q[1] <= cntr_qfo:auto_generated.q[1]
q[2] <= cntr_qfo:auto_generated.q[2]
q[3] <= cntr_qfo:auto_generated.q[3]
q[4] <= cntr_qfo:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_qfo:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr16
clock => cntr_6jo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6jo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_6jo:auto_generated.sload
data[0] => cntr_6jo:auto_generated.data[0]
data[1] => cntr_6jo:auto_generated.data[1]
data[2] => cntr_6jo:auto_generated.data[2]
data[3] => cntr_6jo:auto_generated.data[3]
data[4] => cntr_6jo:auto_generated.data[4]
data[5] => cntr_6jo:auto_generated.data[5]
data[6] => cntr_6jo:auto_generated.data[6]
data[7] => cntr_6jo:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_6jo:auto_generated.q[0]
q[1] <= cntr_6jo:auto_generated.q[1]
q[2] <= cntr_6jo:auto_generated.q[2]
q[3] <= cntr_6jo:auto_generated.q[3]
q[4] <= cntr_6jo:auto_generated.q[4]
q[5] <= cntr_6jo:auto_generated.q[5]
q[6] <= cntr_6jo:auto_generated.q[6]
q[7] <= cntr_6jo:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_6jo:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr2
clock => cntr_a9o:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_a9o:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_a9o:auto_generated.sload
data[0] => cntr_a9o:auto_generated.data[0]
data[1] => cntr_a9o:auto_generated.data[1]
data[2] => cntr_a9o:auto_generated.data[2]
data[3] => cntr_a9o:auto_generated.data[3]
data[4] => cntr_a9o:auto_generated.data[4]
data[5] => cntr_a9o:auto_generated.data[5]
data[6] => cntr_a9o:auto_generated.data[6]
data[7] => cntr_a9o:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_a9o:auto_generated.q[0]
q[1] <= cntr_a9o:auto_generated.q[1]
q[2] <= cntr_a9o:auto_generated.q[2]
q[3] <= cntr_a9o:auto_generated.q[3]
q[4] <= cntr_a9o:auto_generated.q[4]
q[5] <= cntr_a9o:auto_generated.q[5]
q[6] <= cntr_a9o:auto_generated.q[6]
q[7] <= cntr_a9o:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_a9o:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr3
clock => cntr_qfo:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qfo:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qfo:auto_generated.sload
data[0] => cntr_qfo:auto_generated.data[0]
data[1] => cntr_qfo:auto_generated.data[1]
data[2] => cntr_qfo:auto_generated.data[2]
data[3] => cntr_qfo:auto_generated.data[3]
data[4] => cntr_qfo:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_qfo:auto_generated.q[0]
q[1] <= cntr_qfo:auto_generated.q[1]
q[2] <= cntr_qfo:auto_generated.q[2]
q[3] <= cntr_qfo:auto_generated.q[3]
q[4] <= cntr_qfo:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_qfo:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_decode:decode11
data[0] => decode_mng:auto_generated.data[0]
data[1] => decode_mng:auto_generated.data[1]
data[2] => decode_mng:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_mng:auto_generated.eq[0]
eq[1] <= decode_mng:auto_generated.eq[1]
eq[2] <= decode_mng:auto_generated.eq[2]
eq[3] <= decode_mng:auto_generated.eq[3]
eq[4] <= decode_mng:auto_generated.eq[4]


|lms7_uStream_trx_top|pll_reconfig_module:inst8|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component|lpm_decode:decode11|decode_mng:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|config_ctrl:inst11
clk => q_r.CLK
clk => fall_r[0].CLK
clk => fall_r[1].CLK
clk => addr_r[0].CLK
clk => addr_r[1].CLK
clk => addr_r[2].CLK
clk => addr_r[3].CLK
clk => addr_r[4].CLK
clk => addr_r[5].CLK
clk => addr_r[6].CLK
clk => addr_r[7].CLK
clk => clk_ctrl_r.CLK
clk => state_r~1.DATAIN
rst => q_r.ACLR
rst => fall_r[0].ACLR
rst => fall_r[1].ACLR
rst => addr_r[0].ACLR
rst => addr_r[1].ACLR
rst => addr_r[2].ACLR
rst => addr_r[3].ACLR
rst => addr_r[4].ACLR
rst => addr_r[5].ACLR
rst => addr_r[6].ACLR
rst => addr_r[7].ACLR
rst => clk_ctrl_r.ACLR
rst => state_r~3.DATAIN
busy => Selector1.IN3
busy => Selector2.IN3
busy => ctrl_proc.IN1
busy => clk_ctrl_n.OUTPUTSELECT
busy => Selector0.IN1
busy => state_n.s1.DATAB
addr[0] => addr_r[0].DATAIN
addr[1] => addr_r[1].DATAIN
addr[2] => addr_r[2].DATAIN
addr[3] => addr_r[3].DATAIN
addr[4] => addr_r[4].DATAIN
addr[5] => addr_r[5].DATAIN
addr[6] => addr_r[6].DATAIN
addr[7] => addr_r[7].DATAIN
rd_data => q_r.ENA
spi_data[0] => Mux0.IN255
spi_data[1] => Mux0.IN254
spi_data[2] => Mux0.IN253
spi_data[3] => Mux0.IN252
spi_data[4] => Mux0.IN251
spi_data[5] => Mux0.IN250
spi_data[6] => Mux0.IN249
spi_data[7] => Mux0.IN248
spi_data[8] => Mux0.IN247
spi_data[9] => Mux0.IN246
spi_data[10] => Mux0.IN245
spi_data[11] => Mux0.IN244
spi_data[12] => Mux0.IN243
spi_data[13] => Mux0.IN242
spi_data[14] => Mux0.IN241
spi_data[15] => Mux0.IN240
spi_data[16] => Mux0.IN239
spi_data[17] => Mux0.IN238
spi_data[18] => Mux0.IN237
spi_data[19] => Mux0.IN236
spi_data[20] => Mux0.IN235
spi_data[21] => Mux0.IN234
spi_data[22] => Mux0.IN233
spi_data[23] => Mux0.IN232
spi_data[24] => Mux0.IN231
spi_data[25] => Mux0.IN230
spi_data[26] => Mux0.IN229
spi_data[27] => Mux0.IN228
spi_data[28] => Mux0.IN227
spi_data[29] => Mux0.IN226
spi_data[30] => Mux0.IN225
spi_data[31] => Mux0.IN224
spi_data[32] => Mux0.IN223
spi_data[33] => Mux0.IN222
spi_data[34] => Mux0.IN221
spi_data[35] => Mux0.IN220
spi_data[36] => Mux0.IN219
spi_data[37] => Mux0.IN218
spi_data[38] => Mux0.IN217
spi_data[39] => Mux0.IN216
spi_data[40] => Mux0.IN215
spi_data[41] => Mux0.IN214
spi_data[42] => Mux0.IN213
spi_data[43] => Mux0.IN212
spi_data[44] => Mux0.IN211
spi_data[45] => Mux0.IN210
spi_data[46] => Mux0.IN209
spi_data[47] => Mux0.IN208
spi_data[48] => Mux0.IN207
spi_data[49] => Mux0.IN206
spi_data[50] => Mux0.IN205
spi_data[51] => Mux0.IN204
spi_data[52] => Mux0.IN203
spi_data[53] => Mux0.IN202
spi_data[54] => Mux0.IN201
spi_data[55] => Mux0.IN200
spi_data[56] => Mux0.IN199
spi_data[57] => Mux0.IN198
spi_data[58] => Mux0.IN197
spi_data[59] => Mux0.IN196
spi_data[60] => Mux0.IN195
spi_data[61] => Mux0.IN194
spi_data[62] => Mux0.IN193
spi_data[63] => Mux0.IN192
spi_data[64] => Mux0.IN191
spi_data[65] => Mux0.IN190
spi_data[66] => Mux0.IN189
spi_data[67] => Mux0.IN188
spi_data[68] => Mux0.IN187
spi_data[69] => Mux0.IN186
spi_data[70] => Mux0.IN185
spi_data[71] => Mux0.IN184
spi_data[72] => Mux0.IN183
spi_data[73] => Mux0.IN182
spi_data[74] => Mux0.IN181
spi_data[75] => Mux0.IN180
spi_data[76] => Mux0.IN179
spi_data[77] => Mux0.IN178
spi_data[78] => Mux0.IN177
spi_data[79] => Mux0.IN176
spi_data[80] => Mux0.IN175
spi_data[81] => Mux0.IN174
spi_data[82] => Mux0.IN173
spi_data[83] => Mux0.IN172
spi_data[84] => Mux0.IN171
spi_data[85] => Mux0.IN170
spi_data[86] => Mux0.IN169
spi_data[87] => Mux0.IN168
spi_data[88] => Mux0.IN167
spi_data[89] => Mux0.IN166
spi_data[90] => Mux0.IN165
spi_data[91] => Mux0.IN164
spi_data[92] => Mux0.IN163
spi_data[93] => Mux0.IN162
spi_data[94] => Mux0.IN161
spi_data[95] => Mux0.IN160
spi_data[96] => Mux0.IN159
spi_data[97] => Mux0.IN158
spi_data[98] => Mux0.IN157
spi_data[99] => Mux0.IN156
spi_data[100] => Mux0.IN155
spi_data[101] => Mux0.IN154
spi_data[102] => Mux0.IN153
spi_data[103] => Mux0.IN152
spi_data[104] => Mux0.IN151
spi_data[105] => Mux0.IN150
spi_data[106] => Mux0.IN149
spi_data[107] => Mux0.IN148
spi_data[108] => Mux0.IN147
spi_data[109] => Mux0.IN146
spi_data[110] => Mux0.IN145
spi_data[111] => Mux0.IN144
spi_data[112] => Mux0.IN143
spi_data[113] => Mux0.IN142
spi_data[114] => Mux0.IN141
spi_data[115] => Mux0.IN140
spi_data[116] => Mux0.IN139
spi_data[117] => Mux0.IN138
spi_data[118] => Mux0.IN137
spi_data[119] => Mux0.IN136
spi_data[120] => Mux0.IN135
spi_data[121] => Mux0.IN134
spi_data[122] => Mux0.IN133
spi_data[123] => Mux0.IN132
spi_data[124] => Mux0.IN131
spi_data[125] => Mux0.IN130
spi_data[126] => Mux0.IN129
spi_data[127] => Mux0.IN128
spi_data[128] => Mux0.IN127
spi_data[129] => Mux0.IN126
spi_data[130] => Mux0.IN125
spi_data[131] => Mux0.IN124
spi_data[132] => Mux0.IN123
spi_data[133] => Mux0.IN122
spi_data[134] => Mux0.IN121
spi_data[135] => Mux0.IN120
spi_data[136] => Mux0.IN119
spi_data[137] => Mux0.IN118
spi_data[138] => Mux0.IN117
spi_data[139] => Mux0.IN116
spi_data[140] => Mux0.IN115
spi_data[141] => Mux0.IN114
spi_data[142] => Mux0.IN113
spi_data[143] => Mux0.IN112
en_config => fall_r[0].DATAIN
en_clk <= clk_ctrl_r.DB_MAX_OUTPUT_PORT_TYPE
wr_rom <= wr_rom.DB_MAX_OUTPUT_PORT_TYPE
reconfig <= reconfig.DB_MAX_OUTPUT_PORT_TYPE
config_data <= q_r.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|txtspcfg:inst16
maddress[0] => mcfg32wm_fsm:fsm.address[0]
maddress[1] => mcfg32wm_fsm:fsm.address[1]
maddress[2] => mcfg32wm_fsm:fsm.address[2]
maddress[3] => mcfg32wm_fsm:fsm.address[3]
maddress[4] => mcfg32wm_fsm:fsm.address[4]
maddress[5] => mcfg32wm_fsm:fsm.address[5]
maddress[6] => mcfg32wm_fsm:fsm.address[6]
maddress[7] => mcfg32wm_fsm:fsm.address[7]
maddress[8] => mcfg32wm_fsm:fsm.address[8]
maddress[9] => mcfg32wm_fsm:fsm.address[9]
mimo_en => mcfg32wm_fsm:fsm.mimo_en
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => mem.DATAB
sdin => inst_reg[0].DATAIN
sdin => din_reg[0].DATAIN
sclk => mem[0][0].CLK
sclk => mem[0][1].CLK
sclk => mem[0][2].CLK
sclk => mem[0][3].CLK
sclk => mem[0][4].CLK
sclk => mem[0][5].CLK
sclk => mem[0][6].CLK
sclk => mem[0][7].CLK
sclk => mem[0][8].CLK
sclk => mem[0][9].CLK
sclk => mem[0][10].CLK
sclk => mem[0][11].CLK
sclk => mem[0][12].CLK
sclk => mem[0][13].CLK
sclk => mem[0][14].CLK
sclk => mem[0][15].CLK
sclk => mem[1][0].CLK
sclk => mem[1][1].CLK
sclk => mem[1][2].CLK
sclk => mem[1][3].CLK
sclk => mem[1][4].CLK
sclk => mem[1][5].CLK
sclk => mem[1][6].CLK
sclk => mem[1][7].CLK
sclk => mem[1][8].CLK
sclk => mem[1][9].CLK
sclk => mem[1][10].CLK
sclk => mem[1][11].CLK
sclk => mem[1][12].CLK
sclk => mem[1][13].CLK
sclk => mem[1][14].CLK
sclk => mem[1][15].CLK
sclk => mem[2][0].CLK
sclk => mem[2][1].CLK
sclk => mem[2][2].CLK
sclk => mem[2][3].CLK
sclk => mem[2][4].CLK
sclk => mem[2][5].CLK
sclk => mem[2][6].CLK
sclk => mem[2][7].CLK
sclk => mem[2][8].CLK
sclk => mem[2][9].CLK
sclk => mem[2][10].CLK
sclk => mem[2][11].CLK
sclk => mem[2][12].CLK
sclk => mem[2][13].CLK
sclk => mem[2][14].CLK
sclk => mem[2][15].CLK
sclk => mem[3][0].CLK
sclk => mem[3][1].CLK
sclk => mem[3][2].CLK
sclk => mem[3][3].CLK
sclk => mem[3][4].CLK
sclk => mem[3][5].CLK
sclk => mem[3][6].CLK
sclk => mem[3][7].CLK
sclk => mem[3][8].CLK
sclk => mem[3][9].CLK
sclk => mem[3][10].CLK
sclk => mem[3][11].CLK
sclk => mem[3][12].CLK
sclk => mem[3][13].CLK
sclk => mem[3][14].CLK
sclk => mem[3][15].CLK
sclk => mem[4][0].CLK
sclk => mem[4][1].CLK
sclk => mem[4][2].CLK
sclk => mem[4][3].CLK
sclk => mem[4][4].CLK
sclk => mem[4][5].CLK
sclk => mem[4][6].CLK
sclk => mem[4][7].CLK
sclk => mem[4][8].CLK
sclk => mem[4][9].CLK
sclk => mem[4][10].CLK
sclk => mem[4][11].CLK
sclk => mem[4][12].CLK
sclk => mem[4][13].CLK
sclk => mem[4][14].CLK
sclk => mem[4][15].CLK
sclk => mem[5][0].CLK
sclk => mem[5][1].CLK
sclk => mem[5][2].CLK
sclk => mem[5][3].CLK
sclk => mem[5][4].CLK
sclk => mem[5][5].CLK
sclk => mem[5][6].CLK
sclk => mem[5][7].CLK
sclk => mem[5][8].CLK
sclk => mem[5][9].CLK
sclk => mem[5][10].CLK
sclk => mem[5][11].CLK
sclk => mem[5][12].CLK
sclk => mem[5][13].CLK
sclk => mem[5][14].CLK
sclk => mem[5][15].CLK
sclk => mem[6][0].CLK
sclk => mem[6][1].CLK
sclk => mem[6][2].CLK
sclk => mem[6][3].CLK
sclk => mem[6][4].CLK
sclk => mem[6][5].CLK
sclk => mem[6][6].CLK
sclk => mem[6][7].CLK
sclk => mem[6][8].CLK
sclk => mem[6][9].CLK
sclk => mem[6][10].CLK
sclk => mem[6][11].CLK
sclk => mem[6][12].CLK
sclk => mem[6][13].CLK
sclk => mem[6][14].CLK
sclk => mem[6][15].CLK
sclk => mem[7][0].CLK
sclk => mem[7][1].CLK
sclk => mem[7][2].CLK
sclk => mem[7][3].CLK
sclk => mem[7][4].CLK
sclk => mem[7][5].CLK
sclk => mem[7][6].CLK
sclk => mem[7][7].CLK
sclk => mem[7][8].CLK
sclk => mem[7][9].CLK
sclk => mem[7][10].CLK
sclk => mem[7][11].CLK
sclk => mem[7][12].CLK
sclk => mem[7][13].CLK
sclk => mem[7][14].CLK
sclk => mem[7][15].CLK
sclk => mem[8][0].CLK
sclk => mem[8][1].CLK
sclk => mem[8][2].CLK
sclk => mem[8][3].CLK
sclk => mem[8][4].CLK
sclk => mem[8][5].CLK
sclk => mem[8][6].CLK
sclk => mem[8][7].CLK
sclk => mem[8][8].CLK
sclk => mem[8][9].CLK
sclk => mem[8][10].CLK
sclk => mem[8][11].CLK
sclk => mem[8][12].CLK
sclk => mem[8][13].CLK
sclk => mem[8][14].CLK
sclk => mem[8][15].CLK
sclk => mem[9][0].CLK
sclk => mem[9][1].CLK
sclk => mem[9][2].CLK
sclk => mem[9][3].CLK
sclk => mem[9][4].CLK
sclk => mem[9][5].CLK
sclk => mem[9][6].CLK
sclk => mem[9][7].CLK
sclk => mem[9][8].CLK
sclk => mem[9][9].CLK
sclk => mem[9][10].CLK
sclk => mem[9][11].CLK
sclk => mem[9][12].CLK
sclk => mem[9][13].CLK
sclk => mem[9][14].CLK
sclk => mem[9][15].CLK
sclk => mem[10][0].CLK
sclk => mem[10][1].CLK
sclk => mem[10][2].CLK
sclk => mem[10][3].CLK
sclk => mem[10][4].CLK
sclk => mem[10][5].CLK
sclk => mem[10][6].CLK
sclk => mem[10][7].CLK
sclk => mem[10][8].CLK
sclk => mem[10][9].CLK
sclk => mem[10][10].CLK
sclk => mem[10][11].CLK
sclk => mem[10][12].CLK
sclk => mem[10][13].CLK
sclk => mem[10][14].CLK
sclk => mem[10][15].CLK
sclk => mem[11][0].CLK
sclk => mem[11][1].CLK
sclk => mem[11][2].CLK
sclk => mem[11][3].CLK
sclk => mem[11][4].CLK
sclk => mem[11][5].CLK
sclk => mem[11][6].CLK
sclk => mem[11][7].CLK
sclk => mem[11][8].CLK
sclk => mem[11][9].CLK
sclk => mem[11][10].CLK
sclk => mem[11][11].CLK
sclk => mem[11][12].CLK
sclk => mem[11][13].CLK
sclk => mem[11][14].CLK
sclk => mem[11][15].CLK
sclk => mem[12][0].CLK
sclk => mem[12][1].CLK
sclk => mem[12][2].CLK
sclk => mem[12][3].CLK
sclk => mem[12][4].CLK
sclk => mem[12][5].CLK
sclk => mem[12][6].CLK
sclk => mem[12][7].CLK
sclk => mem[12][8].CLK
sclk => mem[12][9].CLK
sclk => mem[12][10].CLK
sclk => mem[12][11].CLK
sclk => mem[12][12].CLK
sclk => mem[12][13].CLK
sclk => mem[12][14].CLK
sclk => mem[12][15].CLK
sclk => mem[13][0].CLK
sclk => mem[13][1].CLK
sclk => mem[13][2].CLK
sclk => mem[13][3].CLK
sclk => mem[13][4].CLK
sclk => mem[13][5].CLK
sclk => mem[13][6].CLK
sclk => mem[13][7].CLK
sclk => mem[13][8].CLK
sclk => mem[13][9].CLK
sclk => mem[13][10].CLK
sclk => mem[13][11].CLK
sclk => mem[13][12].CLK
sclk => mem[13][13].CLK
sclk => mem[13][14].CLK
sclk => mem[13][15].CLK
sclk => mem[14][0].CLK
sclk => mem[14][1].CLK
sclk => mem[14][2].CLK
sclk => mem[14][3].CLK
sclk => mem[14][4].CLK
sclk => mem[14][5].CLK
sclk => mem[14][6].CLK
sclk => mem[14][7].CLK
sclk => mem[14][8].CLK
sclk => mem[14][9].CLK
sclk => mem[14][10].CLK
sclk => mem[14][11].CLK
sclk => mem[14][12].CLK
sclk => mem[14][13].CLK
sclk => mem[14][14].CLK
sclk => mem[14][15].CLK
sclk => mem[15][0].CLK
sclk => mem[15][1].CLK
sclk => mem[15][2].CLK
sclk => mem[15][3].CLK
sclk => mem[15][4].CLK
sclk => mem[15][5].CLK
sclk => mem[15][6].CLK
sclk => mem[15][7].CLK
sclk => mem[15][8].CLK
sclk => mem[15][9].CLK
sclk => mem[15][10].CLK
sclk => mem[15][11].CLK
sclk => mem[15][12].CLK
sclk => mem[15][13].CLK
sclk => mem[15][14].CLK
sclk => mem[15][15].CLK
sclk => mem[16][0].CLK
sclk => mem[16][1].CLK
sclk => mem[16][2].CLK
sclk => mem[16][3].CLK
sclk => mem[16][4].CLK
sclk => mem[16][5].CLK
sclk => mem[16][6].CLK
sclk => mem[16][7].CLK
sclk => mem[16][8].CLK
sclk => mem[16][9].CLK
sclk => mem[16][10].CLK
sclk => mem[16][11].CLK
sclk => mem[16][12].CLK
sclk => mem[16][13].CLK
sclk => mem[16][14].CLK
sclk => mem[16][15].CLK
sclk => mem[17][0].CLK
sclk => mem[17][1].CLK
sclk => mem[17][2].CLK
sclk => mem[17][3].CLK
sclk => mem[17][4].CLK
sclk => mem[17][5].CLK
sclk => mem[17][6].CLK
sclk => mem[17][7].CLK
sclk => mem[17][8].CLK
sclk => mem[17][9].CLK
sclk => mem[17][10].CLK
sclk => mem[17][11].CLK
sclk => mem[17][12].CLK
sclk => mem[17][13].CLK
sclk => mem[17][14].CLK
sclk => mem[17][15].CLK
sclk => mem[18][0].CLK
sclk => mem[18][1].CLK
sclk => mem[18][2].CLK
sclk => mem[18][3].CLK
sclk => mem[18][4].CLK
sclk => mem[18][5].CLK
sclk => mem[18][6].CLK
sclk => mem[18][7].CLK
sclk => mem[18][8].CLK
sclk => mem[18][9].CLK
sclk => mem[18][10].CLK
sclk => mem[18][11].CLK
sclk => mem[18][12].CLK
sclk => mem[18][13].CLK
sclk => mem[18][14].CLK
sclk => mem[18][15].CLK
sclk => mem[19][0].CLK
sclk => mem[19][1].CLK
sclk => mem[19][2].CLK
sclk => mem[19][3].CLK
sclk => mem[19][4].CLK
sclk => mem[19][5].CLK
sclk => mem[19][6].CLK
sclk => mem[19][7].CLK
sclk => mem[19][8].CLK
sclk => mem[19][9].CLK
sclk => mem[19][10].CLK
sclk => mem[19][11].CLK
sclk => mem[19][12].CLK
sclk => mem[19][13].CLK
sclk => mem[19][14].CLK
sclk => mem[19][15].CLK
sclk => mem[20][0].CLK
sclk => mem[20][1].CLK
sclk => mem[20][2].CLK
sclk => mem[20][3].CLK
sclk => mem[20][4].CLK
sclk => mem[20][5].CLK
sclk => mem[20][6].CLK
sclk => mem[20][7].CLK
sclk => mem[20][8].CLK
sclk => mem[20][9].CLK
sclk => mem[20][10].CLK
sclk => mem[20][11].CLK
sclk => mem[20][12].CLK
sclk => mem[20][13].CLK
sclk => mem[20][14].CLK
sclk => mem[20][15].CLK
sclk => mem[21][0].CLK
sclk => mem[21][1].CLK
sclk => mem[21][2].CLK
sclk => mem[21][3].CLK
sclk => mem[21][4].CLK
sclk => mem[21][5].CLK
sclk => mem[21][6].CLK
sclk => mem[21][7].CLK
sclk => mem[21][8].CLK
sclk => mem[21][9].CLK
sclk => mem[21][10].CLK
sclk => mem[21][11].CLK
sclk => mem[21][12].CLK
sclk => mem[21][13].CLK
sclk => mem[21][14].CLK
sclk => mem[21][15].CLK
sclk => mem[22][0].CLK
sclk => mem[22][1].CLK
sclk => mem[22][2].CLK
sclk => mem[22][3].CLK
sclk => mem[22][4].CLK
sclk => mem[22][5].CLK
sclk => mem[22][6].CLK
sclk => mem[22][7].CLK
sclk => mem[22][8].CLK
sclk => mem[22][9].CLK
sclk => mem[22][10].CLK
sclk => mem[22][11].CLK
sclk => mem[22][12].CLK
sclk => mem[22][13].CLK
sclk => mem[22][14].CLK
sclk => mem[22][15].CLK
sclk => mem[23][0].CLK
sclk => mem[23][1].CLK
sclk => mem[23][2].CLK
sclk => mem[23][3].CLK
sclk => mem[23][4].CLK
sclk => mem[23][5].CLK
sclk => mem[23][6].CLK
sclk => mem[23][7].CLK
sclk => mem[23][8].CLK
sclk => mem[23][9].CLK
sclk => mem[23][10].CLK
sclk => mem[23][11].CLK
sclk => mem[23][12].CLK
sclk => mem[23][13].CLK
sclk => mem[23][14].CLK
sclk => mem[23][15].CLK
sclk => mem[24][0].CLK
sclk => mem[24][1].CLK
sclk => mem[24][2].CLK
sclk => mem[24][3].CLK
sclk => mem[24][4].CLK
sclk => mem[24][5].CLK
sclk => mem[24][6].CLK
sclk => mem[24][7].CLK
sclk => mem[24][8].CLK
sclk => mem[24][9].CLK
sclk => mem[24][10].CLK
sclk => mem[24][11].CLK
sclk => mem[24][12].CLK
sclk => mem[24][13].CLK
sclk => mem[24][14].CLK
sclk => mem[24][15].CLK
sclk => mem[25][0].CLK
sclk => mem[25][1].CLK
sclk => mem[25][2].CLK
sclk => mem[25][3].CLK
sclk => mem[25][4].CLK
sclk => mem[25][5].CLK
sclk => mem[25][6].CLK
sclk => mem[25][7].CLK
sclk => mem[25][8].CLK
sclk => mem[25][9].CLK
sclk => mem[25][10].CLK
sclk => mem[25][11].CLK
sclk => mem[25][12].CLK
sclk => mem[25][13].CLK
sclk => mem[25][14].CLK
sclk => mem[25][15].CLK
sclk => mem[26][0].CLK
sclk => mem[26][1].CLK
sclk => mem[26][2].CLK
sclk => mem[26][3].CLK
sclk => mem[26][4].CLK
sclk => mem[26][5].CLK
sclk => mem[26][6].CLK
sclk => mem[26][7].CLK
sclk => mem[26][8].CLK
sclk => mem[26][9].CLK
sclk => mem[26][10].CLK
sclk => mem[26][11].CLK
sclk => mem[26][12].CLK
sclk => mem[26][13].CLK
sclk => mem[26][14].CLK
sclk => mem[26][15].CLK
sclk => mem[27][0].CLK
sclk => mem[27][1].CLK
sclk => mem[27][2].CLK
sclk => mem[27][3].CLK
sclk => mem[27][4].CLK
sclk => mem[27][5].CLK
sclk => mem[27][6].CLK
sclk => mem[27][7].CLK
sclk => mem[27][8].CLK
sclk => mem[27][9].CLK
sclk => mem[27][10].CLK
sclk => mem[27][11].CLK
sclk => mem[27][12].CLK
sclk => mem[27][13].CLK
sclk => mem[27][14].CLK
sclk => mem[27][15].CLK
sclk => mem[28][0].CLK
sclk => mem[28][1].CLK
sclk => mem[28][2].CLK
sclk => mem[28][3].CLK
sclk => mem[28][4].CLK
sclk => mem[28][5].CLK
sclk => mem[28][6].CLK
sclk => mem[28][7].CLK
sclk => mem[28][8].CLK
sclk => mem[28][9].CLK
sclk => mem[28][10].CLK
sclk => mem[28][11].CLK
sclk => mem[28][12].CLK
sclk => mem[28][13].CLK
sclk => mem[28][14].CLK
sclk => mem[28][15].CLK
sclk => mem[29][0].CLK
sclk => mem[29][1].CLK
sclk => mem[29][2].CLK
sclk => mem[29][3].CLK
sclk => mem[29][4].CLK
sclk => mem[29][5].CLK
sclk => mem[29][6].CLK
sclk => mem[29][7].CLK
sclk => mem[29][8].CLK
sclk => mem[29][9].CLK
sclk => mem[29][10].CLK
sclk => mem[29][11].CLK
sclk => mem[29][12].CLK
sclk => mem[29][13].CLK
sclk => mem[29][14].CLK
sclk => mem[29][15].CLK
sclk => mem[30][0].CLK
sclk => mem[30][1].CLK
sclk => mem[30][2].CLK
sclk => mem[30][3].CLK
sclk => mem[30][4].CLK
sclk => mem[30][5].CLK
sclk => mem[30][6].CLK
sclk => mem[30][7].CLK
sclk => mem[30][8].CLK
sclk => mem[30][9].CLK
sclk => mem[30][10].CLK
sclk => mem[30][11].CLK
sclk => mem[30][12].CLK
sclk => mem[30][13].CLK
sclk => mem[30][14].CLK
sclk => mem[30][15].CLK
sclk => mem[31][0].CLK
sclk => mem[31][1].CLK
sclk => mem[31][2].CLK
sclk => mem[31][3].CLK
sclk => mem[31][4].CLK
sclk => mem[31][5].CLK
sclk => mem[31][6].CLK
sclk => mem[31][7].CLK
sclk => mem[31][8].CLK
sclk => mem[31][9].CLK
sclk => mem[31][10].CLK
sclk => mem[31][11].CLK
sclk => mem[31][12].CLK
sclk => mem[31][13].CLK
sclk => mem[31][14].CLK
sclk => mem[31][15].CLK
sclk => din_reg[0].CLK
sclk => din_reg[1].CLK
sclk => din_reg[2].CLK
sclk => din_reg[3].CLK
sclk => din_reg[4].CLK
sclk => din_reg[5].CLK
sclk => din_reg[6].CLK
sclk => din_reg[7].CLK
sclk => din_reg[8].CLK
sclk => din_reg[9].CLK
sclk => din_reg[10].CLK
sclk => din_reg[11].CLK
sclk => din_reg[12].CLK
sclk => din_reg[13].CLK
sclk => din_reg[14].CLK
sclk => inst_reg[0].CLK
sclk => inst_reg[1].CLK
sclk => inst_reg[2].CLK
sclk => inst_reg[3].CLK
sclk => inst_reg[4].CLK
sclk => inst_reg[5].CLK
sclk => inst_reg[6].CLK
sclk => inst_reg[7].CLK
sclk => inst_reg[8].CLK
sclk => inst_reg[9].CLK
sclk => inst_reg[10].CLK
sclk => inst_reg[11].CLK
sclk => inst_reg[12].CLK
sclk => inst_reg[13].CLK
sclk => inst_reg[14].CLK
sclk => inst_reg[15].CLK
sclk => mcfg32wm_fsm:fsm.sclk
sclk => dout_reg[0].CLK
sclk => dout_reg[1].CLK
sclk => dout_reg[2].CLK
sclk => dout_reg[3].CLK
sclk => dout_reg[4].CLK
sclk => dout_reg[5].CLK
sclk => dout_reg[6].CLK
sclk => dout_reg[7].CLK
sclk => dout_reg[8].CLK
sclk => dout_reg[9].CLK
sclk => dout_reg[10].CLK
sclk => dout_reg[11].CLK
sclk => dout_reg[12].CLK
sclk => dout_reg[13].CLK
sclk => dout_reg[14].CLK
sclk => dout_reg[15].CLK
sen => mcfg32wm_fsm:fsm.sen
sdout <= sdout.DB_MAX_OUTPUT_PORT_TYPE
lreset => mcfg32wm_fsm:fsm.reset
lreset => inst_reg[0].ACLR
lreset => inst_reg[1].ACLR
lreset => inst_reg[2].ACLR
lreset => inst_reg[3].ACLR
lreset => inst_reg[4].ACLR
lreset => inst_reg[5].ACLR
lreset => inst_reg[6].ACLR
lreset => inst_reg[7].ACLR
lreset => inst_reg[8].ACLR
lreset => inst_reg[9].ACLR
lreset => inst_reg[10].ACLR
lreset => inst_reg[11].ACLR
lreset => inst_reg[12].ACLR
lreset => inst_reg[13].ACLR
lreset => inst_reg[14].ACLR
lreset => inst_reg[15].ACLR
lreset => din_reg[0].ACLR
lreset => din_reg[1].ACLR
lreset => din_reg[2].ACLR
lreset => din_reg[3].ACLR
lreset => din_reg[4].ACLR
lreset => din_reg[5].ACLR
lreset => din_reg[6].ACLR
lreset => din_reg[7].ACLR
lreset => din_reg[8].ACLR
lreset => din_reg[9].ACLR
lreset => din_reg[10].ACLR
lreset => din_reg[11].ACLR
lreset => din_reg[12].ACLR
lreset => din_reg[13].ACLR
lreset => din_reg[14].ACLR
lreset => dout_reg[0].ACLR
lreset => dout_reg[1].ACLR
lreset => dout_reg[2].ACLR
lreset => dout_reg[3].ACLR
lreset => dout_reg[4].ACLR
lreset => dout_reg[5].ACLR
lreset => dout_reg[6].ACLR
lreset => dout_reg[7].ACLR
lreset => dout_reg[8].ACLR
lreset => dout_reg[9].ACLR
lreset => dout_reg[10].ACLR
lreset => dout_reg[11].ACLR
lreset => dout_reg[12].ACLR
lreset => dout_reg[13].ACLR
lreset => dout_reg[14].ACLR
lreset => dout_reg[15].ACLR
mreset => mem[0][0].PRESET
mreset => mem[0][1].ACLR
mreset => mem[0][2].ACLR
mreset => mem[0][3].ACLR
mreset => mem[0][4].ACLR
mreset => mem[0][5].ACLR
mreset => mem[0][6].ACLR
mreset => mem[0][7].PRESET
mreset => mem[0][8].ACLR
mreset => mem[0][9].ACLR
mreset => mem[0][10].ACLR
mreset => mem[0][11].ACLR
mreset => mem[0][12].ACLR
mreset => mem[0][13].ACLR
mreset => mem[0][14].ACLR
mreset => mem[0][15].PRESET
mreset => mem[1][0].PRESET
mreset => mem[1][1].PRESET
mreset => mem[1][2].PRESET
mreset => mem[1][3].PRESET
mreset => mem[1][4].PRESET
mreset => mem[1][5].PRESET
mreset => mem[1][6].PRESET
mreset => mem[1][7].PRESET
mreset => mem[1][8].PRESET
mreset => mem[1][9].PRESET
mreset => mem[1][10].PRESET
mreset => mem[1][11].ACLR
mreset => mem[1][12].ACLR
mreset => mem[1][13].ACLR
mreset => mem[1][14].ACLR
mreset => mem[1][15].ACLR
mreset => mem[2][0].ACLR
mreset => mem[2][1].PRESET
mreset => mem[2][2].ACLR
mreset => mem[2][3].PRESET
mreset => mem[2][4].PRESET
mreset => mem[2][5].ACLR
mreset => mem[2][6].ACLR
mreset => mem[2][7].ACLR
mreset => mem[2][8].ACLR
mreset => mem[2][9].ACLR
mreset => mem[2][10].PRESET
mreset => mem[2][11].ACLR
mreset => mem[2][12].ACLR
mreset => mem[2][13].ACLR
mreset => mem[2][14].ACLR
mreset => mem[2][15].ACLR
mreset => mem[3][0].ACLR
mreset => mem[3][1].ACLR
mreset => mem[3][2].ACLR
mreset => mem[3][3].ACLR
mreset => mem[3][4].ACLR
mreset => mem[3][5].ACLR
mreset => mem[3][6].ACLR
mreset => mem[3][7].ACLR
mreset => mem[3][8].ACLR
mreset => mem[3][9].ACLR
mreset => mem[3][10].ACLR
mreset => mem[3][11].ACLR
mreset => mem[3][12].ACLR
mreset => mem[3][13].ACLR
mreset => mem[3][14].ACLR
mreset => mem[3][15].ACLR
mreset => mem[4][0].ACLR
mreset => mem[4][1].ACLR
mreset => mem[4][2].PRESET
mreset => mem[4][3].PRESET
mreset => mem[4][4].ACLR
mreset => mem[4][5].PRESET
mreset => mem[4][6].PRESET
mreset => mem[4][7].PRESET
mreset => mem[4][8].PRESET
mreset => mem[4][9].ACLR
mreset => mem[4][10].ACLR
mreset => mem[4][11].ACLR
mreset => mem[4][12].ACLR
mreset => mem[4][13].ACLR
mreset => mem[4][14].ACLR
mreset => mem[4][15].ACLR
mreset => mem[5][0].ACLR
mreset => mem[5][1].PRESET
mreset => mem[5][2].ACLR
mreset => mem[5][3].PRESET
mreset => mem[5][4].ACLR
mreset => mem[5][5].ACLR
mreset => mem[5][6].ACLR
mreset => mem[5][7].ACLR
mreset => mem[5][8].ACLR
mreset => mem[5][9].ACLR
mreset => mem[5][10].ACLR
mreset => mem[5][11].ACLR
mreset => mem[5][12].ACLR
mreset => mem[5][13].ACLR
mreset => mem[5][14].ACLR
mreset => mem[5][15].ACLR
mreset => mem[6][0].ACLR
mreset => mem[6][1].ACLR
mreset => mem[6][2].ACLR
mreset => mem[6][3].ACLR
mreset => mem[6][4].ACLR
mreset => mem[6][5].ACLR
mreset => mem[6][6].ACLR
mreset => mem[6][7].ACLR
mreset => mem[6][8].ACLR
mreset => mem[6][9].ACLR
mreset => mem[6][10].ACLR
mreset => mem[6][11].ACLR
mreset => mem[6][12].ACLR
mreset => mem[6][13].ACLR
mreset => mem[6][14].ACLR
mreset => mem[6][15].ACLR
mreset => mem[7][0].ACLR
mreset => mem[7][1].ACLR
mreset => mem[7][2].ACLR
mreset => mem[7][3].ACLR
mreset => mem[7][4].ACLR
mreset => mem[7][5].ACLR
mreset => mem[7][6].ACLR
mreset => mem[7][7].ACLR
mreset => mem[7][8].ACLR
mreset => mem[7][9].ACLR
mreset => mem[7][10].ACLR
mreset => mem[7][11].ACLR
mreset => mem[7][12].ACLR
mreset => mem[7][13].ACLR
mreset => mem[7][14].ACLR
mreset => mem[7][15].ACLR
mreset => mem[8][0].ACLR
mreset => mem[8][1].ACLR
mreset => mem[8][2].ACLR
mreset => mem[8][3].ACLR
mreset => mem[8][4].ACLR
mreset => mem[8][5].ACLR
mreset => mem[8][6].ACLR
mreset => mem[8][7].ACLR
mreset => mem[8][8].PRESET
mreset => mem[8][9].ACLR
mreset => mem[8][10].ACLR
mreset => mem[8][11].ACLR
mreset => mem[8][12].ACLR
mreset => mem[8][13].ACLR
mreset => mem[8][14].ACLR
mreset => mem[8][15].ACLR
mreset => mem[9][0].PRESET
mreset => mem[9][1].ACLR
mreset => mem[9][2].ACLR
mreset => mem[9][3].ACLR
mreset => mem[9][4].PRESET
mreset => mem[9][5].ACLR
mreset => mem[9][6].ACLR
mreset => mem[9][7].ACLR
mreset => mem[9][8].PRESET
mreset => mem[9][9].ACLR
mreset => mem[9][10].ACLR
mreset => mem[9][11].ACLR
mreset => mem[9][12].PRESET
mreset => mem[9][13].ACLR
mreset => mem[9][14].ACLR
mreset => mem[9][15].ACLR
mreset => mem[10][0].PRESET
mreset => mem[10][1].ACLR
mreset => mem[10][2].PRESET
mreset => mem[10][3].ACLR
mreset => mem[10][4].ACLR
mreset => mem[10][5].ACLR
mreset => mem[10][6].ACLR
mreset => mem[10][7].ACLR
mreset => mem[10][8].ACLR
mreset => mem[10][9].PRESET
mreset => mem[10][10].PRESET
mreset => mem[10][11].ACLR
mreset => mem[10][12].ACLR
mreset => mem[10][13].ACLR
mreset => mem[10][14].ACLR
mreset => mem[10][15].ACLR
mreset => mem[11][0].ACLR
mreset => mem[11][1].ACLR
mreset => mem[11][2].ACLR
mreset => mem[11][3].PRESET
mreset => mem[11][4].ACLR
mreset => mem[11][5].ACLR
mreset => mem[11][6].ACLR
mreset => mem[11][7].ACLR
mreset => mem[11][8].PRESET
mreset => mem[11][9].ACLR
mreset => mem[11][10].ACLR
mreset => mem[11][11].PRESET
mreset => mem[11][12].ACLR
mreset => mem[11][13].ACLR
mreset => mem[11][14].ACLR
mreset => mem[11][15].ACLR
mreset => mem[12][0].ACLR
mreset => mem[12][1].ACLR
mreset => mem[12][2].ACLR
mreset => mem[12][3].PRESET
mreset => mem[12][4].ACLR
mreset => mem[12][5].ACLR
mreset => mem[12][6].ACLR
mreset => mem[12][7].ACLR
mreset => mem[12][8].PRESET
mreset => mem[12][9].ACLR
mreset => mem[12][10].ACLR
mreset => mem[12][11].PRESET
mreset => mem[12][12].ACLR
mreset => mem[12][13].ACLR
mreset => mem[12][14].ACLR
mreset => mem[12][15].ACLR
mreset => mem[13][0].ACLR
mreset => mem[13][1].PRESET
mreset => mem[13][2].ACLR
mreset => mem[13][3].ACLR
mreset => mem[13][4].ACLR
mreset => mem[13][5].PRESET
mreset => mem[13][6].ACLR
mreset => mem[13][7].ACLR
mreset => mem[13][8].ACLR
mreset => mem[13][9].PRESET
mreset => mem[13][10].ACLR
mreset => mem[13][11].ACLR
mreset => mem[13][12].ACLR
mreset => mem[13][13].PRESET
mreset => mem[13][14].ACLR
mreset => mem[13][15].ACLR
mreset => mem[14][0].ACLR
mreset => mem[14][1].ACLR
mreset => mem[14][2].ACLR
mreset => mem[14][3].ACLR
mreset => mem[14][4].ACLR
mreset => mem[14][5].ACLR
mreset => mem[14][6].ACLR
mreset => mem[14][7].ACLR
mreset => mem[14][8].ACLR
mreset => mem[14][9].ACLR
mreset => mem[14][10].ACLR
mreset => mem[14][11].ACLR
mreset => mem[14][12].ACLR
mreset => mem[14][13].ACLR
mreset => mem[14][14].ACLR
mreset => mem[14][15].ACLR
mreset => mem[15][0].PRESET
mreset => mem[15][1].ACLR
mreset => mem[15][2].ACLR
mreset => mem[15][3].ACLR
mreset => mem[15][4].ACLR
mreset => mem[15][5].PRESET
mreset => mem[15][6].ACLR
mreset => mem[15][7].PRESET
mreset => mem[15][8].ACLR
mreset => mem[15][9].PRESET
mreset => mem[15][10].ACLR
mreset => mem[15][11].ACLR
mreset => mem[15][12].PRESET
mreset => mem[15][13].ACLR
mreset => mem[15][14].ACLR
mreset => mem[15][15].ACLR
mreset => mem[16][0].ACLR
mreset => mem[16][1].ACLR
mreset => mem[16][2].ACLR
mreset => mem[16][3].ACLR
mreset => mem[16][4].ACLR
mreset => mem[16][5].ACLR
mreset => mem[16][6].ACLR
mreset => mem[16][7].ACLR
mreset => mem[16][8].ACLR
mreset => mem[16][9].ACLR
mreset => mem[16][10].ACLR
mreset => mem[16][11].ACLR
mreset => mem[16][12].ACLR
mreset => mem[16][13].ACLR
mreset => mem[16][14].ACLR
mreset => mem[16][15].ACLR
mreset => mem[17][0].PRESET
mreset => mem[17][1].PRESET
mreset => mem[17][2].PRESET
mreset => mem[17][3].PRESET
mreset => mem[17][4].PRESET
mreset => mem[17][5].PRESET
mreset => mem[17][6].PRESET
mreset => mem[17][7].PRESET
mreset => mem[17][8].PRESET
mreset => mem[17][9].PRESET
mreset => mem[17][10].PRESET
mreset => mem[17][11].PRESET
mreset => mem[17][12].PRESET
mreset => mem[17][13].PRESET
mreset => mem[17][14].PRESET
mreset => mem[17][15].PRESET
mreset => mem[18][0].ACLR
mreset => mem[18][1].ACLR
mreset => mem[18][2].ACLR
mreset => mem[18][3].ACLR
mreset => mem[18][4].ACLR
mreset => mem[18][5].ACLR
mreset => mem[18][6].ACLR
mreset => mem[18][7].ACLR
mreset => mem[18][8].ACLR
mreset => mem[18][9].ACLR
mreset => mem[18][10].ACLR
mreset => mem[18][11].ACLR
mreset => mem[18][12].ACLR
mreset => mem[18][13].ACLR
mreset => mem[18][14].ACLR
mreset => mem[18][15].ACLR
mreset => mem[19][0].PRESET
mreset => mem[19][1].PRESET
mreset => mem[19][2].PRESET
mreset => mem[19][3].PRESET
mreset => mem[19][4].PRESET
mreset => mem[19][5].PRESET
mreset => mem[19][6].PRESET
mreset => mem[19][7].PRESET
mreset => mem[19][8].PRESET
mreset => mem[19][9].PRESET
mreset => mem[19][10].PRESET
mreset => mem[19][11].PRESET
mreset => mem[19][12].PRESET
mreset => mem[19][13].PRESET
mreset => mem[19][14].PRESET
mreset => mem[19][15].PRESET
mreset => mem[20][0].ACLR
mreset => mem[20][1].ACLR
mreset => mem[20][2].ACLR
mreset => mem[20][3].ACLR
mreset => mem[20][4].ACLR
mreset => mem[20][5].ACLR
mreset => mem[20][6].ACLR
mreset => mem[20][7].ACLR
mreset => mem[20][8].ACLR
mreset => mem[20][9].ACLR
mreset => mem[20][10].ACLR
mreset => mem[20][11].ACLR
mreset => mem[20][12].PRESET
mreset => mem[20][13].PRESET
mreset => mem[20][14].PRESET
mreset => mem[20][15].ACLR
mreset => mem[31][15].ENA
mreset => mem[31][14].ENA
mreset => mem[31][13].ENA
mreset => mem[31][12].ENA
mreset => mem[31][11].ENA
mreset => mem[31][10].ENA
mreset => mem[31][9].ENA
mreset => mem[31][8].ENA
mreset => mem[31][7].ENA
mreset => mem[31][6].ENA
mreset => mem[31][5].ENA
mreset => mem[31][4].ENA
mreset => mem[31][3].ENA
mreset => mem[31][2].ENA
mreset => mem[31][1].ENA
mreset => mem[31][0].ENA
mreset => mem[30][15].ENA
mreset => mem[30][14].ENA
mreset => mem[30][13].ENA
mreset => mem[30][12].ENA
mreset => mem[30][11].ENA
mreset => mem[30][10].ENA
mreset => mem[30][9].ENA
mreset => mem[30][8].ENA
mreset => mem[30][7].ENA
mreset => mem[30][6].ENA
mreset => mem[30][5].ENA
mreset => mem[30][4].ENA
mreset => mem[30][3].ENA
mreset => mem[30][2].ENA
mreset => mem[30][1].ENA
mreset => mem[30][0].ENA
mreset => mem[29][15].ENA
mreset => mem[29][14].ENA
mreset => mem[29][13].ENA
mreset => mem[29][12].ENA
mreset => mem[29][11].ENA
mreset => mem[29][10].ENA
mreset => mem[29][9].ENA
mreset => mem[29][8].ENA
mreset => mem[29][7].ENA
mreset => mem[29][6].ENA
mreset => mem[29][5].ENA
mreset => mem[29][4].ENA
mreset => mem[29][3].ENA
mreset => mem[29][2].ENA
mreset => mem[29][1].ENA
mreset => mem[29][0].ENA
mreset => mem[28][15].ENA
mreset => mem[28][14].ENA
mreset => mem[28][13].ENA
mreset => mem[28][12].ENA
mreset => mem[28][11].ENA
mreset => mem[28][10].ENA
mreset => mem[28][9].ENA
mreset => mem[28][8].ENA
mreset => mem[28][7].ENA
mreset => mem[28][6].ENA
mreset => mem[28][5].ENA
mreset => mem[28][4].ENA
mreset => mem[28][3].ENA
mreset => mem[28][2].ENA
mreset => mem[28][1].ENA
mreset => mem[28][0].ENA
mreset => mem[27][15].ENA
mreset => mem[27][14].ENA
mreset => mem[27][13].ENA
mreset => mem[27][12].ENA
mreset => mem[27][11].ENA
mreset => mem[27][10].ENA
mreset => mem[27][9].ENA
mreset => mem[27][8].ENA
mreset => mem[27][7].ENA
mreset => mem[27][6].ENA
mreset => mem[27][5].ENA
mreset => mem[27][4].ENA
mreset => mem[27][3].ENA
mreset => mem[27][2].ENA
mreset => mem[27][1].ENA
mreset => mem[27][0].ENA
mreset => mem[26][15].ENA
mreset => mem[26][14].ENA
mreset => mem[26][13].ENA
mreset => mem[26][12].ENA
mreset => mem[26][11].ENA
mreset => mem[26][10].ENA
mreset => mem[26][9].ENA
mreset => mem[26][8].ENA
mreset => mem[26][7].ENA
mreset => mem[26][6].ENA
mreset => mem[26][5].ENA
mreset => mem[26][4].ENA
mreset => mem[26][3].ENA
mreset => mem[26][2].ENA
mreset => mem[26][1].ENA
mreset => mem[26][0].ENA
mreset => mem[25][15].ENA
mreset => mem[25][14].ENA
mreset => mem[25][13].ENA
mreset => mem[25][12].ENA
mreset => mem[25][11].ENA
mreset => mem[25][10].ENA
mreset => mem[25][9].ENA
mreset => mem[25][8].ENA
mreset => mem[25][7].ENA
mreset => mem[25][6].ENA
mreset => mem[25][5].ENA
mreset => mem[25][4].ENA
mreset => mem[25][3].ENA
mreset => mem[25][2].ENA
mreset => mem[25][1].ENA
mreset => mem[25][0].ENA
mreset => mem[24][15].ENA
mreset => mem[24][14].ENA
mreset => mem[24][13].ENA
mreset => mem[24][12].ENA
mreset => mem[24][11].ENA
mreset => mem[24][10].ENA
mreset => mem[24][9].ENA
mreset => mem[24][8].ENA
mreset => mem[24][7].ENA
mreset => mem[24][6].ENA
mreset => mem[24][5].ENA
mreset => mem[24][4].ENA
mreset => mem[24][3].ENA
mreset => mem[24][2].ENA
mreset => mem[24][1].ENA
mreset => mem[24][0].ENA
mreset => mem[23][15].ENA
mreset => mem[23][14].ENA
mreset => mem[23][13].ENA
mreset => mem[23][12].ENA
mreset => mem[23][11].ENA
mreset => mem[23][10].ENA
mreset => mem[23][9].ENA
mreset => mem[23][8].ENA
mreset => mem[23][7].ENA
mreset => mem[23][6].ENA
mreset => mem[23][5].ENA
mreset => mem[23][4].ENA
mreset => mem[23][3].ENA
mreset => mem[23][2].ENA
mreset => mem[23][1].ENA
mreset => mem[23][0].ENA
mreset => mem[22][15].ENA
mreset => mem[22][14].ENA
mreset => mem[22][13].ENA
mreset => mem[22][12].ENA
mreset => mem[22][11].ENA
mreset => mem[22][10].ENA
mreset => mem[22][9].ENA
mreset => mem[22][8].ENA
mreset => mem[22][7].ENA
mreset => mem[22][6].ENA
mreset => mem[22][5].ENA
mreset => mem[22][4].ENA
mreset => mem[22][3].ENA
mreset => mem[22][2].ENA
mreset => mem[22][1].ENA
mreset => mem[22][0].ENA
mreset => mem[21][15].ENA
mreset => mem[21][14].ENA
mreset => mem[21][13].ENA
mreset => mem[21][12].ENA
mreset => mem[21][11].ENA
mreset => mem[21][10].ENA
mreset => mem[21][9].ENA
mreset => mem[21][8].ENA
mreset => mem[21][7].ENA
mreset => mem[21][6].ENA
mreset => mem[21][5].ENA
mreset => mem[21][4].ENA
mreset => mem[21][3].ENA
mreset => mem[21][2].ENA
mreset => mem[21][1].ENA
mreset => mem[21][0].ENA
oen <= mcfg32wm_fsm:fsm.oe
spi_pll_locked => Mux29.IN31
spi_config_controls[0] <= mem[3][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_controls[1] <= mem[3][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_controls[2] <= mem[3][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[0] <= <GND>
spi_config_data[1] <= <GND>
spi_config_data[2] <= mem[4][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[3] <= mem[4][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[4] <= mem[4][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[5] <= mem[4][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[6] <= mem[4][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[7] <= mem[4][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[8] <= mem[4][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[9] <= mem[4][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[10] <= <GND>
spi_config_data[11] <= <GND>
spi_config_data[12] <= <GND>
spi_config_data[13] <= <GND>
spi_config_data[14] <= <GND>
spi_config_data[15] <= mem[4][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[16] <= mem[4][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[17] <= mem[4][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[18] <= mem[15][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[19] <= mem[8][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[20] <= mem[8][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[21] <= mem[8][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[22] <= mem[8][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[23] <= mem[8][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[24] <= mem[8][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[25] <= mem[8][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[26] <= mem[8][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[27] <= mem[15][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[28] <= mem[8][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[29] <= mem[8][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[30] <= mem[8][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[31] <= mem[8][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[32] <= mem[8][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[33] <= mem[8][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[34] <= mem[8][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[35] <= mem[8][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[36] <= mem[15][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[37] <= mem[9][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[38] <= mem[9][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[39] <= mem[9][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[40] <= mem[9][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[41] <= mem[9][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[42] <= mem[9][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[43] <= mem[9][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[44] <= mem[9][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[45] <= mem[15][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[46] <= mem[9][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[47] <= mem[9][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[48] <= mem[9][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[49] <= mem[9][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[50] <= mem[9][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[51] <= mem[9][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[52] <= mem[9][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[53] <= mem[9][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[54] <= mem[15][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[55] <= mem[10][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[56] <= mem[10][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[57] <= mem[10][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[58] <= mem[10][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[59] <= mem[10][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[60] <= mem[10][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[61] <= mem[10][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[62] <= mem[10][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[63] <= mem[15][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[64] <= mem[10][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[65] <= mem[10][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[66] <= mem[10][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[67] <= mem[10][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[68] <= mem[10][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[69] <= mem[10][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[70] <= mem[10][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[71] <= mem[10][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[72] <= mem[15][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[73] <= mem[11][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[74] <= mem[11][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[75] <= mem[11][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[76] <= mem[11][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[77] <= mem[11][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[78] <= mem[11][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[79] <= mem[11][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[80] <= mem[11][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[81] <= mem[15][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[82] <= mem[11][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[83] <= mem[11][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[84] <= mem[11][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[85] <= mem[11][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[86] <= mem[11][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[87] <= mem[11][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[88] <= mem[11][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[89] <= mem[11][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[90] <= mem[15][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[91] <= mem[12][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[92] <= mem[12][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[93] <= mem[12][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[94] <= mem[12][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[95] <= mem[12][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[96] <= mem[12][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[97] <= mem[12][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[98] <= mem[12][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[99] <= mem[15][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[100] <= mem[12][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[101] <= mem[12][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[102] <= mem[12][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[103] <= mem[12][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[104] <= mem[12][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[105] <= mem[12][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[106] <= mem[12][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[107] <= mem[12][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[108] <= mem[15][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[109] <= mem[13][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[110] <= mem[13][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[111] <= mem[13][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[112] <= mem[13][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[113] <= mem[13][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[114] <= mem[13][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[115] <= mem[13][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[116] <= mem[13][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[117] <= mem[15][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[118] <= mem[13][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[119] <= mem[13][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[120] <= mem[13][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[121] <= mem[13][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[122] <= mem[13][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[123] <= mem[13][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[124] <= mem[13][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[125] <= mem[13][0].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[126] <= mem[15][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[127] <= mem[14][15].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[128] <= mem[14][14].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[129] <= mem[14][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[130] <= mem[14][12].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[131] <= mem[14][11].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[132] <= mem[14][10].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[133] <= mem[14][9].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[134] <= mem[14][8].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[135] <= mem[15][13].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[136] <= mem[14][7].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[137] <= mem[14][6].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[138] <= mem[14][5].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[139] <= mem[14][4].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[140] <= mem[14][3].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[141] <= mem[14][2].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[142] <= mem[14][1].DB_MAX_OUTPUT_PORT_TYPE
spi_config_data[143] <= mem[14][0].DB_MAX_OUTPUT_PORT_TYPE
stream_load <= mem[5][0].DB_MAX_OUTPUT_PORT_TYPE
stream_txen <= mem[5][1].DB_MAX_OUTPUT_PORT_TYPE
stream_rxen <= mem[5][2].DB_MAX_OUTPUT_PORT_TYPE
stream_rxdsrc <= mem[5][3].DB_MAX_OUTPUT_PORT_TYPE
lms_gpio0 <= mem[6][0].DB_MAX_OUTPUT_PORT_TYPE
lms_gpio1 <= mem[6][1].DB_MAX_OUTPUT_PORT_TYPE
lms_gpio2 <= mem[6][2].DB_MAX_OUTPUT_PORT_TYPE
fx3_reset <= mem[7][1].DB_MAX_OUTPUT_PORT_TYPE
ps_en[0] <= mem[2][11].DB_MAX_OUTPUT_PORT_TYPE
ps_en[1] <= mem[2][13].DB_MAX_OUTPUT_PORT_TYPE
up_dn <= mem[2][10].DB_MAX_OUTPUT_PORT_TYPE
phase[0] <= mem[2][0].DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= mem[2][1].DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= mem[2][2].DB_MAX_OUTPUT_PORT_TYPE
phase[3] <= mem[2][3].DB_MAX_OUTPUT_PORT_TYPE
phase[4] <= mem[2][4].DB_MAX_OUTPUT_PORT_TYPE
phase[5] <= mem[2][5].DB_MAX_OUTPUT_PORT_TYPE
phase[6] <= mem[2][6].DB_MAX_OUTPUT_PORT_TYPE
phase[7] <= mem[2][7].DB_MAX_OUTPUT_PORT_TYPE
phase[8] <= mem[2][8].DB_MAX_OUTPUT_PORT_TYPE
phase[9] <= mem[2][9].DB_MAX_OUTPUT_PORT_TYPE
pll_areset <= mem[2][12].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[0] <= mem[17][8].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[1] <= mem[17][9].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[2] <= mem[17][10].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[3] <= mem[17][11].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[4] <= mem[17][12].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[5] <= mem[17][13].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[6] <= mem[17][14].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorrq[7] <= mem[17][15].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[0] <= mem[17][0].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[1] <= mem[17][1].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[2] <= mem[17][2].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[3] <= mem[17][3].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[4] <= mem[17][4].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[5] <= mem[17][5].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[6] <= mem[17][6].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorri[7] <= mem[17][7].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[0] <= mem[18][0].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[1] <= mem[18][1].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[2] <= mem[18][2].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[3] <= mem[18][3].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[4] <= mem[18][4].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[5] <= mem[18][5].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[6] <= mem[18][6].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[7] <= mem[18][7].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[8] <= mem[18][8].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[9] <= mem[18][9].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[10] <= mem[18][10].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr[11] <= mem[18][11].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[0] <= mem[19][8].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[1] <= mem[19][9].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[2] <= mem[19][10].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[3] <= mem[19][11].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[4] <= mem[19][12].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[5] <= mem[19][13].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[6] <= mem[19][14].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorrq[7] <= mem[19][15].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[0] <= mem[19][0].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[1] <= mem[19][1].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[2] <= mem[19][2].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[3] <= mem[19][3].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[4] <= mem[19][4].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[5] <= mem[19][5].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[6] <= mem[19][6].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorri[7] <= mem[19][7].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[0] <= mem[20][0].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[1] <= mem[20][1].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[2] <= mem[20][2].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[3] <= mem[20][3].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[4] <= mem[20][4].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[5] <= mem[20][5].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[6] <= mem[20][6].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[7] <= mem[20][7].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[8] <= mem[20][8].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[9] <= mem[20][9].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[10] <= mem[20][10].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr[11] <= mem[20][11].DB_MAX_OUTPUT_PORT_TYPE
rx_dccorr[0] <= mem[20][12].DB_MAX_OUTPUT_PORT_TYPE
rx_dccorr[1] <= mem[20][13].DB_MAX_OUTPUT_PORT_TYPE
rx_dccorr[2] <= mem[20][14].DB_MAX_OUTPUT_PORT_TYPE
tx_gcorr_byp <= mem[16][0].DB_MAX_OUTPUT_PORT_TYPE
tx_phcorr_byp <= mem[16][1].DB_MAX_OUTPUT_PORT_TYPE
rx_gcorr_byp <= mem[16][2].DB_MAX_OUTPUT_PORT_TYPE
rx_phcorr_byp <= mem[16][3].DB_MAX_OUTPUT_PORT_TYPE
rx_dccorr_byp <= mem[16][4].DB_MAX_OUTPUT_PORT_TYPE
stateo[0] <= mcfg32wm_fsm:fsm.stateo[0]
stateo[1] <= mcfg32wm_fsm:fsm.stateo[1]
stateo[2] <= mcfg32wm_fsm:fsm.stateo[2]
stateo[3] <= mcfg32wm_fsm:fsm.stateo[3]
stateo[4] <= mcfg32wm_fsm:fsm.stateo[4]
stateo[5] <= mcfg32wm_fsm:fsm.stateo[5]


|lms7_uStream_trx_top|txtspcfg:inst16|mcfg32wm_fsm:fsm
address[0] => Equal0.IN9
address[1] => Equal0.IN8
address[2] => Equal0.IN7
address[3] => Equal0.IN6
address[4] => Equal0.IN5
address[5] => Equal0.IN4
address[6] => Equal0.IN3
address[7] => Equal0.IN2
address[8] => Equal0.IN1
address[9] => Equal0.IN0
mimo_en => state_machine.IN1
mimo_en => state_machine.IN1
inst_reg[0] => ~NO_FANOUT~
inst_reg[1] => ~NO_FANOUT~
inst_reg[2] => ~NO_FANOUT~
inst_reg[3] => ~NO_FANOUT~
inst_reg[4] => ~NO_FANOUT~
inst_reg[5] => Equal0.IN19
inst_reg[6] => Equal0.IN18
inst_reg[7] => Equal0.IN17
inst_reg[8] => Equal0.IN16
inst_reg[9] => Equal0.IN15
inst_reg[10] => Equal0.IN14
inst_reg[11] => Equal0.IN13
inst_reg[12] => Equal0.IN12
inst_reg[13] => Equal0.IN11
inst_reg[14] => Equal0.IN10
inst_reg[15] => state_machine.IN1
inst_reg[15] => state_machine.IN1
sclk => state[0].CLK
sclk => state[1].CLK
sclk => state[2].CLK
sclk => state[3].CLK
sclk => state[4].CLK
sclk => state[5].CLK
sen => state[5].IN0
sen => Mux0.IN62
sen => Mux0.IN63
reset => state[5].IN1
inst_reg_en <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
din_reg_en <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout_reg_sen <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout_reg_len <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mem_we <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oe <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
stateo[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
stateo[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
stateo[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
stateo[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
stateo[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
stateo[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|pll_ps_cntrl:inst10
clk => begin_ps.CLK
clk => ps_done~reg0.CLK
clk => ps_en_r.CLK
clk => phase_inc[0].CLK
clk => phase_inc[1].CLK
clk => phase_inc[2].CLK
clk => phase_inc[3].CLK
clk => phase_inc[4].CLK
clk => phase_inc[5].CLK
clk => phase_inc[6].CLK
clk => phase_inc[7].CLK
clk => phase_inc[8].CLK
clk => phase_inc[9].CLK
clk => ph_step~reg0.CLK
clk => state~1.DATAIN
reset_n => ps_done~reg0.ACLR
reset_n => ps_en_r.ACLR
reset_n => phase_inc[0].ACLR
reset_n => phase_inc[1].ACLR
reset_n => phase_inc[2].ACLR
reset_n => phase_inc[3].ACLR
reset_n => phase_inc[4].ACLR
reset_n => phase_inc[5].ACLR
reset_n => phase_inc[6].ACLR
reset_n => phase_inc[7].ACLR
reset_n => phase_inc[8].ACLR
reset_n => phase_inc[9].ACLR
reset_n => ph_step~reg0.ACLR
reset_n => begin_ps.ACLR
reset_n => state~3.DATAIN
phase[0] => Equal0.IN9
phase[1] => Equal0.IN8
phase[2] => Equal0.IN7
phase[3] => Equal0.IN6
phase[4] => Equal0.IN5
phase[5] => Equal0.IN4
phase[6] => Equal0.IN3
phase[7] => Equal0.IN2
phase[8] => Equal0.IN1
phase[9] => Equal0.IN0
ps_en => process_1.IN1
ps_en => ps_en_r.DATAIN
ps_done <= ps_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_done => ~NO_FANOUT~
pll_locked => process_0.IN0
pll_reconfig => state.DATAA
pll_reconfig => process_0.IN1
pll_reconfig => state.DATAA
ph_countersel[0] <= <GND>
ph_countersel[1] <= <GND>
ph_countersel[2] <= <VCC>
ph_updn <= <GND>
ph_step <= ph_step~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|debounce:inst24
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => counter_out[9].CLK
clk => counter_out[10].CLK
clk => counter_out[11].CLK
clk => counter_out[12].CLK
clk => counter_out[13].CLK
clk => counter_out[14].CLK
clk => counter_out[15].CLK
clk => counter_out[16].CLK
clk => counter_out[17].CLK
clk => counter_out[18].CLK
clk => counter_out[19].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|miso_mux:inst5
fpga_miso => out_miso.DATAB
ext_miso => out_miso.DATAA
fpga_cs => out_miso.IN0
fpga_cs => out_miso.OUTPUTSELECT
fpga_cs => out_miso.IN1
ext_cs => out_miso.IN1
out_miso <= out_miso.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
data[8] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[8]
data[9] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[9]
data[10] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[10]
data[11] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[11]
data[12] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[12]
data[13] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[13]
data[14] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[14]
data[15] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[15]
data[16] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[16]
data[17] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[17]
data[18] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[18]
data[19] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[19]
data[20] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[20]
data[21] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[21]
data[22] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[22]
data[23] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[23]
data[24] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[24]
data[25] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[25]
data[26] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[26]
data[27] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[27]
data[28] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[28]
data[29] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[29]
data[30] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[30]
data[31] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[31]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[8]
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[9]
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[10]
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[11]
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[12]
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[13]
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[14]
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[15]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[0]
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[1]
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[2]
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[3]
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[4]
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[5]
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[6]
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[7]
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[8]
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[9]


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_75l1:auto_generated.aclr
data[0] => dcfifo_75l1:auto_generated.data[0]
data[1] => dcfifo_75l1:auto_generated.data[1]
data[2] => dcfifo_75l1:auto_generated.data[2]
data[3] => dcfifo_75l1:auto_generated.data[3]
data[4] => dcfifo_75l1:auto_generated.data[4]
data[5] => dcfifo_75l1:auto_generated.data[5]
data[6] => dcfifo_75l1:auto_generated.data[6]
data[7] => dcfifo_75l1:auto_generated.data[7]
data[8] => dcfifo_75l1:auto_generated.data[8]
data[9] => dcfifo_75l1:auto_generated.data[9]
data[10] => dcfifo_75l1:auto_generated.data[10]
data[11] => dcfifo_75l1:auto_generated.data[11]
data[12] => dcfifo_75l1:auto_generated.data[12]
data[13] => dcfifo_75l1:auto_generated.data[13]
data[14] => dcfifo_75l1:auto_generated.data[14]
data[15] => dcfifo_75l1:auto_generated.data[15]
data[16] => dcfifo_75l1:auto_generated.data[16]
data[17] => dcfifo_75l1:auto_generated.data[17]
data[18] => dcfifo_75l1:auto_generated.data[18]
data[19] => dcfifo_75l1:auto_generated.data[19]
data[20] => dcfifo_75l1:auto_generated.data[20]
data[21] => dcfifo_75l1:auto_generated.data[21]
data[22] => dcfifo_75l1:auto_generated.data[22]
data[23] => dcfifo_75l1:auto_generated.data[23]
data[24] => dcfifo_75l1:auto_generated.data[24]
data[25] => dcfifo_75l1:auto_generated.data[25]
data[26] => dcfifo_75l1:auto_generated.data[26]
data[27] => dcfifo_75l1:auto_generated.data[27]
data[28] => dcfifo_75l1:auto_generated.data[28]
data[29] => dcfifo_75l1:auto_generated.data[29]
data[30] => dcfifo_75l1:auto_generated.data[30]
data[31] => dcfifo_75l1:auto_generated.data[31]
q[0] <= dcfifo_75l1:auto_generated.q[0]
q[1] <= dcfifo_75l1:auto_generated.q[1]
q[2] <= dcfifo_75l1:auto_generated.q[2]
q[3] <= dcfifo_75l1:auto_generated.q[3]
q[4] <= dcfifo_75l1:auto_generated.q[4]
q[5] <= dcfifo_75l1:auto_generated.q[5]
q[6] <= dcfifo_75l1:auto_generated.q[6]
q[7] <= dcfifo_75l1:auto_generated.q[7]
q[8] <= dcfifo_75l1:auto_generated.q[8]
q[9] <= dcfifo_75l1:auto_generated.q[9]
q[10] <= dcfifo_75l1:auto_generated.q[10]
q[11] <= dcfifo_75l1:auto_generated.q[11]
q[12] <= dcfifo_75l1:auto_generated.q[12]
q[13] <= dcfifo_75l1:auto_generated.q[13]
q[14] <= dcfifo_75l1:auto_generated.q[14]
q[15] <= dcfifo_75l1:auto_generated.q[15]
rdclk => dcfifo_75l1:auto_generated.rdclk
rdempty <= dcfifo_75l1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_75l1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
rdusedw[10] <= <GND>
wrclk => dcfifo_75l1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_75l1:auto_generated.wrfull
wrreq => dcfifo_75l1:auto_generated.wrreq
wrusedw[0] <= dcfifo_75l1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_75l1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_75l1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_75l1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_75l1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_75l1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_75l1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_75l1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_75l1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_75l1:auto_generated.wrusedw[9]


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
data[16] => altsyncram_em31:fifo_ram.data_a[16]
data[17] => altsyncram_em31:fifo_ram.data_a[17]
data[18] => altsyncram_em31:fifo_ram.data_a[18]
data[19] => altsyncram_em31:fifo_ram.data_a[19]
data[20] => altsyncram_em31:fifo_ram.data_a[20]
data[21] => altsyncram_em31:fifo_ram.data_a[21]
data[22] => altsyncram_em31:fifo_ram.data_a[22]
data[23] => altsyncram_em31:fifo_ram.data_a[23]
data[24] => altsyncram_em31:fifo_ram.data_a[24]
data[25] => altsyncram_em31:fifo_ram.data_a[25]
data[26] => altsyncram_em31:fifo_ram.data_a[26]
data[27] => altsyncram_em31:fifo_ram.data_a[27]
data[28] => altsyncram_em31:fifo_ram.data_a[28]
data[29] => altsyncram_em31:fifo_ram.data_a[29]
data[30] => altsyncram_em31:fifo_ram.data_a[30]
data[31] => altsyncram_em31:fifo_ram.data_a[31]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_sld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_qe9:dffpipe12.clock
clrn => dffpipe_qe9:dffpipe12.clrn
d[0] => dffpipe_qe9:dffpipe12.d[0]
d[1] => dffpipe_qe9:dffpipe12.d[1]
d[2] => dffpipe_qe9:dffpipe12.d[2]
d[3] => dffpipe_qe9:dffpipe12.d[3]
d[4] => dffpipe_qe9:dffpipe12.d[4]
d[5] => dffpipe_qe9:dffpipe12.d[5]
d[6] => dffpipe_qe9:dffpipe12.d[6]
d[7] => dffpipe_qe9:dffpipe12.d[7]
d[8] => dffpipe_qe9:dffpipe12.d[8]
d[9] => dffpipe_qe9:dffpipe12.d[9]
d[10] => dffpipe_qe9:dffpipe12.d[10]
q[0] <= dffpipe_qe9:dffpipe12.q[0]
q[1] <= dffpipe_qe9:dffpipe12.q[1]
q[2] <= dffpipe_qe9:dffpipe12.q[2]
q[3] <= dffpipe_qe9:dffpipe12.q[3]
q[4] <= dffpipe_qe9:dffpipe12.q[4]
q[5] <= dffpipe_qe9:dffpipe12.q[5]
q[6] <= dffpipe_qe9:dffpipe12.q[6]
q[7] <= dffpipe_qe9:dffpipe12.q[7]
q[8] <= dffpipe_qe9:dffpipe12.q[8]
q[9] <= dffpipe_qe9:dffpipe12.q[9]
q[10] <= dffpipe_qe9:dffpipe12.q[10]


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_sld:ws_dgrp
clock => dffpipe_ve9:dffpipe16.clock
clrn => dffpipe_ve9:dffpipe16.clrn
d[0] => dffpipe_ve9:dffpipe16.d[0]
d[1] => dffpipe_ve9:dffpipe16.d[1]
d[2] => dffpipe_ve9:dffpipe16.d[2]
d[3] => dffpipe_ve9:dffpipe16.d[3]
d[4] => dffpipe_ve9:dffpipe16.d[4]
d[5] => dffpipe_ve9:dffpipe16.d[5]
d[6] => dffpipe_ve9:dffpipe16.d[6]
d[7] => dffpipe_ve9:dffpipe16.d[7]
d[8] => dffpipe_ve9:dffpipe16.d[8]
d[9] => dffpipe_ve9:dffpipe16.d[9]
d[10] => dffpipe_ve9:dffpipe16.d[10]
q[0] <= dffpipe_ve9:dffpipe16.q[0]
q[1] <= dffpipe_ve9:dffpipe16.q[1]
q[2] <= dffpipe_ve9:dffpipe16.q[2]
q[3] <= dffpipe_ve9:dffpipe16.q[3]
q[4] <= dffpipe_ve9:dffpipe16.q[4]
q[5] <= dffpipe_ve9:dffpipe16.q[5]
q[6] <= dffpipe_ve9:dffpipe16.q[6]
q[7] <= dffpipe_ve9:dffpipe16.q[7]
q[8] <= dffpipe_ve9:dffpipe16.q[8]
q[9] <= dffpipe_ve9:dffpipe16.q[9]
q[10] <= dffpipe_ve9:dffpipe16.q[10]


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_ve9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|lms7_uStream_trx_top|fifo_32to16:inst29|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_75l1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|rfifo_ctrl:inst23
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ctrl_proc.IN0
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ctrl_proc.IN1
wrreq => wrreq_o.OUTPUTSELECT
wrreq_o <= wrreq_o.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1
local_address[0] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[0]
local_address[1] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[1]
local_address[2] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[2]
local_address[3] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[3]
local_address[4] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[4]
local_address[5] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[5]
local_address[6] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[6]
local_address[7] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[7]
local_address[8] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[8]
local_address[9] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[9]
local_address[10] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[10]
local_address[11] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[11]
local_address[12] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[12]
local_address[13] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[13]
local_address[14] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[14]
local_address[15] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[15]
local_address[16] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[16]
local_address[17] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[17]
local_address[18] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[18]
local_address[19] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[19]
local_address[20] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[20]
local_address[21] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[21]
local_address[22] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[22]
local_address[23] => ddr2_controller_phy:ddr2_controller_phy_inst.local_address[23]
local_write_req => ddr2_controller_phy:ddr2_controller_phy_inst.local_write_req
local_read_req => ddr2_controller_phy:ddr2_controller_phy_inst.local_read_req
local_burstbegin => ddr2_controller_phy:ddr2_controller_phy_inst.local_burstbegin
local_wdata[0] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[0]
local_wdata[1] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[1]
local_wdata[2] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[2]
local_wdata[3] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[3]
local_wdata[4] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[4]
local_wdata[5] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[5]
local_wdata[6] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[6]
local_wdata[7] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[7]
local_wdata[8] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[8]
local_wdata[9] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[9]
local_wdata[10] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[10]
local_wdata[11] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[11]
local_wdata[12] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[12]
local_wdata[13] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[13]
local_wdata[14] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[14]
local_wdata[15] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[15]
local_wdata[16] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[16]
local_wdata[17] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[17]
local_wdata[18] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[18]
local_wdata[19] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[19]
local_wdata[20] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[20]
local_wdata[21] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[21]
local_wdata[22] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[22]
local_wdata[23] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[23]
local_wdata[24] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[24]
local_wdata[25] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[25]
local_wdata[26] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[26]
local_wdata[27] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[27]
local_wdata[28] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[28]
local_wdata[29] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[29]
local_wdata[30] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[30]
local_wdata[31] => ddr2_controller_phy:ddr2_controller_phy_inst.local_wdata[31]
local_be[0] => ddr2_controller_phy:ddr2_controller_phy_inst.local_be[0]
local_be[1] => ddr2_controller_phy:ddr2_controller_phy_inst.local_be[1]
local_be[2] => ddr2_controller_phy:ddr2_controller_phy_inst.local_be[2]
local_be[3] => ddr2_controller_phy:ddr2_controller_phy_inst.local_be[3]
local_size[0] => ddr2_controller_phy:ddr2_controller_phy_inst.local_size[0]
local_size[1] => ddr2_controller_phy:ddr2_controller_phy_inst.local_size[1]
global_reset_n => ddr2_controller_phy:ddr2_controller_phy_inst.global_reset_n
pll_ref_clk => ddr2_controller_phy:ddr2_controller_phy_inst.pll_ref_clk
soft_reset_n => ddr2_controller_phy:ddr2_controller_phy_inst.soft_reset_n
local_ready <= ddr2_controller_phy:ddr2_controller_phy_inst.local_ready
local_rdata[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[0]
local_rdata[1] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[1]
local_rdata[2] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[2]
local_rdata[3] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[3]
local_rdata[4] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[4]
local_rdata[5] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[5]
local_rdata[6] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[6]
local_rdata[7] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[7]
local_rdata[8] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[8]
local_rdata[9] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[9]
local_rdata[10] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[10]
local_rdata[11] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[11]
local_rdata[12] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[12]
local_rdata[13] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[13]
local_rdata[14] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[14]
local_rdata[15] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[15]
local_rdata[16] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[16]
local_rdata[17] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[17]
local_rdata[18] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[18]
local_rdata[19] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[19]
local_rdata[20] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[20]
local_rdata[21] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[21]
local_rdata[22] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[22]
local_rdata[23] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[23]
local_rdata[24] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[24]
local_rdata[25] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[25]
local_rdata[26] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[26]
local_rdata[27] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[27]
local_rdata[28] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[28]
local_rdata[29] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[29]
local_rdata[30] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[30]
local_rdata[31] <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata[31]
local_rdata_valid <= ddr2_controller_phy:ddr2_controller_phy_inst.local_rdata_valid
local_refresh_ack <= ddr2_controller_phy:ddr2_controller_phy_inst.local_refresh_ack
local_init_done <= ddr2_controller_phy:ddr2_controller_phy_inst.local_init_done
reset_phy_clk_n <= ddr2_controller_phy:ddr2_controller_phy_inst.reset_phy_clk_n
mem_odt[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_odt[0]
mem_cs_n[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_cs_n[0]
mem_cke[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_cke[0]
mem_addr[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[0]
mem_addr[1] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[1]
mem_addr[2] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[2]
mem_addr[3] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[3]
mem_addr[4] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[4]
mem_addr[5] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[5]
mem_addr[6] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[6]
mem_addr[7] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[7]
mem_addr[8] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[8]
mem_addr[9] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[9]
mem_addr[10] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[10]
mem_addr[11] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[11]
mem_addr[12] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_addr[12]
mem_ba[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_ba[0]
mem_ba[1] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_ba[1]
mem_ras_n <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_ras_n
mem_cas_n <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_cas_n
mem_we_n <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_we_n
mem_dm[0] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_dm[0]
mem_dm[1] <= ddr2_controller_phy:ddr2_controller_phy_inst.mem_dm[1]
phy_clk <= ddr2_controller_phy:ddr2_controller_phy_inst.phy_clk
aux_full_rate_clk <= ddr2_controller_phy:ddr2_controller_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= ddr2_controller_phy:ddr2_controller_phy_inst.aux_half_rate_clk
reset_request_n <= ddr2_controller_phy:ddr2_controller_phy_inst.reset_request_n
mem_clk[0] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_clk[0]
mem_clk_n[0] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_clk_n[0]
mem_dq[0] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[0]
mem_dq[1] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[1]
mem_dq[2] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[2]
mem_dq[3] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[3]
mem_dq[4] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[4]
mem_dq[5] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[5]
mem_dq[6] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[6]
mem_dq[7] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[7]
mem_dq[8] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[8]
mem_dq[9] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[9]
mem_dq[10] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[10]
mem_dq[11] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[11]
mem_dq[12] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[12]
mem_dq[13] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[13]
mem_dq[14] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[14]
mem_dq[15] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dq[15]
mem_dqs[0] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dqs[0]
mem_dqs[1] <> ddr2_controller_phy:ddr2_controller_phy_inst.mem_dqs[1]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst
dqs_delay_ctrl_import[0] => ~NO_FANOUT~
dqs_delay_ctrl_import[1] => ~NO_FANOUT~
dqs_delay_ctrl_import[2] => ~NO_FANOUT~
dqs_delay_ctrl_import[3] => ~NO_FANOUT~
dqs_delay_ctrl_import[4] => ~NO_FANOUT~
dqs_delay_ctrl_import[5] => ~NO_FANOUT~
dqs_offset_delay_ctrl[0] => ~NO_FANOUT~
dqs_offset_delay_ctrl[1] => ~NO_FANOUT~
dqs_offset_delay_ctrl[2] => ~NO_FANOUT~
dqs_offset_delay_ctrl[3] => ~NO_FANOUT~
dqs_offset_delay_ctrl[4] => ~NO_FANOUT~
dqs_offset_delay_ctrl[5] => ~NO_FANOUT~
global_reset_n => ddr2_phy:ddr2_phy_inst.global_reset_n
hc_scan_ck => ~NO_FANOUT~
hc_scan_din[0] => ~NO_FANOUT~
hc_scan_din[1] => ~NO_FANOUT~
hc_scan_enable_access => ~NO_FANOUT~
hc_scan_enable_dm[0] => ~NO_FANOUT~
hc_scan_enable_dm[1] => ~NO_FANOUT~
hc_scan_enable_dq[0] => ~NO_FANOUT~
hc_scan_enable_dq[1] => ~NO_FANOUT~
hc_scan_enable_dq[2] => ~NO_FANOUT~
hc_scan_enable_dq[3] => ~NO_FANOUT~
hc_scan_enable_dq[4] => ~NO_FANOUT~
hc_scan_enable_dq[5] => ~NO_FANOUT~
hc_scan_enable_dq[6] => ~NO_FANOUT~
hc_scan_enable_dq[7] => ~NO_FANOUT~
hc_scan_enable_dq[8] => ~NO_FANOUT~
hc_scan_enable_dq[9] => ~NO_FANOUT~
hc_scan_enable_dq[10] => ~NO_FANOUT~
hc_scan_enable_dq[11] => ~NO_FANOUT~
hc_scan_enable_dq[12] => ~NO_FANOUT~
hc_scan_enable_dq[13] => ~NO_FANOUT~
hc_scan_enable_dq[14] => ~NO_FANOUT~
hc_scan_enable_dq[15] => ~NO_FANOUT~
hc_scan_enable_dqs[0] => ~NO_FANOUT~
hc_scan_enable_dqs[1] => ~NO_FANOUT~
hc_scan_enable_dqs_config[0] => ~NO_FANOUT~
hc_scan_enable_dqs_config[1] => ~NO_FANOUT~
hc_scan_update[0] => ~NO_FANOUT~
hc_scan_update[1] => ~NO_FANOUT~
local_address[0] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[0]
local_address[1] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[1]
local_address[2] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[2]
local_address[3] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[3]
local_address[4] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[4]
local_address[5] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[5]
local_address[6] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[6]
local_address[7] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[7]
local_address[8] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[8]
local_address[9] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[9]
local_address[10] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[10]
local_address[11] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[11]
local_address[12] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[12]
local_address[13] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[13]
local_address[14] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[14]
local_address[15] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[15]
local_address[16] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[16]
local_address[17] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[17]
local_address[18] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[18]
local_address[19] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[19]
local_address[20] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[20]
local_address[21] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[21]
local_address[22] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[22]
local_address[23] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_address[23]
local_autopch_req => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_autopch_req
local_be[0] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_byteenable[0]
local_be[1] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_byteenable[1]
local_be[2] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_byteenable[2]
local_be[3] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_byteenable[3]
local_burstbegin => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_beginbursttransfer
local_multicast_req => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_multicast
local_read_req => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_read
local_refresh_chip => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_refresh_chip[0]
local_refresh_req => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_refresh_req
local_self_rfsh_chip => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_self_rfsh_chip[0]
local_self_rfsh_req => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_self_rfsh_req
local_size[0] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_burstcount[0]
local_size[1] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_burstcount[1]
local_wdata[0] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[0]
local_wdata[1] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[1]
local_wdata[2] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[2]
local_wdata[3] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[3]
local_wdata[4] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[4]
local_wdata[5] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[5]
local_wdata[6] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[6]
local_wdata[7] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[7]
local_wdata[8] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[8]
local_wdata[9] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[9]
local_wdata[10] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[10]
local_wdata[11] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[11]
local_wdata[12] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[12]
local_wdata[13] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[13]
local_wdata[14] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[14]
local_wdata[15] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[15]
local_wdata[16] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[16]
local_wdata[17] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[17]
local_wdata[18] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[18]
local_wdata[19] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[19]
local_wdata[20] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[20]
local_wdata[21] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[21]
local_wdata[22] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[22]
local_wdata[23] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[23]
local_wdata[24] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[24]
local_wdata[25] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[25]
local_wdata[26] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[26]
local_wdata[27] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[27]
local_wdata[28] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[28]
local_wdata[29] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[29]
local_wdata[30] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[30]
local_wdata[31] => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_writedata[31]
local_write_req => ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_write
oct_ctl_rs_value[0] => ~NO_FANOUT~
oct_ctl_rs_value[1] => ~NO_FANOUT~
oct_ctl_rs_value[2] => ~NO_FANOUT~
oct_ctl_rs_value[3] => ~NO_FANOUT~
oct_ctl_rs_value[4] => ~NO_FANOUT~
oct_ctl_rs_value[5] => ~NO_FANOUT~
oct_ctl_rs_value[6] => ~NO_FANOUT~
oct_ctl_rs_value[7] => ~NO_FANOUT~
oct_ctl_rs_value[8] => ~NO_FANOUT~
oct_ctl_rs_value[9] => ~NO_FANOUT~
oct_ctl_rs_value[10] => ~NO_FANOUT~
oct_ctl_rs_value[11] => ~NO_FANOUT~
oct_ctl_rs_value[12] => ~NO_FANOUT~
oct_ctl_rs_value[13] => ~NO_FANOUT~
oct_ctl_rt_value[0] => ~NO_FANOUT~
oct_ctl_rt_value[1] => ~NO_FANOUT~
oct_ctl_rt_value[2] => ~NO_FANOUT~
oct_ctl_rt_value[3] => ~NO_FANOUT~
oct_ctl_rt_value[4] => ~NO_FANOUT~
oct_ctl_rt_value[5] => ~NO_FANOUT~
oct_ctl_rt_value[6] => ~NO_FANOUT~
oct_ctl_rt_value[7] => ~NO_FANOUT~
oct_ctl_rt_value[8] => ~NO_FANOUT~
oct_ctl_rt_value[9] => ~NO_FANOUT~
oct_ctl_rt_value[10] => ~NO_FANOUT~
oct_ctl_rt_value[11] => ~NO_FANOUT~
oct_ctl_rt_value[12] => ~NO_FANOUT~
oct_ctl_rt_value[13] => ~NO_FANOUT~
pll_phasecounterselect[0] => ~NO_FANOUT~
pll_phasecounterselect[1] => ~NO_FANOUT~
pll_phasecounterselect[2] => ~NO_FANOUT~
pll_phasecounterselect[3] => ~NO_FANOUT~
pll_phasestep => ~NO_FANOUT~
pll_phaseupdown => ~NO_FANOUT~
pll_reconfig => ~NO_FANOUT~
pll_reconfig_counter_param[0] => ~NO_FANOUT~
pll_reconfig_counter_param[1] => ~NO_FANOUT~
pll_reconfig_counter_param[2] => ~NO_FANOUT~
pll_reconfig_counter_type[0] => ~NO_FANOUT~
pll_reconfig_counter_type[1] => ~NO_FANOUT~
pll_reconfig_counter_type[2] => ~NO_FANOUT~
pll_reconfig_counter_type[3] => ~NO_FANOUT~
pll_reconfig_data_in[0] => ~NO_FANOUT~
pll_reconfig_data_in[1] => ~NO_FANOUT~
pll_reconfig_data_in[2] => ~NO_FANOUT~
pll_reconfig_data_in[3] => ~NO_FANOUT~
pll_reconfig_data_in[4] => ~NO_FANOUT~
pll_reconfig_data_in[5] => ~NO_FANOUT~
pll_reconfig_data_in[6] => ~NO_FANOUT~
pll_reconfig_data_in[7] => ~NO_FANOUT~
pll_reconfig_data_in[8] => ~NO_FANOUT~
pll_reconfig_enable => ~NO_FANOUT~
pll_reconfig_read_param => ~NO_FANOUT~
pll_reconfig_soft_reset_en_n => ~NO_FANOUT~
pll_reconfig_write_param => ~NO_FANOUT~
pll_ref_clk => ddr2_phy:ddr2_phy_inst.pll_ref_clk
soft_reset_n => ddr2_phy:ddr2_phy_inst.soft_reset_n
aux_full_rate_clk <= ddr2_phy:ddr2_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= ddr2_phy:ddr2_phy_inst.aux_half_rate_clk
aux_scan_clk <= aux_scan_clk.DB_MAX_OUTPUT_PORT_TYPE
aux_scan_clk_reset_n <= aux_scan_clk_reset_n.DB_MAX_OUTPUT_PORT_TYPE
dll_reference_clk <= dll_reference_clk.DB_MAX_OUTPUT_PORT_TYPE
dqs_delay_ctrl_export[0] <= dqs_delay_ctrl_export[0].DB_MAX_OUTPUT_PORT_TYPE
dqs_delay_ctrl_export[1] <= dqs_delay_ctrl_export[1].DB_MAX_OUTPUT_PORT_TYPE
dqs_delay_ctrl_export[2] <= dqs_delay_ctrl_export[2].DB_MAX_OUTPUT_PORT_TYPE
dqs_delay_ctrl_export[3] <= dqs_delay_ctrl_export[3].DB_MAX_OUTPUT_PORT_TYPE
dqs_delay_ctrl_export[4] <= dqs_delay_ctrl_export[4].DB_MAX_OUTPUT_PORT_TYPE
dqs_delay_ctrl_export[5] <= dqs_delay_ctrl_export[5].DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.ecc_interrupt
hc_scan_dout[0] <= hc_scan_dout[0].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[1] <= hc_scan_dout[1].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[2] <= hc_scan_dout[2].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[3] <= hc_scan_dout[3].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[4] <= hc_scan_dout[4].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[5] <= hc_scan_dout[5].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[6] <= hc_scan_dout[6].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[7] <= hc_scan_dout[7].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[8] <= hc_scan_dout[8].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[9] <= hc_scan_dout[9].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[10] <= hc_scan_dout[10].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[11] <= hc_scan_dout[11].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[12] <= hc_scan_dout[12].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[13] <= hc_scan_dout[13].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[14] <= hc_scan_dout[14].DB_MAX_OUTPUT_PORT_TYPE
hc_scan_dout[15] <= hc_scan_dout[15].DB_MAX_OUTPUT_PORT_TYPE
local_init_done <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_init_done
local_power_down_ack <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_powerdn_ack
local_rdata[0] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[0]
local_rdata[1] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[1]
local_rdata[2] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[2]
local_rdata[3] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[3]
local_rdata[4] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[4]
local_rdata[5] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[5]
local_rdata[6] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[6]
local_rdata[7] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[7]
local_rdata[8] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[8]
local_rdata[9] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[9]
local_rdata[10] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[10]
local_rdata[11] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[11]
local_rdata[12] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[12]
local_rdata[13] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[13]
local_rdata[14] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[14]
local_rdata[15] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[15]
local_rdata[16] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[16]
local_rdata[17] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[17]
local_rdata[18] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[18]
local_rdata[19] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[19]
local_rdata[20] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[20]
local_rdata[21] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[21]
local_rdata[22] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[22]
local_rdata[23] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[23]
local_rdata[24] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[24]
local_rdata[25] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[25]
local_rdata[26] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[26]
local_rdata[27] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[27]
local_rdata[28] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[28]
local_rdata[29] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[29]
local_rdata[30] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[30]
local_rdata[31] <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdata[31]
local_rdata_valid <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_readdatavalid
local_ready <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_ready
local_refresh_ack <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_refresh_ack
local_self_rfsh_ack <= ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst.local_self_rfsh_ack
mem_addr[0] <= ddr2_phy:ddr2_phy_inst.mem_addr[0]
mem_addr[1] <= ddr2_phy:ddr2_phy_inst.mem_addr[1]
mem_addr[2] <= ddr2_phy:ddr2_phy_inst.mem_addr[2]
mem_addr[3] <= ddr2_phy:ddr2_phy_inst.mem_addr[3]
mem_addr[4] <= ddr2_phy:ddr2_phy_inst.mem_addr[4]
mem_addr[5] <= ddr2_phy:ddr2_phy_inst.mem_addr[5]
mem_addr[6] <= ddr2_phy:ddr2_phy_inst.mem_addr[6]
mem_addr[7] <= ddr2_phy:ddr2_phy_inst.mem_addr[7]
mem_addr[8] <= ddr2_phy:ddr2_phy_inst.mem_addr[8]
mem_addr[9] <= ddr2_phy:ddr2_phy_inst.mem_addr[9]
mem_addr[10] <= ddr2_phy:ddr2_phy_inst.mem_addr[10]
mem_addr[11] <= ddr2_phy:ddr2_phy_inst.mem_addr[11]
mem_addr[12] <= ddr2_phy:ddr2_phy_inst.mem_addr[12]
mem_ba[0] <= ddr2_phy:ddr2_phy_inst.mem_ba[0]
mem_ba[1] <= ddr2_phy:ddr2_phy_inst.mem_ba[1]
mem_cas_n <= ddr2_phy:ddr2_phy_inst.mem_cas_n
mem_cke[0] <= ddr2_phy:ddr2_phy_inst.mem_cke[0]
mem_clk[0] <> ddr2_phy:ddr2_phy_inst.mem_clk[0]
mem_clk_n[0] <> ddr2_phy:ddr2_phy_inst.mem_clk_n[0]
mem_cs_n[0] <= ddr2_phy:ddr2_phy_inst.mem_cs_n[0]
mem_dm[0] <= ddr2_phy:ddr2_phy_inst.mem_dm[0]
mem_dm[1] <= ddr2_phy:ddr2_phy_inst.mem_dm[1]
mem_dq[0] <> ddr2_phy:ddr2_phy_inst.mem_dq[0]
mem_dq[1] <> ddr2_phy:ddr2_phy_inst.mem_dq[1]
mem_dq[2] <> ddr2_phy:ddr2_phy_inst.mem_dq[2]
mem_dq[3] <> ddr2_phy:ddr2_phy_inst.mem_dq[3]
mem_dq[4] <> ddr2_phy:ddr2_phy_inst.mem_dq[4]
mem_dq[5] <> ddr2_phy:ddr2_phy_inst.mem_dq[5]
mem_dq[6] <> ddr2_phy:ddr2_phy_inst.mem_dq[6]
mem_dq[7] <> ddr2_phy:ddr2_phy_inst.mem_dq[7]
mem_dq[8] <> ddr2_phy:ddr2_phy_inst.mem_dq[8]
mem_dq[9] <> ddr2_phy:ddr2_phy_inst.mem_dq[9]
mem_dq[10] <> ddr2_phy:ddr2_phy_inst.mem_dq[10]
mem_dq[11] <> ddr2_phy:ddr2_phy_inst.mem_dq[11]
mem_dq[12] <> ddr2_phy:ddr2_phy_inst.mem_dq[12]
mem_dq[13] <> ddr2_phy:ddr2_phy_inst.mem_dq[13]
mem_dq[14] <> ddr2_phy:ddr2_phy_inst.mem_dq[14]
mem_dq[15] <> ddr2_phy:ddr2_phy_inst.mem_dq[15]
mem_dqs[0] <> ddr2_phy:ddr2_phy_inst.mem_dqs[0]
mem_dqs[1] <> ddr2_phy:ddr2_phy_inst.mem_dqs[1]
mem_dqsn[0] <> ddr2_phy:ddr2_phy_inst.mem_dqs_n[0]
mem_dqsn[1] <> ddr2_phy:ddr2_phy_inst.mem_dqs_n[1]
mem_odt[0] <= ddr2_phy:ddr2_phy_inst.mem_odt[0]
mem_ras_n <= ddr2_phy:ddr2_phy_inst.mem_ras_n
mem_reset_n <= ddr2_phy:ddr2_phy_inst.mem_reset_n
mem_we_n <= ddr2_phy:ddr2_phy_inst.mem_we_n
phy_clk <= ddr2_phy:ddr2_phy_inst.ctl_clk
pll_phase_done <= pll_phase_done.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_busy <= pll_reconfig_busy.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_clk <= pll_reconfig_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[0] <= pll_reconfig_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[1] <= pll_reconfig_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[2] <= pll_reconfig_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[3] <= pll_reconfig_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[4] <= pll_reconfig_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[5] <= pll_reconfig_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[6] <= pll_reconfig_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[7] <= pll_reconfig_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_data_out[8] <= pll_reconfig_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_reset <= comb.DB_MAX_OUTPUT_PORT_TYPE
reset_phy_clk_n <= ddr2_phy:ddr2_phy_inst.ctl_reset_n
reset_request_n <= ddr2_phy:ddr2_phy_inst.reset_request_n


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst
clk => clk.IN2
half_clk => half_clk.IN2
reset_n => reset_n.IN3
local_ready <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_ready
local_write => local_write.IN1
local_read => local_read.IN1
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_address[23] => local_address[23].IN1
local_byteenable[0] => local_byteenable[0].IN1
local_byteenable[1] => local_byteenable[1].IN1
local_byteenable[2] => local_byteenable[2].IN1
local_byteenable[3] => local_byteenable[3].IN1
local_writedata[0] => local_writedata[0].IN1
local_writedata[1] => local_writedata[1].IN1
local_writedata[2] => local_writedata[2].IN1
local_writedata[3] => local_writedata[3].IN1
local_writedata[4] => local_writedata[4].IN1
local_writedata[5] => local_writedata[5].IN1
local_writedata[6] => local_writedata[6].IN1
local_writedata[7] => local_writedata[7].IN1
local_writedata[8] => local_writedata[8].IN1
local_writedata[9] => local_writedata[9].IN1
local_writedata[10] => local_writedata[10].IN1
local_writedata[11] => local_writedata[11].IN1
local_writedata[12] => local_writedata[12].IN1
local_writedata[13] => local_writedata[13].IN1
local_writedata[14] => local_writedata[14].IN1
local_writedata[15] => local_writedata[15].IN1
local_writedata[16] => local_writedata[16].IN1
local_writedata[17] => local_writedata[17].IN1
local_writedata[18] => local_writedata[18].IN1
local_writedata[19] => local_writedata[19].IN1
local_writedata[20] => local_writedata[20].IN1
local_writedata[21] => local_writedata[21].IN1
local_writedata[22] => local_writedata[22].IN1
local_writedata[23] => local_writedata[23].IN1
local_writedata[24] => local_writedata[24].IN1
local_writedata[25] => local_writedata[25].IN1
local_writedata[26] => local_writedata[26].IN1
local_writedata[27] => local_writedata[27].IN1
local_writedata[28] => local_writedata[28].IN1
local_writedata[29] => local_writedata[29].IN1
local_writedata[30] => local_writedata[30].IN1
local_writedata[31] => local_writedata[31].IN1
local_burstcount[0] => local_burstcount[0].IN1
local_burstcount[1] => local_burstcount[1].IN1
local_beginbursttransfer => local_beginbursttransfer.IN1
local_readdata[0] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[1] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[2] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[3] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[4] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[5] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[6] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[7] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[8] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[9] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[10] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[11] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[12] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[13] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[14] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[15] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[16] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[17] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[18] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[19] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[20] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[21] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[22] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[23] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[24] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[25] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[26] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[27] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[28] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[29] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[30] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[31] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdatavalid <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata_valid
afi_rst_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rlat[0] => afi_rlat[0].IN1
afi_rlat[1] => afi_rlat[1].IN1
afi_rlat[2] => afi_rlat[2].IN1
afi_rlat[3] => afi_rlat[3].IN1
afi_rlat[4] => afi_rlat[4].IN1
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cal_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_mem_clk_disable
afi_cal_byte_lane_sel_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cal_byte_lane_sel_n
afi_cal_byte_lane_sel_n[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cal_byte_lane_sel_n
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ctl_long_idle
local_init_done <= alt_mem_ddrx_controller_st_top:controller_inst.local_init_done
local_refresh_ack <= alt_mem_ddrx_controller_st_top:controller_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller_st_top:controller_inst.local_powerdn_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller_st_top:controller_inst.local_self_rfsh_ack
local_autopch_req => local_autopch_req.IN1
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_powerdn_req => local_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_multicast => local_multicast.IN2
local_priority => local_priority.IN2
ecc_interrupt <= alt_mem_ddrx_controller_st_top:controller_inst.ecc_interrupt
csr_read_req => csr_read_req.IN1
csr_write_req => csr_write_req.IN1
csr_burst_count[0] => csr_burst_count[0].IN1
csr_beginbursttransfer => csr_beginbursttransfer.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_addr[8] => csr_addr[8].IN1
csr_addr[9] => csr_addr[9].IN1
csr_addr[10] => csr_addr[10].IN1
csr_addr[11] => csr_addr[11].IN1
csr_addr[12] => csr_addr[12].IN1
csr_addr[13] => csr_addr[13].IN1
csr_addr[14] => csr_addr[14].IN1
csr_addr[15] => csr_addr[15].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1
csr_rdata[0] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[1] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[2] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[3] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[4] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[5] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[6] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[7] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[8] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[9] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[10] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[11] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[12] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[13] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[14] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[15] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[16] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[17] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[18] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[19] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[20] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[21] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[22] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[23] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[24] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[25] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[26] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[27] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[28] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[29] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[30] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[31] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_rdata_valid <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata_valid
csr_waitrequest <= alt_mem_ddrx_controller_st_top:controller_inst.csr_waitrequest


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst
ctl_clk => data_pass.CLK
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_reset_n => data_pass.ACLR
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_half_clk => ~NO_FANOUT~
ctl_half_clk_reset_n => ~NO_FANOUT~
avl_ready <= int_ready.DB_MAX_OUTPUT_PORT_TYPE
avl_read_req => itf_cmd_valid.IN1
avl_write_req => itf_wr_if_ready.IN0
avl_write_req => itf_wr_data_valid.IN0
avl_write_req => itf_wr_data_valid.DATAB
avl_write_req => always2.IN1
avl_write_req => int_ready.OUTPUTSELECT
avl_write_req => itf_cmd.DATAIN
avl_size[0] => Add0.IN4
avl_size[0] => LessThan0.IN4
avl_size[0] => itf_cmd_burstlen[0].DATAIN
avl_size[1] => Add0.IN3
avl_size[1] => LessThan0.IN3
avl_size[1] => itf_cmd_burstlen[1].DATAIN
avl_burstbegin => ~NO_FANOUT~
avl_addr[0] => itf_cmd_address[0].DATAIN
avl_addr[1] => itf_cmd_address[1].DATAIN
avl_addr[2] => itf_cmd_address[2].DATAIN
avl_addr[3] => itf_cmd_address[3].DATAIN
avl_addr[4] => itf_cmd_address[4].DATAIN
avl_addr[5] => itf_cmd_address[5].DATAIN
avl_addr[6] => itf_cmd_address[6].DATAIN
avl_addr[7] => itf_cmd_address[7].DATAIN
avl_addr[8] => itf_cmd_address[8].DATAIN
avl_addr[9] => itf_cmd_address[9].DATAIN
avl_addr[10] => itf_cmd_address[10].DATAIN
avl_addr[11] => itf_cmd_address[11].DATAIN
avl_addr[12] => itf_cmd_address[12].DATAIN
avl_addr[13] => itf_cmd_address[13].DATAIN
avl_addr[14] => itf_cmd_address[14].DATAIN
avl_addr[15] => itf_cmd_address[15].DATAIN
avl_addr[16] => itf_cmd_address[16].DATAIN
avl_addr[17] => itf_cmd_address[17].DATAIN
avl_addr[18] => itf_cmd_address[18].DATAIN
avl_addr[19] => itf_cmd_address[19].DATAIN
avl_addr[20] => itf_cmd_address[20].DATAIN
avl_addr[21] => itf_cmd_address[21].DATAIN
avl_addr[22] => itf_cmd_address[22].DATAIN
avl_addr[23] => itf_cmd_address[23].DATAIN
avl_rdata_valid <= itf_rd_data_valid.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[0] <= itf_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[1] <= itf_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[2] <= itf_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[3] <= itf_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[4] <= itf_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[5] <= itf_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[6] <= itf_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[7] <= itf_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[8] <= itf_rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[9] <= itf_rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[10] <= itf_rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[11] <= itf_rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[12] <= itf_rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[13] <= itf_rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[14] <= itf_rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[15] <= itf_rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[16] <= itf_rd_data[16].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[17] <= itf_rd_data[17].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[18] <= itf_rd_data[18].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[19] <= itf_rd_data[19].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[20] <= itf_rd_data[20].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[21] <= itf_rd_data[21].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[22] <= itf_rd_data[22].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[23] <= itf_rd_data[23].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[24] <= itf_rd_data[24].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[25] <= itf_rd_data[25].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[26] <= itf_rd_data[26].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[27] <= itf_rd_data[27].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[28] <= itf_rd_data[28].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[29] <= itf_rd_data[29].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[30] <= itf_rd_data[30].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[31] <= itf_rd_data[31].DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[0] => itf_wr_data[0].DATAIN
avl_wdata[1] => itf_wr_data[1].DATAIN
avl_wdata[2] => itf_wr_data[2].DATAIN
avl_wdata[3] => itf_wr_data[3].DATAIN
avl_wdata[4] => itf_wr_data[4].DATAIN
avl_wdata[5] => itf_wr_data[5].DATAIN
avl_wdata[6] => itf_wr_data[6].DATAIN
avl_wdata[7] => itf_wr_data[7].DATAIN
avl_wdata[8] => itf_wr_data[8].DATAIN
avl_wdata[9] => itf_wr_data[9].DATAIN
avl_wdata[10] => itf_wr_data[10].DATAIN
avl_wdata[11] => itf_wr_data[11].DATAIN
avl_wdata[12] => itf_wr_data[12].DATAIN
avl_wdata[13] => itf_wr_data[13].DATAIN
avl_wdata[14] => itf_wr_data[14].DATAIN
avl_wdata[15] => itf_wr_data[15].DATAIN
avl_wdata[16] => itf_wr_data[16].DATAIN
avl_wdata[17] => itf_wr_data[17].DATAIN
avl_wdata[18] => itf_wr_data[18].DATAIN
avl_wdata[19] => itf_wr_data[19].DATAIN
avl_wdata[20] => itf_wr_data[20].DATAIN
avl_wdata[21] => itf_wr_data[21].DATAIN
avl_wdata[22] => itf_wr_data[22].DATAIN
avl_wdata[23] => itf_wr_data[23].DATAIN
avl_wdata[24] => itf_wr_data[24].DATAIN
avl_wdata[25] => itf_wr_data[25].DATAIN
avl_wdata[26] => itf_wr_data[26].DATAIN
avl_wdata[27] => itf_wr_data[27].DATAIN
avl_wdata[28] => itf_wr_data[28].DATAIN
avl_wdata[29] => itf_wr_data[29].DATAIN
avl_wdata[30] => itf_wr_data[30].DATAIN
avl_wdata[31] => itf_wr_data[31].DATAIN
avl_be[0] => itf_wr_data_byte_en[0].DATAIN
avl_be[1] => itf_wr_data_byte_en[1].DATAIN
avl_be[2] => itf_wr_data_byte_en[2].DATAIN
avl_be[3] => itf_wr_data_byte_en[3].DATAIN
local_rdata_error[0] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[1] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[2] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[3] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_multicast => itf_cmd_multicast.DATAIN
local_autopch_req => itf_cmd_autopercharge.DATAIN
local_priority => itf_cmd_priority.DATAIN
itf_cmd_ready => itf_wr_data_valid.IN1
itf_cmd_ready => int_ready.IN0
itf_cmd_ready => int_ready.DATAA
itf_cmd_ready => always2.IN1
itf_cmd_valid <= itf_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd <= avl_write_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[0] <= avl_addr[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[1] <= avl_addr[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[2] <= avl_addr[2].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[3] <= avl_addr[3].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[4] <= avl_addr[4].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[5] <= avl_addr[5].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[6] <= avl_addr[6].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[7] <= avl_addr[7].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[8] <= avl_addr[8].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[9] <= avl_addr[9].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[10] <= avl_addr[10].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[11] <= avl_addr[11].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[12] <= avl_addr[12].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[13] <= avl_addr[13].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[14] <= avl_addr[14].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[15] <= avl_addr[15].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[16] <= avl_addr[16].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[17] <= avl_addr[17].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[18] <= avl_addr[18].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[19] <= avl_addr[19].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[20] <= avl_addr[20].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[21] <= avl_addr[21].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[22] <= avl_addr[22].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[23] <= avl_addr[23].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[0] <= avl_size[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[1] <= avl_size[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_id[0] <= <GND>
itf_cmd_id[1] <= <GND>
itf_cmd_id[2] <= <GND>
itf_cmd_id[3] <= <GND>
itf_cmd_id[4] <= <GND>
itf_cmd_id[5] <= <GND>
itf_cmd_id[6] <= <GND>
itf_cmd_id[7] <= <GND>
itf_cmd_priority <= local_priority.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_autopercharge <= local_autopch_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_multicast <= local_multicast.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_ready => itf_wr_if_ready.IN1
itf_wr_data_ready => int_ready.IN1
itf_wr_data_ready => int_ready.DATAB
itf_wr_data_ready => always2.IN1
itf_wr_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[0] <= avl_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[1] <= avl_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[2] <= avl_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[3] <= avl_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[4] <= avl_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[5] <= avl_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[6] <= avl_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[7] <= avl_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[8] <= avl_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[9] <= avl_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[10] <= avl_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[11] <= avl_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[12] <= avl_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[13] <= avl_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[14] <= avl_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[15] <= avl_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[16] <= avl_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[17] <= avl_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[18] <= avl_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[19] <= avl_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[20] <= avl_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[21] <= avl_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[22] <= avl_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[23] <= avl_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[24] <= avl_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[25] <= avl_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[26] <= avl_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[27] <= avl_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[28] <= avl_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[29] <= avl_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[30] <= avl_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[31] <= avl_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[0] <= avl_be[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[1] <= avl_be[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[2] <= avl_be[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[3] <= avl_be[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_begin <= <GND>
itf_wr_data_last <= <GND>
itf_wr_data_id[0] <= <GND>
itf_wr_data_id[1] <= <GND>
itf_wr_data_id[2] <= <GND>
itf_wr_data_id[3] <= <GND>
itf_wr_data_id[4] <= <GND>
itf_wr_data_id[5] <= <GND>
itf_wr_data_id[6] <= <GND>
itf_wr_data_id[7] <= <GND>
itf_rd_data_ready <= <VCC>
itf_rd_data_valid => avl_rdata_valid.DATAIN
itf_rd_data[0] => avl_rdata[0].DATAIN
itf_rd_data[1] => avl_rdata[1].DATAIN
itf_rd_data[2] => avl_rdata[2].DATAIN
itf_rd_data[3] => avl_rdata[3].DATAIN
itf_rd_data[4] => avl_rdata[4].DATAIN
itf_rd_data[5] => avl_rdata[5].DATAIN
itf_rd_data[6] => avl_rdata[6].DATAIN
itf_rd_data[7] => avl_rdata[7].DATAIN
itf_rd_data[8] => avl_rdata[8].DATAIN
itf_rd_data[9] => avl_rdata[9].DATAIN
itf_rd_data[10] => avl_rdata[10].DATAIN
itf_rd_data[11] => avl_rdata[11].DATAIN
itf_rd_data[12] => avl_rdata[12].DATAIN
itf_rd_data[13] => avl_rdata[13].DATAIN
itf_rd_data[14] => avl_rdata[14].DATAIN
itf_rd_data[15] => avl_rdata[15].DATAIN
itf_rd_data[16] => avl_rdata[16].DATAIN
itf_rd_data[17] => avl_rdata[17].DATAIN
itf_rd_data[18] => avl_rdata[18].DATAIN
itf_rd_data[19] => avl_rdata[19].DATAIN
itf_rd_data[20] => avl_rdata[20].DATAIN
itf_rd_data[21] => avl_rdata[21].DATAIN
itf_rd_data[22] => avl_rdata[22].DATAIN
itf_rd_data[23] => avl_rdata[23].DATAIN
itf_rd_data[24] => avl_rdata[24].DATAIN
itf_rd_data[25] => avl_rdata[25].DATAIN
itf_rd_data[26] => avl_rdata[26].DATAIN
itf_rd_data[27] => avl_rdata[27].DATAIN
itf_rd_data[28] => avl_rdata[28].DATAIN
itf_rd_data[29] => avl_rdata[29].DATAIN
itf_rd_data[30] => avl_rdata[30].DATAIN
itf_rd_data[31] => avl_rdata[31].DATAIN
itf_rd_data_error => local_rdata_error[0].DATAIN
itf_rd_data_error => local_rdata_error[3].DATAIN
itf_rd_data_error => local_rdata_error[2].DATAIN
itf_rd_data_error => local_rdata_error[1].DATAIN
itf_rd_data_begin => ~NO_FANOUT~
itf_rd_data_last => ~NO_FANOUT~
itf_rd_data_id[0] => ~NO_FANOUT~
itf_rd_data_id[1] => ~NO_FANOUT~
itf_rd_data_id[2] => ~NO_FANOUT~
itf_rd_data_id[3] => ~NO_FANOUT~
itf_rd_data_id[4] => ~NO_FANOUT~
itf_rd_data_id[5] => ~NO_FANOUT~
itf_rd_data_id[6] => ~NO_FANOUT~
itf_rd_data_id[7] => ~NO_FANOUT~


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst
clk => clk.IN1
half_clk => ~NO_FANOUT~
reset_n => reset_n.IN1
itf_cmd_ready <= alt_mem_ddrx_controller:controller_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_controller:controller_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
afi_rst_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller:controller_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller:controller_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[-1] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_wrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[-1] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller:controller_inst.ctl_cal_req
afi_init_req <= alt_mem_ddrx_controller:controller_inst.ctl_init_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller:controller_inst.ctl_mem_clk_disable
afi_cal_byte_lane_sel_n[0] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_cal_byte_lane_sel_n[1] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_long_idle
local_init_done <= alt_mem_ddrx_controller:controller_inst.local_init_done
local_refresh_ack <= alt_mem_ddrx_controller:controller_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller:controller_inst.local_self_rfsh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_deep_powerdn_ack
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_powerdn_req => ~NO_FANOUT~
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => local_zqcal_chip[0].IN1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
ecc_interrupt <= alt_mem_ddrx_controller:controller_inst.ecc_interrupt
csr_read_req => ~NO_FANOUT~
csr_write_req => ~NO_FANOUT~
csr_burst_count[0] => ~NO_FANOUT~
csr_beginbursttransfer => ~NO_FANOUT~
csr_addr[0] => ~NO_FANOUT~
csr_addr[1] => ~NO_FANOUT~
csr_addr[2] => ~NO_FANOUT~
csr_addr[3] => ~NO_FANOUT~
csr_addr[4] => ~NO_FANOUT~
csr_addr[5] => ~NO_FANOUT~
csr_addr[6] => ~NO_FANOUT~
csr_addr[7] => ~NO_FANOUT~
csr_addr[8] => ~NO_FANOUT~
csr_addr[9] => ~NO_FANOUT~
csr_addr[10] => ~NO_FANOUT~
csr_addr[11] => ~NO_FANOUT~
csr_addr[12] => ~NO_FANOUT~
csr_addr[13] => ~NO_FANOUT~
csr_addr[14] => ~NO_FANOUT~
csr_addr[15] => ~NO_FANOUT~
csr_wdata[0] => ~NO_FANOUT~
csr_wdata[1] => ~NO_FANOUT~
csr_wdata[2] => ~NO_FANOUT~
csr_wdata[3] => ~NO_FANOUT~
csr_wdata[4] => ~NO_FANOUT~
csr_wdata[5] => ~NO_FANOUT~
csr_wdata[6] => ~NO_FANOUT~
csr_wdata[7] => ~NO_FANOUT~
csr_wdata[8] => ~NO_FANOUT~
csr_wdata[9] => ~NO_FANOUT~
csr_wdata[10] => ~NO_FANOUT~
csr_wdata[11] => ~NO_FANOUT~
csr_wdata[12] => ~NO_FANOUT~
csr_wdata[13] => ~NO_FANOUT~
csr_wdata[14] => ~NO_FANOUT~
csr_wdata[15] => ~NO_FANOUT~
csr_wdata[16] => ~NO_FANOUT~
csr_wdata[17] => ~NO_FANOUT~
csr_wdata[18] => ~NO_FANOUT~
csr_wdata[19] => ~NO_FANOUT~
csr_wdata[20] => ~NO_FANOUT~
csr_wdata[21] => ~NO_FANOUT~
csr_wdata[22] => ~NO_FANOUT~
csr_wdata[23] => ~NO_FANOUT~
csr_wdata[24] => ~NO_FANOUT~
csr_wdata[25] => ~NO_FANOUT~
csr_wdata[26] => ~NO_FANOUT~
csr_wdata[27] => ~NO_FANOUT~
csr_wdata[28] => ~NO_FANOUT~
csr_wdata[29] => ~NO_FANOUT~
csr_wdata[30] => ~NO_FANOUT~
csr_wdata[31] => ~NO_FANOUT~
csr_rdata[0] <= <GND>
csr_rdata[1] <= <GND>
csr_rdata[2] <= <GND>
csr_rdata[3] <= <GND>
csr_rdata[4] <= <GND>
csr_rdata[5] <= <GND>
csr_rdata[6] <= <GND>
csr_rdata[7] <= <GND>
csr_rdata[8] <= <GND>
csr_rdata[9] <= <GND>
csr_rdata[10] <= <GND>
csr_rdata[11] <= <GND>
csr_rdata[12] <= <GND>
csr_rdata[13] <= <GND>
csr_rdata[14] <= <GND>
csr_rdata[15] <= <GND>
csr_rdata[16] <= <GND>
csr_rdata[17] <= <GND>
csr_rdata[18] <= <GND>
csr_rdata[19] <= <GND>
csr_rdata[20] <= <GND>
csr_rdata[21] <= <GND>
csr_rdata[22] <= <GND>
csr_rdata[23] <= <GND>
csr_rdata[24] <= <GND>
csr_rdata[25] <= <GND>
csr_rdata[26] <= <GND>
csr_rdata[27] <= <GND>
csr_rdata[28] <= <GND>
csr_rdata[29] <= <GND>
csr_rdata[30] <= <GND>
csr_rdata[31] <= <GND>
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~
csr_rdata_valid <= <GND>
csr_waitrequest <= <GND>
tbp_empty <= alt_mem_ddrx_controller:controller_inst.tbp_empty
cmd_gen_busy <= alt_mem_ddrx_controller:controller_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_controller:controller_inst.sideband_in_refresh


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst
ctl_clk => ctl_clk.IN12
ctl_reset_n => ctl_reset_n.IN12
itf_cmd_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id_early[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early_valid
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => ~NO_FANOUT~
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_refresh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_refresh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_input_if:input_if_inst.local_deep_powerdn_ack
local_power_down_ack <= alt_mem_ddrx_input_if:input_if_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_self_rfsh_ack
local_init_done <= alt_mem_ddrx_input_if:input_if_inst.local_init_done
afi_rst_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_rst_n
afi_ba[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_addr[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_cke[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cke
afi_cs_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cs_n
afi_ras_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_we_n
afi_odt[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_odt
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_dqs_burst[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dm[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_wdata[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata_valid[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_rdata_en[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en_full[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rrank[0] <= <GND>
afi_rrank[-1] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[-1] <= <GND>
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
ctl_cal_success => ctl_cal_success.IN2
ctl_cal_fail => sts_cal_fail.DATAIN
ctl_cal_req <= comb.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= alt_mem_ddrx_sideband:sideband_inst.ctl_init_req
ctl_mem_clk_disable[0] <= alt_mem_ddrx_sideband:sideband_inst.ctl_mem_clk_disable
ctl_cal_byte_lane_sel_n[0] <= <GND>
ctl_cal_byte_lane_sel_n[1] <= <GND>
cfg_type[0] => cfg_type[0].IN6
cfg_type[1] => cfg_type[1].IN6
cfg_type[2] => cfg_type[2].IN6
cfg_interface_width[0] => cfg_interface_width[0].IN2
cfg_interface_width[1] => cfg_interface_width[1].IN2
cfg_interface_width[2] => cfg_interface_width[2].IN2
cfg_interface_width[3] => cfg_interface_width[3].IN2
cfg_interface_width[4] => cfg_interface_width[4].IN2
cfg_interface_width[5] => cfg_interface_width[5].IN2
cfg_interface_width[6] => cfg_interface_width[6].IN2
cfg_interface_width[7] => cfg_interface_width[7].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN7
cfg_burst_length[1] => cfg_burst_length[1].IN7
cfg_burst_length[2] => cfg_burst_length[2].IN7
cfg_burst_length[3] => cfg_burst_length[3].IN7
cfg_burst_length[4] => cfg_burst_length[4].IN7
cfg_device_width[0] => ~NO_FANOUT~
cfg_device_width[1] => ~NO_FANOUT~
cfg_device_width[2] => ~NO_FANOUT~
cfg_device_width[3] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd[0].IN1
cfg_output_regd[1] => cfg_output_regd[1].IN1
cfg_addr_order[0] => cfg_addr_order[0].IN2
cfg_addr_order[1] => cfg_addr_order[1].IN2
cfg_col_addr_width[0] => cfg_col_addr_width[0].IN2
cfg_col_addr_width[1] => cfg_col_addr_width[1].IN2
cfg_col_addr_width[2] => cfg_col_addr_width[2].IN2
cfg_col_addr_width[3] => cfg_col_addr_width[3].IN2
cfg_col_addr_width[4] => cfg_col_addr_width[4].IN2
cfg_row_addr_width[0] => cfg_row_addr_width[0].IN2
cfg_row_addr_width[1] => cfg_row_addr_width[1].IN2
cfg_row_addr_width[2] => cfg_row_addr_width[2].IN2
cfg_row_addr_width[3] => cfg_row_addr_width[3].IN2
cfg_row_addr_width[4] => cfg_row_addr_width[4].IN2
cfg_bank_addr_width[0] => cfg_bank_addr_width[0].IN2
cfg_bank_addr_width[1] => cfg_bank_addr_width[1].IN2
cfg_bank_addr_width[2] => cfg_bank_addr_width[2].IN2
cfg_cs_addr_width[0] => cfg_cs_addr_width[0].IN3
cfg_cs_addr_width[1] => cfg_cs_addr_width[1].IN3
cfg_cs_addr_width[2] => cfg_cs_addr_width[2].IN3
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_tcl[0] => cfg_tcl[0].IN3
cfg_tcl[1] => cfg_tcl[1].IN3
cfg_tcl[2] => cfg_tcl[2].IN3
cfg_tcl[3] => cfg_tcl[3].IN3
cfg_trrd[0] => cfg_trrd[0].IN1
cfg_trrd[1] => cfg_trrd[1].IN1
cfg_trrd[2] => cfg_trrd[2].IN1
cfg_trrd[3] => cfg_trrd[3].IN1
cfg_tfaw[0] => cfg_tfaw[0].IN1
cfg_tfaw[1] => cfg_tfaw[1].IN1
cfg_tfaw[2] => cfg_tfaw[2].IN1
cfg_tfaw[3] => cfg_tfaw[3].IN1
cfg_tfaw[4] => cfg_tfaw[4].IN1
cfg_tfaw[5] => cfg_tfaw[5].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_trfc[8] => cfg_trfc[8].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trcd[0] => cfg_trcd[0].IN1
cfg_trcd[1] => cfg_trcd[1].IN1
cfg_trcd[2] => cfg_trcd[2].IN1
cfg_trcd[3] => cfg_trcd[3].IN1
cfg_trp[0] => cfg_trp[0].IN1
cfg_trp[1] => cfg_trp[1].IN1
cfg_trp[2] => cfg_trp[2].IN1
cfg_trp[3] => cfg_trp[3].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twtr[0] => cfg_twtr[0].IN1
cfg_twtr[1] => cfg_twtr[1].IN1
cfg_twtr[2] => cfg_twtr[2].IN1
cfg_twtr[3] => cfg_twtr[3].IN1
cfg_trtp[0] => cfg_trtp[0].IN1
cfg_trtp[1] => cfg_trtp[1].IN1
cfg_trtp[2] => cfg_trtp[2].IN1
cfg_trtp[3] => cfg_trtp[3].IN1
cfg_tras[0] => cfg_tras[0].IN1
cfg_tras[1] => cfg_tras[1].IN1
cfg_tras[2] => cfg_tras[2].IN1
cfg_tras[3] => cfg_tras[3].IN1
cfg_tras[4] => cfg_tras[4].IN1
cfg_tras[5] => cfg_tras[5].IN1
cfg_trc[0] => cfg_trc[0].IN1
cfg_trc[1] => cfg_trc[1].IN1
cfg_trc[2] => cfg_trc[2].IN1
cfg_trc[3] => cfg_trc[3].IN1
cfg_trc[4] => cfg_trc[4].IN1
cfg_trc[5] => cfg_trc[5].IN1
cfg_tccd[0] => cfg_tccd[0].IN2
cfg_tccd[1] => cfg_tccd[1].IN2
cfg_tccd[2] => cfg_tccd[2].IN2
cfg_tccd[3] => cfg_tccd[3].IN2
cfg_auto_pd_cycles[0] => cfg_auto_pd_cycles[0].IN1
cfg_auto_pd_cycles[1] => cfg_auto_pd_cycles[1].IN1
cfg_auto_pd_cycles[2] => cfg_auto_pd_cycles[2].IN1
cfg_auto_pd_cycles[3] => cfg_auto_pd_cycles[3].IN1
cfg_auto_pd_cycles[4] => cfg_auto_pd_cycles[4].IN1
cfg_auto_pd_cycles[5] => cfg_auto_pd_cycles[5].IN1
cfg_auto_pd_cycles[6] => cfg_auto_pd_cycles[6].IN1
cfg_auto_pd_cycles[7] => cfg_auto_pd_cycles[7].IN1
cfg_auto_pd_cycles[8] => cfg_auto_pd_cycles[8].IN1
cfg_auto_pd_cycles[9] => cfg_auto_pd_cycles[9].IN1
cfg_auto_pd_cycles[10] => cfg_auto_pd_cycles[10].IN1
cfg_auto_pd_cycles[11] => cfg_auto_pd_cycles[11].IN1
cfg_auto_pd_cycles[12] => cfg_auto_pd_cycles[12].IN1
cfg_auto_pd_cycles[13] => cfg_auto_pd_cycles[13].IN1
cfg_auto_pd_cycles[14] => cfg_auto_pd_cycles[14].IN1
cfg_auto_pd_cycles[15] => cfg_auto_pd_cycles[15].IN1
cfg_self_rfsh_exit_cycles[0] => cfg_self_rfsh_exit_cycles[0].IN1
cfg_self_rfsh_exit_cycles[1] => cfg_self_rfsh_exit_cycles[1].IN1
cfg_self_rfsh_exit_cycles[2] => cfg_self_rfsh_exit_cycles[2].IN1
cfg_self_rfsh_exit_cycles[3] => cfg_self_rfsh_exit_cycles[3].IN1
cfg_self_rfsh_exit_cycles[4] => cfg_self_rfsh_exit_cycles[4].IN1
cfg_self_rfsh_exit_cycles[5] => cfg_self_rfsh_exit_cycles[5].IN1
cfg_self_rfsh_exit_cycles[6] => cfg_self_rfsh_exit_cycles[6].IN1
cfg_self_rfsh_exit_cycles[7] => cfg_self_rfsh_exit_cycles[7].IN1
cfg_self_rfsh_exit_cycles[8] => cfg_self_rfsh_exit_cycles[8].IN1
cfg_self_rfsh_exit_cycles[9] => cfg_self_rfsh_exit_cycles[9].IN1
cfg_pdn_exit_cycles[0] => cfg_pdn_exit_cycles[0].IN1
cfg_pdn_exit_cycles[1] => cfg_pdn_exit_cycles[1].IN1
cfg_pdn_exit_cycles[2] => cfg_pdn_exit_cycles[2].IN1
cfg_pdn_exit_cycles[3] => cfg_pdn_exit_cycles[3].IN1
cfg_power_saving_exit_cycles[0] => cfg_power_saving_exit_cycles[0].IN1
cfg_power_saving_exit_cycles[1] => cfg_power_saving_exit_cycles[1].IN1
cfg_power_saving_exit_cycles[2] => cfg_power_saving_exit_cycles[2].IN1
cfg_power_saving_exit_cycles[3] => cfg_power_saving_exit_cycles[3].IN1
cfg_mem_clk_entry_cycles[0] => cfg_mem_clk_entry_cycles[0].IN1
cfg_mem_clk_entry_cycles[1] => cfg_mem_clk_entry_cycles[1].IN1
cfg_mem_clk_entry_cycles[2] => cfg_mem_clk_entry_cycles[2].IN1
cfg_mem_clk_entry_cycles[3] => cfg_mem_clk_entry_cycles[3].IN1
cfg_mem_clk_entry_cycles[4] => cfg_mem_clk_entry_cycles[4].IN1
cfg_mem_clk_entry_cycles[5] => cfg_mem_clk_entry_cycles[5].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_extra_ctl_clk_act_to_rdwr[0] => cfg_extra_ctl_clk_act_to_rdwr[0].IN1
cfg_extra_ctl_clk_act_to_pch[0] => cfg_extra_ctl_clk_act_to_pch[0].IN1
cfg_extra_ctl_clk_act_to_act[0] => cfg_extra_ctl_clk_act_to_act[0].IN1
cfg_extra_ctl_clk_rd_to_rd[0] => cfg_extra_ctl_clk_rd_to_rd[0].IN1
cfg_extra_ctl_clk_rd_to_rd[1] => cfg_extra_ctl_clk_rd_to_rd[1].IN1
cfg_extra_ctl_clk_rd_to_rd[2] => cfg_extra_ctl_clk_rd_to_rd[2].IN1
cfg_extra_ctl_clk_rd_to_rd[3] => cfg_extra_ctl_clk_rd_to_rd[3].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_wr[0] => cfg_extra_ctl_clk_rd_to_wr[0].IN1
cfg_extra_ctl_clk_rd_to_wr[1] => cfg_extra_ctl_clk_rd_to_wr[1].IN1
cfg_extra_ctl_clk_rd_to_wr[2] => cfg_extra_ctl_clk_rd_to_wr[2].IN1
cfg_extra_ctl_clk_rd_to_wr[3] => cfg_extra_ctl_clk_rd_to_wr[3].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[0] => cfg_extra_ctl_clk_rd_to_wr_bc[0].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[1] => cfg_extra_ctl_clk_rd_to_wr_bc[1].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[2] => cfg_extra_ctl_clk_rd_to_wr_bc[2].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[3] => cfg_extra_ctl_clk_rd_to_wr_bc[3].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_pch[0] => cfg_extra_ctl_clk_rd_to_pch[0].IN1
cfg_extra_ctl_clk_rd_to_pch[1] => cfg_extra_ctl_clk_rd_to_pch[1].IN1
cfg_extra_ctl_clk_rd_to_pch[2] => cfg_extra_ctl_clk_rd_to_pch[2].IN1
cfg_extra_ctl_clk_rd_to_pch[3] => cfg_extra_ctl_clk_rd_to_pch[3].IN1
cfg_extra_ctl_clk_rd_ap_to_valid[0] => cfg_extra_ctl_clk_rd_ap_to_valid[0].IN1
cfg_extra_ctl_clk_wr_to_wr[0] => cfg_extra_ctl_clk_wr_to_wr[0].IN1
cfg_extra_ctl_clk_wr_to_wr[1] => cfg_extra_ctl_clk_wr_to_wr[1].IN1
cfg_extra_ctl_clk_wr_to_wr[2] => cfg_extra_ctl_clk_wr_to_wr[2].IN1
cfg_extra_ctl_clk_wr_to_wr[3] => cfg_extra_ctl_clk_wr_to_wr[3].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_rd[0] => cfg_extra_ctl_clk_wr_to_rd[0].IN1
cfg_extra_ctl_clk_wr_to_rd[1] => cfg_extra_ctl_clk_wr_to_rd[1].IN1
cfg_extra_ctl_clk_wr_to_rd[2] => cfg_extra_ctl_clk_wr_to_rd[2].IN1
cfg_extra_ctl_clk_wr_to_rd[3] => cfg_extra_ctl_clk_wr_to_rd[3].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[0] => cfg_extra_ctl_clk_wr_to_rd_bc[0].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[1] => cfg_extra_ctl_clk_wr_to_rd_bc[1].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[2] => cfg_extra_ctl_clk_wr_to_rd_bc[2].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[3] => cfg_extra_ctl_clk_wr_to_rd_bc[3].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_pch[0] => cfg_extra_ctl_clk_wr_to_pch[0].IN1
cfg_extra_ctl_clk_wr_ap_to_valid[0] => cfg_extra_ctl_clk_wr_ap_to_valid[0].IN1
cfg_extra_ctl_clk_pch_to_valid[0] => cfg_extra_ctl_clk_pch_to_valid[0].IN1
cfg_extra_ctl_clk_pch_all_to_valid[0] => cfg_extra_ctl_clk_pch_all_to_valid[0].IN1
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => cfg_extra_ctl_clk_act_to_act_diff_bank[0].IN1
cfg_extra_ctl_clk_four_act_to_act[0] => cfg_extra_ctl_clk_four_act_to_act[0].IN1
cfg_extra_ctl_clk_arf_to_valid[0] => cfg_extra_ctl_clk_arf_to_valid[0].IN1
cfg_extra_ctl_clk_pdn_to_valid[0] => cfg_extra_ctl_clk_pdn_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_valid[0] => cfg_extra_ctl_clk_srf_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_zq_cal[0] => cfg_extra_ctl_clk_srf_to_zq_cal[0].IN1
cfg_extra_ctl_clk_arf_period[0] => cfg_extra_ctl_clk_arf_period[0].IN1
cfg_extra_ctl_clk_pdn_period[0] => cfg_extra_ctl_clk_pdn_period[0].IN1
cfg_reorder_data[0] => cfg_reorder_data[0].IN1
cfg_starve_limit[0] => cfg_starve_limit[0].IN1
cfg_starve_limit[1] => cfg_starve_limit[1].IN1
cfg_starve_limit[2] => cfg_starve_limit[2].IN1
cfg_starve_limit[3] => cfg_starve_limit[3].IN1
cfg_starve_limit[4] => cfg_starve_limit[4].IN1
cfg_starve_limit[5] => cfg_starve_limit[5].IN1
cfg_user_rfsh[0] => cfg_user_rfsh[0].IN1
cfg_regdimm_enable[0] => cfg_regdimm_enable[0].IN1
cfg_enable_burst_interrupt[0] => cfg_enable_burst_interrupt[0].IN1
cfg_enable_burst_terminate[0] => cfg_enable_burst_terminate[0].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN6
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN2
cfg_enable_ecc_code_overwrites[0] => cfg_enable_ecc_code_overwrites[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN4
cfg_gen_sbe[0] => cfg_gen_sbe[0].IN1
cfg_gen_dbe[0] => cfg_gen_dbe[0].IN1
cfg_enable_intr[0] => cfg_enable_intr[0].IN1
cfg_mask_sbe_intr[0] => cfg_mask_sbe_intr[0].IN1
cfg_mask_dbe_intr[0] => cfg_mask_dbe_intr[0].IN1
cfg_mask_corr_dropped_intr[0] => cfg_mask_corr_dropped_intr[0].IN1
cfg_clr_intr[0] => cfg_clr_intr[0].IN1
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN1
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN1
ecc_interrupt <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.ecc_interrupt
sts_sbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_error
sts_dbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_error
sts_corr_dropped[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped
sts_sbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_dbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_corr_dropped_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_err_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[23] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_corr_dropped_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[23] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
cfg_cal_req => comb.IN1
sts_cal_fail <= ctl_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
sts_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
cfg_enable_dqs_tracking => cfg_enable_dqs_tracking.IN1
afi_ctl_refresh_done[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_long_idle
tbp_empty <= tbp_empty.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= alt_mem_ddrx_cmd_gen:cmd_gen_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_sideband:sideband_inst.sideband_in_refresh


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst
itf_cmd_ready <= itf_cmd_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_valid => cmd_read.IN0
itf_cmd_valid => cmd_write.IN0
itf_cmd_valid => cmd_valid.IN0
itf_cmd => cmd_write.IN1
itf_cmd => cmd_read.IN1
itf_cmd_address[0] => cmd_address[0].DATAIN
itf_cmd_address[1] => cmd_address[1].DATAIN
itf_cmd_address[2] => cmd_address[2].DATAIN
itf_cmd_address[3] => cmd_address[3].DATAIN
itf_cmd_address[4] => cmd_address[4].DATAIN
itf_cmd_address[5] => cmd_address[5].DATAIN
itf_cmd_address[6] => cmd_address[6].DATAIN
itf_cmd_address[7] => cmd_address[7].DATAIN
itf_cmd_address[8] => cmd_address[8].DATAIN
itf_cmd_address[9] => cmd_address[9].DATAIN
itf_cmd_address[10] => cmd_address[10].DATAIN
itf_cmd_address[11] => cmd_address[11].DATAIN
itf_cmd_address[12] => cmd_address[12].DATAIN
itf_cmd_address[13] => cmd_address[13].DATAIN
itf_cmd_address[14] => cmd_address[14].DATAIN
itf_cmd_address[15] => cmd_address[15].DATAIN
itf_cmd_address[16] => cmd_address[16].DATAIN
itf_cmd_address[17] => cmd_address[17].DATAIN
itf_cmd_address[18] => cmd_address[18].DATAIN
itf_cmd_address[19] => cmd_address[19].DATAIN
itf_cmd_address[20] => cmd_address[20].DATAIN
itf_cmd_address[21] => cmd_address[21].DATAIN
itf_cmd_address[22] => cmd_address[22].DATAIN
itf_cmd_address[23] => cmd_address[23].DATAIN
itf_cmd_burstlen[0] => cmd_size[0].DATAIN
itf_cmd_burstlen[1] => cmd_size[1].DATAIN
itf_cmd_id[0] => cmd_id[0].DATAIN
itf_cmd_id[1] => cmd_id[1].DATAIN
itf_cmd_id[2] => cmd_id[2].DATAIN
itf_cmd_id[3] => cmd_id[3].DATAIN
itf_cmd_id[4] => cmd_id[4].DATAIN
itf_cmd_id[5] => cmd_id[5].DATAIN
itf_cmd_id[6] => cmd_id[6].DATAIN
itf_cmd_id[7] => cmd_id[7].DATAIN
itf_cmd_priority => cmd_priority.DATAIN
itf_cmd_autopercharge => cmd_autoprecharge.DATAIN
itf_cmd_multicast => cmd_multicast.DATAIN
itf_wr_data_ready <= itf_wr_data_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_valid => write_data_valid.DATAIN
itf_wr_data[0] => write_data[0].DATAIN
itf_wr_data[1] => write_data[1].DATAIN
itf_wr_data[2] => write_data[2].DATAIN
itf_wr_data[3] => write_data[3].DATAIN
itf_wr_data[4] => write_data[4].DATAIN
itf_wr_data[5] => write_data[5].DATAIN
itf_wr_data[6] => write_data[6].DATAIN
itf_wr_data[7] => write_data[7].DATAIN
itf_wr_data[8] => write_data[8].DATAIN
itf_wr_data[9] => write_data[9].DATAIN
itf_wr_data[10] => write_data[10].DATAIN
itf_wr_data[11] => write_data[11].DATAIN
itf_wr_data[12] => write_data[12].DATAIN
itf_wr_data[13] => write_data[13].DATAIN
itf_wr_data[14] => write_data[14].DATAIN
itf_wr_data[15] => write_data[15].DATAIN
itf_wr_data[16] => write_data[16].DATAIN
itf_wr_data[17] => write_data[17].DATAIN
itf_wr_data[18] => write_data[18].DATAIN
itf_wr_data[19] => write_data[19].DATAIN
itf_wr_data[20] => write_data[20].DATAIN
itf_wr_data[21] => write_data[21].DATAIN
itf_wr_data[22] => write_data[22].DATAIN
itf_wr_data[23] => write_data[23].DATAIN
itf_wr_data[24] => write_data[24].DATAIN
itf_wr_data[25] => write_data[25].DATAIN
itf_wr_data[26] => write_data[26].DATAIN
itf_wr_data[27] => write_data[27].DATAIN
itf_wr_data[28] => write_data[28].DATAIN
itf_wr_data[29] => write_data[29].DATAIN
itf_wr_data[30] => write_data[30].DATAIN
itf_wr_data[31] => write_data[31].DATAIN
itf_wr_data_byte_en[0] => byte_en[0].DATAIN
itf_wr_data_byte_en[1] => byte_en[1].DATAIN
itf_wr_data_byte_en[2] => byte_en[2].DATAIN
itf_wr_data_byte_en[3] => byte_en[3].DATAIN
itf_wr_data_begin => ~NO_FANOUT~
itf_wr_data_last => ~NO_FANOUT~
itf_wr_data_id[0] => write_data_id[0].DATAIN
itf_wr_data_id[1] => write_data_id[1].DATAIN
itf_wr_data_id[2] => write_data_id[2].DATAIN
itf_wr_data_id[3] => write_data_id[3].DATAIN
itf_wr_data_id[4] => write_data_id[4].DATAIN
itf_wr_data_id[5] => write_data_id[5].DATAIN
itf_wr_data_id[6] => write_data_id[6].DATAIN
itf_wr_data_id[7] => write_data_id[7].DATAIN
itf_rd_data_ready => ~NO_FANOUT~
itf_rd_data_valid <= read_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[12] <= read_data[12].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[13] <= read_data[13].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[14] <= read_data[14].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[15] <= read_data[15].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[16] <= read_data[16].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[17] <= read_data[17].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[18] <= read_data[18].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[19] <= read_data[19].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[20] <= read_data[20].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[21] <= read_data[21].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[22] <= read_data[22].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[23] <= read_data[23].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[24] <= read_data[24].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[25] <= read_data[25].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[26] <= read_data[26].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[27] <= read_data[27].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[28] <= read_data[28].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[29] <= read_data[29].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[30] <= read_data[30].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[31] <= read_data[31].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_error <= read_data_error.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_begin <= read_data_begin.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_last <= read_data_last.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[0] <= read_data_localid[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[1] <= read_data_localid[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[2] <= read_data_localid[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[3] <= read_data_localid[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[4] <= read_data_localid[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[5] <= read_data_localid[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[6] <= read_data_localid[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[7] <= read_data_localid[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[0] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[1] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[2] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[3] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[4] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[5] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[6] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[7] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early_valid <= itf_rd_data_id_early_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full => itf_cmd_ready.IN0
cmd_valid <= cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_address[0] <= itf_cmd_address[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[1] <= itf_cmd_address[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[2] <= itf_cmd_address[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[3] <= itf_cmd_address[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[4] <= itf_cmd_address[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[5] <= itf_cmd_address[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[6] <= itf_cmd_address[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[7] <= itf_cmd_address[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[8] <= itf_cmd_address[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[9] <= itf_cmd_address[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[10] <= itf_cmd_address[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[11] <= itf_cmd_address[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[12] <= itf_cmd_address[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[13] <= itf_cmd_address[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[14] <= itf_cmd_address[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[15] <= itf_cmd_address[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[16] <= itf_cmd_address[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[17] <= itf_cmd_address[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[18] <= itf_cmd_address[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[19] <= itf_cmd_address[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[20] <= itf_cmd_address[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[21] <= itf_cmd_address[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[22] <= itf_cmd_address[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[23] <= itf_cmd_address[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_write <= cmd_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_read <= cmd_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_multicast <= itf_cmd_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_size[0] <= itf_cmd_burstlen[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_size[1] <= itf_cmd_burstlen[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_priority <= itf_cmd_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_autoprecharge <= itf_cmd_autopercharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_id[0] <= itf_cmd_id[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[1] <= itf_cmd_id[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[2] <= itf_cmd_id[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[3] <= itf_cmd_id[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[4] <= itf_cmd_id[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[5] <= itf_cmd_id[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[6] <= itf_cmd_id[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[7] <= itf_cmd_id[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data_mem_full => itf_wr_data_ready.IN0
write_data_id[0] <= itf_wr_data_id[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[1] <= itf_wr_data_id[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[2] <= itf_wr_data_id[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[3] <= itf_wr_data_id[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[4] <= itf_wr_data_id[4].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[5] <= itf_wr_data_id[5].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[6] <= itf_wr_data_id[6].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[7] <= itf_wr_data_id[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= itf_wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= itf_wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= itf_wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= itf_wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= itf_wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= itf_wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= itf_wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= itf_wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= itf_wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= itf_wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= itf_wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= itf_wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= itf_wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= itf_wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= itf_wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= itf_wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= itf_wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= itf_wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= itf_wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= itf_wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= itf_wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= itf_wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= itf_wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= itf_wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= itf_wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= itf_wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= itf_wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= itf_wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= itf_wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= itf_wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= itf_wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= itf_wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
byte_en[0] <= itf_wr_data_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
byte_en[1] <= itf_wr_data_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
byte_en[2] <= itf_wr_data_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
byte_en[3] <= itf_wr_data_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] => itf_rd_data[0].DATAIN
read_data[1] => itf_rd_data[1].DATAIN
read_data[2] => itf_rd_data[2].DATAIN
read_data[3] => itf_rd_data[3].DATAIN
read_data[4] => itf_rd_data[4].DATAIN
read_data[5] => itf_rd_data[5].DATAIN
read_data[6] => itf_rd_data[6].DATAIN
read_data[7] => itf_rd_data[7].DATAIN
read_data[8] => itf_rd_data[8].DATAIN
read_data[9] => itf_rd_data[9].DATAIN
read_data[10] => itf_rd_data[10].DATAIN
read_data[11] => itf_rd_data[11].DATAIN
read_data[12] => itf_rd_data[12].DATAIN
read_data[13] => itf_rd_data[13].DATAIN
read_data[14] => itf_rd_data[14].DATAIN
read_data[15] => itf_rd_data[15].DATAIN
read_data[16] => itf_rd_data[16].DATAIN
read_data[17] => itf_rd_data[17].DATAIN
read_data[18] => itf_rd_data[18].DATAIN
read_data[19] => itf_rd_data[19].DATAIN
read_data[20] => itf_rd_data[20].DATAIN
read_data[21] => itf_rd_data[21].DATAIN
read_data[22] => itf_rd_data[22].DATAIN
read_data[23] => itf_rd_data[23].DATAIN
read_data[24] => itf_rd_data[24].DATAIN
read_data[25] => itf_rd_data[25].DATAIN
read_data[26] => itf_rd_data[26].DATAIN
read_data[27] => itf_rd_data[27].DATAIN
read_data[28] => itf_rd_data[28].DATAIN
read_data[29] => itf_rd_data[29].DATAIN
read_data[30] => itf_rd_data[30].DATAIN
read_data[31] => itf_rd_data[31].DATAIN
read_data_valid => itf_rd_data_valid.DATAIN
read_data_error => itf_rd_data_error.DATAIN
read_data_localid[0] => itf_rd_data_id[0].DATAIN
read_data_localid[1] => itf_rd_data_id[1].DATAIN
read_data_localid[2] => itf_rd_data_id[2].DATAIN
read_data_localid[3] => itf_rd_data_id[3].DATAIN
read_data_localid[4] => itf_rd_data_id[4].DATAIN
read_data_localid[5] => itf_rd_data_id[5].DATAIN
read_data_localid[6] => itf_rd_data_id[6].DATAIN
read_data_localid[7] => itf_rd_data_id[7].DATAIN
read_data_begin => itf_rd_data_begin.DATAIN
read_data_last => itf_rd_data_last.DATAIN
local_refresh_req => rfsh_req.DATAIN
local_refresh_chip[0] => rfsh_chip[0].DATAIN
local_zqcal_req => zqcal_req.DATAIN
local_deep_powerdn_req => deep_powerdn_req.DATAIN
local_deep_powerdn_chip[0] => deep_powerdn_chip[0].DATAIN
local_self_rfsh_req => self_rfsh_req.DATAIN
local_self_rfsh_chip[0] => self_rfsh_chip[0].DATAIN
local_refresh_ack <= rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_deep_powerdn_ack <= deep_powerdn_ack.DB_MAX_OUTPUT_PORT_TYPE
local_power_down_ack <= power_down_ack.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_ack <= self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => itf_rd_data_id_early_valid.IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => itf_rd_data_id_early_valid.IN0
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => itf_rd_data_id_early_valid.IN1
bg_localid[0] => itf_rd_data_id_early.DATAB
bg_localid[1] => itf_rd_data_id_early.DATAB
bg_localid[2] => itf_rd_data_id_early.DATAB
bg_localid[3] => itf_rd_data_id_early.DATAB
bg_localid[4] => itf_rd_data_id_early.DATAB
bg_localid[5] => itf_rd_data_id_early.DATAB
bg_localid[6] => itf_rd_data_id_early.DATAB
bg_localid[7] => itf_rd_data_id_early.DATAB
rfsh_req <= local_refresh_req.DB_MAX_OUTPUT_PORT_TYPE
rfsh_chip[0] <= local_refresh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
zqcal_req <= local_zqcal_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req <= local_deep_powerdn_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_chip[0] <= local_deep_powerdn_chip[0].DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req <= local_self_rfsh_req.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_chip[0] <= local_self_rfsh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
rfsh_ack => local_refresh_ack.DATAIN
deep_powerdn_ack => local_deep_powerdn_ack.DATAIN
power_down_ack => local_power_down_ack.DATAIN
self_rfsh_ack => local_self_rfsh_ack.DATAIN
init_done => itf_cmd_ready.IN1
init_done => itf_wr_data_ready.IN1
init_done => cmd_read.IN1
init_done => cmd_write.IN1
init_done => cmd_valid.IN1
init_done => local_init_done.DATAIN


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst
ctl_clk => waiting_to_load.CLK
ctl_clk => ecc_priority.CLK
ctl_clk => ecc_localid[0].CLK
ctl_clk => ecc_localid[1].CLK
ctl_clk => ecc_localid[2].CLK
ctl_clk => ecc_localid[3].CLK
ctl_clk => ecc_localid[4].CLK
ctl_clk => ecc_localid[5].CLK
ctl_clk => ecc_localid[6].CLK
ctl_clk => ecc_localid[7].CLK
ctl_clk => ecc_dataid[0].CLK
ctl_clk => ecc_dataid[1].CLK
ctl_clk => ecc_dataid[2].CLK
ctl_clk => ecc_dataid[3].CLK
ctl_clk => ecc_multicast.CLK
ctl_clk => ecc_autopch.CLK
ctl_clk => ecc_size[0].CLK
ctl_clk => ecc_size[1].CLK
ctl_clk => ecc_size[2].CLK
ctl_clk => ecc_size[3].CLK
ctl_clk => ecc_col_addr[0].CLK
ctl_clk => ecc_col_addr[1].CLK
ctl_clk => ecc_col_addr[2].CLK
ctl_clk => ecc_col_addr[3].CLK
ctl_clk => ecc_col_addr[4].CLK
ctl_clk => ecc_col_addr[5].CLK
ctl_clk => ecc_col_addr[6].CLK
ctl_clk => ecc_col_addr[7].CLK
ctl_clk => ecc_col_addr[8].CLK
ctl_clk => ecc_col_addr[9].CLK
ctl_clk => ecc_row_addr[0].CLK
ctl_clk => ecc_row_addr[1].CLK
ctl_clk => ecc_row_addr[2].CLK
ctl_clk => ecc_row_addr[3].CLK
ctl_clk => ecc_row_addr[4].CLK
ctl_clk => ecc_row_addr[5].CLK
ctl_clk => ecc_row_addr[6].CLK
ctl_clk => ecc_row_addr[7].CLK
ctl_clk => ecc_row_addr[8].CLK
ctl_clk => ecc_row_addr[9].CLK
ctl_clk => ecc_row_addr[10].CLK
ctl_clk => ecc_row_addr[11].CLK
ctl_clk => ecc_row_addr[12].CLK
ctl_clk => ecc_bank_addr[0].CLK
ctl_clk => ecc_bank_addr[1].CLK
ctl_clk => ecc_cs_addr[0].CLK
ctl_clk => int_ecc_partial_be.CLK
ctl_clk => int_ecc_data_complete.CLK
ctl_clk => int_ecc_dataid[0].CLK
ctl_clk => int_ecc_dataid[1].CLK
ctl_clk => int_ecc_dataid[2].CLK
ctl_clk => int_ecc_dataid[3].CLK
ctl_clk => int_ecc_localid[0].CLK
ctl_clk => int_ecc_localid[1].CLK
ctl_clk => int_ecc_localid[2].CLK
ctl_clk => int_ecc_localid[3].CLK
ctl_clk => int_ecc_localid[4].CLK
ctl_clk => int_ecc_localid[5].CLK
ctl_clk => int_ecc_localid[6].CLK
ctl_clk => int_ecc_localid[7].CLK
ctl_clk => int_ecc_priority.CLK
ctl_clk => int_ecc_multicast.CLK
ctl_clk => int_ecc_autopch.CLK
ctl_clk => int_ecc_size[0].CLK
ctl_clk => int_ecc_size[1].CLK
ctl_clk => int_ecc_size[2].CLK
ctl_clk => int_ecc_size[3].CLK
ctl_clk => int_ecc_write.CLK
ctl_clk => int_ecc_read.CLK
ctl_clk => int_ecc_col_addr[0].CLK
ctl_clk => int_ecc_col_addr[1].CLK
ctl_clk => int_ecc_col_addr[2].CLK
ctl_clk => int_ecc_col_addr[3].CLK
ctl_clk => int_ecc_col_addr[4].CLK
ctl_clk => int_ecc_col_addr[5].CLK
ctl_clk => int_ecc_col_addr[6].CLK
ctl_clk => int_ecc_col_addr[7].CLK
ctl_clk => int_ecc_col_addr[8].CLK
ctl_clk => int_ecc_col_addr[9].CLK
ctl_clk => int_ecc_row_addr[0].CLK
ctl_clk => int_ecc_row_addr[1].CLK
ctl_clk => int_ecc_row_addr[2].CLK
ctl_clk => int_ecc_row_addr[3].CLK
ctl_clk => int_ecc_row_addr[4].CLK
ctl_clk => int_ecc_row_addr[5].CLK
ctl_clk => int_ecc_row_addr[6].CLK
ctl_clk => int_ecc_row_addr[7].CLK
ctl_clk => int_ecc_row_addr[8].CLK
ctl_clk => int_ecc_row_addr[9].CLK
ctl_clk => int_ecc_row_addr[10].CLK
ctl_clk => int_ecc_row_addr[11].CLK
ctl_clk => int_ecc_row_addr[12].CLK
ctl_clk => int_ecc_bank_addr[0].CLK
ctl_clk => int_ecc_bank_addr[1].CLK
ctl_clk => int_ecc_cs_addr[0].CLK
ctl_clk => split_queue_load_open.CLK
ctl_clk => partial_opr.CLK
ctl_clk => errcmd_ready~reg0.CLK
ctl_clk => correct.CLK
ctl_clk => ecc_rmw_write.CLK
ctl_clk => ecc_rmw_read.CLK
ctl_clk => ecc_write.CLK
ctl_clk => ecc_read.CLK
ctl_clk => buf_col_addr[0].CLK
ctl_clk => buf_col_addr[1].CLK
ctl_clk => buf_col_addr[2].CLK
ctl_clk => buf_col_addr[3].CLK
ctl_clk => buf_col_addr[4].CLK
ctl_clk => buf_col_addr[5].CLK
ctl_clk => buf_col_addr[6].CLK
ctl_clk => buf_col_addr[7].CLK
ctl_clk => buf_col_addr[8].CLK
ctl_clk => buf_col_addr[9].CLK
ctl_clk => buf_row_addr[0].CLK
ctl_clk => buf_row_addr[1].CLK
ctl_clk => buf_row_addr[2].CLK
ctl_clk => buf_row_addr[3].CLK
ctl_clk => buf_row_addr[4].CLK
ctl_clk => buf_row_addr[5].CLK
ctl_clk => buf_row_addr[6].CLK
ctl_clk => buf_row_addr[7].CLK
ctl_clk => buf_row_addr[8].CLK
ctl_clk => buf_row_addr[9].CLK
ctl_clk => buf_row_addr[10].CLK
ctl_clk => buf_row_addr[11].CLK
ctl_clk => buf_row_addr[12].CLK
ctl_clk => buf_bank_addr[0].CLK
ctl_clk => buf_bank_addr[1].CLK
ctl_clk => buf_cs_addr[0].CLK
ctl_clk => buf_localid[0].CLK
ctl_clk => buf_localid[1].CLK
ctl_clk => buf_localid[2].CLK
ctl_clk => buf_localid[3].CLK
ctl_clk => buf_localid[4].CLK
ctl_clk => buf_localid[5].CLK
ctl_clk => buf_localid[6].CLK
ctl_clk => buf_localid[7].CLK
ctl_clk => buf_priority.CLK
ctl_clk => buf_multicast.CLK
ctl_clk => buf_autopch_req.CLK
ctl_clk => buf_write_req.CLK
ctl_clk => buf_read_req.CLK
ctl_clk => int_buf_row_addr_reach_max[0].CLK
ctl_clk => int_buf_row_addr_reach_max[1].CLK
ctl_clk => int_buf_row_addr_reach_max[2].CLK
ctl_clk => int_buf_row_addr_reach_max[3].CLK
ctl_clk => buf_col_addr_reach_max.CLK
ctl_clk => buf_bank_addr_reach_max.CLK
ctl_clk => buf_chip_addr_reach_max.CLK
ctl_clk => decrmntd_size[0].CLK
ctl_clk => decrmntd_size[1].CLK
ctl_clk => decrmntd_size[2].CLK
ctl_clk => decrmntd_size[3].CLK
ctl_clk => buf_size[0].CLK
ctl_clk => buf_size[1].CLK
ctl_clk => buf_size[2].CLK
ctl_clk => split_localid[0].CLK
ctl_clk => split_localid[1].CLK
ctl_clk => split_localid[2].CLK
ctl_clk => split_localid[3].CLK
ctl_clk => split_localid[4].CLK
ctl_clk => split_localid[5].CLK
ctl_clk => split_localid[6].CLK
ctl_clk => split_localid[7].CLK
ctl_clk => split_priority.CLK
ctl_clk => split_multicast.CLK
ctl_clk => split_autopch.CLK
ctl_clk => split_size[0].CLK
ctl_clk => split_size[1].CLK
ctl_clk => split_size[2].CLK
ctl_clk => split_size[3].CLK
ctl_clk => split_write.CLK
ctl_clk => split_read.CLK
ctl_clk => split_col_addr[0].CLK
ctl_clk => split_col_addr[1].CLK
ctl_clk => split_col_addr[2].CLK
ctl_clk => split_col_addr[3].CLK
ctl_clk => split_col_addr[4].CLK
ctl_clk => split_col_addr[5].CLK
ctl_clk => split_col_addr[6].CLK
ctl_clk => split_col_addr[7].CLK
ctl_clk => split_col_addr[8].CLK
ctl_clk => split_col_addr[9].CLK
ctl_clk => split_row_addr[0].CLK
ctl_clk => split_row_addr[1].CLK
ctl_clk => split_row_addr[2].CLK
ctl_clk => split_row_addr[3].CLK
ctl_clk => split_row_addr[4].CLK
ctl_clk => split_row_addr[5].CLK
ctl_clk => split_row_addr[6].CLK
ctl_clk => split_row_addr[7].CLK
ctl_clk => split_row_addr[8].CLK
ctl_clk => split_row_addr[9].CLK
ctl_clk => split_row_addr[10].CLK
ctl_clk => split_row_addr[11].CLK
ctl_clk => split_row_addr[12].CLK
ctl_clk => split_bank_addr[0].CLK
ctl_clk => split_bank_addr[1].CLK
ctl_clk => split_cs_addr[0].CLK
ctl_clk => generating.CLK
ctl_clk => deassert_ready.CLK
ctl_clk => ecc_state_sm~6.DATAIN
ctl_reset_n => split_localid[0].ACLR
ctl_reset_n => split_localid[1].ACLR
ctl_reset_n => split_localid[2].ACLR
ctl_reset_n => split_localid[3].ACLR
ctl_reset_n => split_localid[4].ACLR
ctl_reset_n => split_localid[5].ACLR
ctl_reset_n => split_localid[6].ACLR
ctl_reset_n => split_localid[7].ACLR
ctl_reset_n => split_priority.ACLR
ctl_reset_n => split_multicast.ACLR
ctl_reset_n => split_autopch.ACLR
ctl_reset_n => split_size[0].ACLR
ctl_reset_n => split_size[1].ACLR
ctl_reset_n => split_size[2].ACLR
ctl_reset_n => split_size[3].ACLR
ctl_reset_n => split_write.ACLR
ctl_reset_n => split_read.ACLR
ctl_reset_n => split_col_addr[0].ACLR
ctl_reset_n => split_col_addr[1].ACLR
ctl_reset_n => split_col_addr[2].ACLR
ctl_reset_n => split_col_addr[3].ACLR
ctl_reset_n => split_col_addr[4].ACLR
ctl_reset_n => split_col_addr[5].ACLR
ctl_reset_n => split_col_addr[6].ACLR
ctl_reset_n => split_col_addr[7].ACLR
ctl_reset_n => split_col_addr[8].ACLR
ctl_reset_n => split_col_addr[9].ACLR
ctl_reset_n => split_row_addr[0].ACLR
ctl_reset_n => split_row_addr[1].ACLR
ctl_reset_n => split_row_addr[2].ACLR
ctl_reset_n => split_row_addr[3].ACLR
ctl_reset_n => split_row_addr[4].ACLR
ctl_reset_n => split_row_addr[5].ACLR
ctl_reset_n => split_row_addr[6].ACLR
ctl_reset_n => split_row_addr[7].ACLR
ctl_reset_n => split_row_addr[8].ACLR
ctl_reset_n => split_row_addr[9].ACLR
ctl_reset_n => split_row_addr[10].ACLR
ctl_reset_n => split_row_addr[11].ACLR
ctl_reset_n => split_row_addr[12].ACLR
ctl_reset_n => split_bank_addr[0].ACLR
ctl_reset_n => split_bank_addr[1].ACLR
ctl_reset_n => split_cs_addr[0].ACLR
ctl_reset_n => partial_opr.ACLR
ctl_reset_n => errcmd_ready~reg0.ACLR
ctl_reset_n => correct.ACLR
ctl_reset_n => ecc_rmw_write.ACLR
ctl_reset_n => ecc_rmw_read.ACLR
ctl_reset_n => ecc_write.ACLR
ctl_reset_n => ecc_read.ACLR
ctl_reset_n => waiting_to_load.ACLR
ctl_reset_n => deassert_ready.ACLR
ctl_reset_n => generating.ACLR
ctl_reset_n => decrmntd_size[0].ACLR
ctl_reset_n => decrmntd_size[1].ACLR
ctl_reset_n => decrmntd_size[2].ACLR
ctl_reset_n => decrmntd_size[3].ACLR
ctl_reset_n => buf_size[0].ACLR
ctl_reset_n => buf_size[1].ACLR
ctl_reset_n => buf_size[2].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[0].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[1].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[2].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[3].ACLR
ctl_reset_n => buf_col_addr_reach_max.ACLR
ctl_reset_n => buf_bank_addr_reach_max.ACLR
ctl_reset_n => buf_chip_addr_reach_max.ACLR
ctl_reset_n => buf_localid[0].ACLR
ctl_reset_n => buf_localid[1].ACLR
ctl_reset_n => buf_localid[2].ACLR
ctl_reset_n => buf_localid[3].ACLR
ctl_reset_n => buf_localid[4].ACLR
ctl_reset_n => buf_localid[5].ACLR
ctl_reset_n => buf_localid[6].ACLR
ctl_reset_n => buf_localid[7].ACLR
ctl_reset_n => buf_priority.ACLR
ctl_reset_n => buf_multicast.ACLR
ctl_reset_n => buf_autopch_req.ACLR
ctl_reset_n => buf_write_req.ACLR
ctl_reset_n => buf_read_req.ACLR
ctl_reset_n => buf_col_addr[0].ACLR
ctl_reset_n => buf_col_addr[1].ACLR
ctl_reset_n => buf_col_addr[2].ACLR
ctl_reset_n => buf_col_addr[3].ACLR
ctl_reset_n => buf_col_addr[4].ACLR
ctl_reset_n => buf_col_addr[5].ACLR
ctl_reset_n => buf_col_addr[6].ACLR
ctl_reset_n => buf_col_addr[7].ACLR
ctl_reset_n => buf_col_addr[8].ACLR
ctl_reset_n => buf_col_addr[9].ACLR
ctl_reset_n => buf_row_addr[0].ACLR
ctl_reset_n => buf_row_addr[1].ACLR
ctl_reset_n => buf_row_addr[2].ACLR
ctl_reset_n => buf_row_addr[3].ACLR
ctl_reset_n => buf_row_addr[4].ACLR
ctl_reset_n => buf_row_addr[5].ACLR
ctl_reset_n => buf_row_addr[6].ACLR
ctl_reset_n => buf_row_addr[7].ACLR
ctl_reset_n => buf_row_addr[8].ACLR
ctl_reset_n => buf_row_addr[9].ACLR
ctl_reset_n => buf_row_addr[10].ACLR
ctl_reset_n => buf_row_addr[11].ACLR
ctl_reset_n => buf_row_addr[12].ACLR
ctl_reset_n => buf_bank_addr[0].ACLR
ctl_reset_n => buf_bank_addr[1].ACLR
ctl_reset_n => buf_cs_addr[0].ACLR
ctl_reset_n => split_queue_load_open.ACLR
ctl_reset_n => int_ecc_dataid[0].ACLR
ctl_reset_n => int_ecc_dataid[1].ACLR
ctl_reset_n => int_ecc_dataid[2].ACLR
ctl_reset_n => int_ecc_dataid[3].ACLR
ctl_reset_n => int_ecc_localid[0].ACLR
ctl_reset_n => int_ecc_localid[1].ACLR
ctl_reset_n => int_ecc_localid[2].ACLR
ctl_reset_n => int_ecc_localid[3].ACLR
ctl_reset_n => int_ecc_localid[4].ACLR
ctl_reset_n => int_ecc_localid[5].ACLR
ctl_reset_n => int_ecc_localid[6].ACLR
ctl_reset_n => int_ecc_localid[7].ACLR
ctl_reset_n => int_ecc_priority.ACLR
ctl_reset_n => int_ecc_multicast.ACLR
ctl_reset_n => int_ecc_autopch.ACLR
ctl_reset_n => int_ecc_size[0].ACLR
ctl_reset_n => int_ecc_size[1].ACLR
ctl_reset_n => int_ecc_size[2].ACLR
ctl_reset_n => int_ecc_size[3].ACLR
ctl_reset_n => int_ecc_write.ACLR
ctl_reset_n => int_ecc_read.ACLR
ctl_reset_n => int_ecc_col_addr[0].ACLR
ctl_reset_n => int_ecc_col_addr[1].ACLR
ctl_reset_n => int_ecc_col_addr[2].ACLR
ctl_reset_n => int_ecc_col_addr[3].ACLR
ctl_reset_n => int_ecc_col_addr[4].ACLR
ctl_reset_n => int_ecc_col_addr[5].ACLR
ctl_reset_n => int_ecc_col_addr[6].ACLR
ctl_reset_n => int_ecc_col_addr[7].ACLR
ctl_reset_n => int_ecc_col_addr[8].ACLR
ctl_reset_n => int_ecc_col_addr[9].ACLR
ctl_reset_n => int_ecc_row_addr[0].ACLR
ctl_reset_n => int_ecc_row_addr[1].ACLR
ctl_reset_n => int_ecc_row_addr[2].ACLR
ctl_reset_n => int_ecc_row_addr[3].ACLR
ctl_reset_n => int_ecc_row_addr[4].ACLR
ctl_reset_n => int_ecc_row_addr[5].ACLR
ctl_reset_n => int_ecc_row_addr[6].ACLR
ctl_reset_n => int_ecc_row_addr[7].ACLR
ctl_reset_n => int_ecc_row_addr[8].ACLR
ctl_reset_n => int_ecc_row_addr[9].ACLR
ctl_reset_n => int_ecc_row_addr[10].ACLR
ctl_reset_n => int_ecc_row_addr[11].ACLR
ctl_reset_n => int_ecc_row_addr[12].ACLR
ctl_reset_n => int_ecc_bank_addr[0].ACLR
ctl_reset_n => int_ecc_bank_addr[1].ACLR
ctl_reset_n => int_ecc_cs_addr[0].ACLR
ctl_reset_n => int_ecc_partial_be.ACLR
ctl_reset_n => int_ecc_data_complete.ACLR
ctl_reset_n => ecc_priority.ACLR
ctl_reset_n => ecc_localid[0].ACLR
ctl_reset_n => ecc_localid[1].ACLR
ctl_reset_n => ecc_localid[2].ACLR
ctl_reset_n => ecc_localid[3].ACLR
ctl_reset_n => ecc_localid[4].ACLR
ctl_reset_n => ecc_localid[5].ACLR
ctl_reset_n => ecc_localid[6].ACLR
ctl_reset_n => ecc_localid[7].ACLR
ctl_reset_n => ecc_dataid[0].ACLR
ctl_reset_n => ecc_dataid[1].ACLR
ctl_reset_n => ecc_dataid[2].ACLR
ctl_reset_n => ecc_dataid[3].ACLR
ctl_reset_n => ecc_multicast.ACLR
ctl_reset_n => ecc_autopch.ACLR
ctl_reset_n => ecc_size[0].ACLR
ctl_reset_n => ecc_size[1].ACLR
ctl_reset_n => ecc_size[2].ACLR
ctl_reset_n => ecc_size[3].ACLR
ctl_reset_n => ecc_col_addr[0].ACLR
ctl_reset_n => ecc_col_addr[1].ACLR
ctl_reset_n => ecc_col_addr[2].ACLR
ctl_reset_n => ecc_col_addr[3].ACLR
ctl_reset_n => ecc_col_addr[4].ACLR
ctl_reset_n => ecc_col_addr[5].ACLR
ctl_reset_n => ecc_col_addr[6].ACLR
ctl_reset_n => ecc_col_addr[7].ACLR
ctl_reset_n => ecc_col_addr[8].ACLR
ctl_reset_n => ecc_col_addr[9].ACLR
ctl_reset_n => ecc_row_addr[0].ACLR
ctl_reset_n => ecc_row_addr[1].ACLR
ctl_reset_n => ecc_row_addr[2].ACLR
ctl_reset_n => ecc_row_addr[3].ACLR
ctl_reset_n => ecc_row_addr[4].ACLR
ctl_reset_n => ecc_row_addr[5].ACLR
ctl_reset_n => ecc_row_addr[6].ACLR
ctl_reset_n => ecc_row_addr[7].ACLR
ctl_reset_n => ecc_row_addr[8].ACLR
ctl_reset_n => ecc_row_addr[9].ACLR
ctl_reset_n => ecc_row_addr[10].ACLR
ctl_reset_n => ecc_row_addr[11].ACLR
ctl_reset_n => ecc_row_addr[12].ACLR
ctl_reset_n => ecc_bank_addr[0].ACLR
ctl_reset_n => ecc_bank_addr[1].ACLR
ctl_reset_n => ecc_cs_addr[0].ACLR
ctl_reset_n => ecc_state_sm~8.DATAIN
tbp_full => proc_busy.DATAA
tbp_full => int_queue_full.IN1
tbp_full => waiting_to_load.DATAIN
tbp_load[0] => tbp_load_index.DATAA
tbp_load[1] => tbp_load_index.DATAA
tbp_load[2] => tbp_load_index.DATAA
tbp_load[3] => tbp_load_index.DATAA
tbp_read[0] => always34.IN1
tbp_read[1] => always34.IN1
tbp_read[2] => always34.IN1
tbp_read[3] => always34.IN1
tbp_write[0] => always34.IN1
tbp_write[1] => always34.IN1
tbp_write[2] => always34.IN1
tbp_write[3] => always34.IN1
tbp_chipsel[0] => always34.IN1
tbp_chipsel[1] => always34.IN1
tbp_chipsel[2] => always34.IN1
tbp_chipsel[3] => always34.IN1
tbp_bank[0] => Equal27.IN1
tbp_bank[1] => Equal27.IN0
tbp_bank[2] => Equal33.IN1
tbp_bank[3] => Equal33.IN0
tbp_bank[4] => Equal39.IN1
tbp_bank[5] => Equal39.IN0
tbp_bank[6] => Equal45.IN1
tbp_bank[7] => Equal45.IN0
tbp_row[0] => Equal28.IN2
tbp_row[1] => Equal28.IN1
tbp_row[2] => Equal28.IN0
tbp_row[3] => Equal29.IN2
tbp_row[4] => Equal29.IN1
tbp_row[5] => Equal29.IN0
tbp_row[6] => Equal30.IN2
tbp_row[7] => Equal30.IN1
tbp_row[8] => Equal30.IN0
tbp_row[9] => Equal31.IN3
tbp_row[10] => Equal31.IN2
tbp_row[11] => Equal31.IN1
tbp_row[12] => Equal31.IN0
tbp_row[13] => Equal34.IN2
tbp_row[14] => Equal34.IN1
tbp_row[15] => Equal34.IN0
tbp_row[16] => Equal35.IN2
tbp_row[17] => Equal35.IN1
tbp_row[18] => Equal35.IN0
tbp_row[19] => Equal36.IN2
tbp_row[20] => Equal36.IN1
tbp_row[21] => Equal36.IN0
tbp_row[22] => Equal37.IN3
tbp_row[23] => Equal37.IN2
tbp_row[24] => Equal37.IN1
tbp_row[25] => Equal37.IN0
tbp_row[26] => Equal40.IN2
tbp_row[27] => Equal40.IN1
tbp_row[28] => Equal40.IN0
tbp_row[29] => Equal41.IN2
tbp_row[30] => Equal41.IN1
tbp_row[31] => Equal41.IN0
tbp_row[32] => Equal42.IN2
tbp_row[33] => Equal42.IN1
tbp_row[34] => Equal42.IN0
tbp_row[35] => Equal43.IN3
tbp_row[36] => Equal43.IN2
tbp_row[37] => Equal43.IN1
tbp_row[38] => Equal43.IN0
tbp_row[39] => Equal46.IN2
tbp_row[40] => Equal46.IN1
tbp_row[41] => Equal46.IN0
tbp_row[42] => Equal47.IN2
tbp_row[43] => Equal47.IN1
tbp_row[44] => Equal47.IN0
tbp_row[45] => Equal48.IN2
tbp_row[46] => Equal48.IN1
tbp_row[47] => Equal48.IN0
tbp_row[48] => Equal49.IN3
tbp_row[49] => Equal49.IN2
tbp_row[50] => Equal49.IN1
tbp_row[51] => Equal49.IN0
tbp_col[0] => Equal32.IN9
tbp_col[1] => Equal32.IN8
tbp_col[2] => Equal32.IN7
tbp_col[3] => Equal32.IN6
tbp_col[4] => Equal32.IN5
tbp_col[5] => Equal32.IN4
tbp_col[6] => Equal32.IN3
tbp_col[7] => Equal32.IN2
tbp_col[8] => Equal32.IN1
tbp_col[9] => Equal32.IN0
tbp_col[10] => Equal38.IN9
tbp_col[11] => Equal38.IN8
tbp_col[12] => Equal38.IN7
tbp_col[13] => Equal38.IN6
tbp_col[14] => Equal38.IN5
tbp_col[15] => Equal38.IN4
tbp_col[16] => Equal38.IN3
tbp_col[17] => Equal38.IN2
tbp_col[18] => Equal38.IN1
tbp_col[19] => Equal38.IN0
tbp_col[20] => Equal44.IN9
tbp_col[21] => Equal44.IN8
tbp_col[22] => Equal44.IN7
tbp_col[23] => Equal44.IN6
tbp_col[24] => Equal44.IN5
tbp_col[25] => Equal44.IN4
tbp_col[26] => Equal44.IN3
tbp_col[27] => Equal44.IN2
tbp_col[28] => Equal44.IN1
tbp_col[29] => Equal44.IN0
tbp_col[30] => Equal50.IN9
tbp_col[31] => Equal50.IN8
tbp_col[32] => Equal50.IN7
tbp_col[33] => Equal50.IN6
tbp_col[34] => Equal50.IN5
tbp_col[35] => Equal50.IN4
tbp_col[36] => Equal50.IN3
tbp_col[37] => Equal50.IN2
tbp_col[38] => Equal50.IN1
tbp_col[39] => Equal50.IN0
tbp_shadow_chipsel[0] => always35.IN1
tbp_shadow_chipsel[1] => always35.IN1
tbp_shadow_chipsel[2] => always35.IN1
tbp_shadow_chipsel[3] => always35.IN1
tbp_shadow_bank[0] => Equal51.IN1
tbp_shadow_bank[1] => Equal51.IN0
tbp_shadow_bank[2] => Equal53.IN1
tbp_shadow_bank[3] => Equal53.IN0
tbp_shadow_bank[4] => Equal55.IN1
tbp_shadow_bank[5] => Equal55.IN0
tbp_shadow_bank[6] => Equal57.IN1
tbp_shadow_bank[7] => Equal57.IN0
tbp_shadow_row[0] => Equal52.IN12
tbp_shadow_row[1] => Equal52.IN11
tbp_shadow_row[2] => Equal52.IN10
tbp_shadow_row[3] => Equal52.IN9
tbp_shadow_row[4] => Equal52.IN8
tbp_shadow_row[5] => Equal52.IN7
tbp_shadow_row[6] => Equal52.IN6
tbp_shadow_row[7] => Equal52.IN5
tbp_shadow_row[8] => Equal52.IN4
tbp_shadow_row[9] => Equal52.IN3
tbp_shadow_row[10] => Equal52.IN2
tbp_shadow_row[11] => Equal52.IN1
tbp_shadow_row[12] => Equal52.IN0
tbp_shadow_row[13] => Equal54.IN12
tbp_shadow_row[14] => Equal54.IN11
tbp_shadow_row[15] => Equal54.IN10
tbp_shadow_row[16] => Equal54.IN9
tbp_shadow_row[17] => Equal54.IN8
tbp_shadow_row[18] => Equal54.IN7
tbp_shadow_row[19] => Equal54.IN6
tbp_shadow_row[20] => Equal54.IN5
tbp_shadow_row[21] => Equal54.IN4
tbp_shadow_row[22] => Equal54.IN3
tbp_shadow_row[23] => Equal54.IN2
tbp_shadow_row[24] => Equal54.IN1
tbp_shadow_row[25] => Equal54.IN0
tbp_shadow_row[26] => Equal56.IN12
tbp_shadow_row[27] => Equal56.IN11
tbp_shadow_row[28] => Equal56.IN10
tbp_shadow_row[29] => Equal56.IN9
tbp_shadow_row[30] => Equal56.IN8
tbp_shadow_row[31] => Equal56.IN7
tbp_shadow_row[32] => Equal56.IN6
tbp_shadow_row[33] => Equal56.IN5
tbp_shadow_row[34] => Equal56.IN4
tbp_shadow_row[35] => Equal56.IN3
tbp_shadow_row[36] => Equal56.IN2
tbp_shadow_row[37] => Equal56.IN1
tbp_shadow_row[38] => Equal56.IN0
tbp_shadow_row[39] => Equal58.IN12
tbp_shadow_row[40] => Equal58.IN11
tbp_shadow_row[41] => Equal58.IN10
tbp_shadow_row[42] => Equal58.IN9
tbp_shadow_row[43] => Equal58.IN8
tbp_shadow_row[44] => Equal58.IN7
tbp_shadow_row[45] => Equal58.IN6
tbp_shadow_row[46] => Equal58.IN5
tbp_shadow_row[47] => Equal58.IN4
tbp_shadow_row[48] => Equal58.IN3
tbp_shadow_row[49] => Equal58.IN2
tbp_shadow_row[50] => Equal58.IN1
tbp_shadow_row[51] => Equal58.IN0
cmd_gen_load <= cmd_gen_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_waiting_to_load <= waiting_to_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_chipsel[0] <= muxed_cs_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[0] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[1] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[0] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[1] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[2] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[3] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[4] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[5] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[6] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[7] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[8] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[9] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[10] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[11] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[12] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[0] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[1] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[2] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[3] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[4] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[5] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[6] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[7] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[8] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[9] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_write <= muxed_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_read <= muxed_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_multicast <= muxed_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[0] <= muxed_size[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[1] <= muxed_size[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[2] <= muxed_size[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[3] <= muxed_size[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[0] <= muxed_localid[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[1] <= muxed_localid[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[2] <= muxed_localid[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[3] <= muxed_localid[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[4] <= muxed_localid[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[5] <= muxed_localid[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[6] <= muxed_localid[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[7] <= muxed_localid[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[0] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[1] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[2] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[3] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_priority <= muxed_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_correct <= muxed_correct.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_partial <= muxed_partial.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_autopch <= muxed_autopch.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_complete <= muxed_complete.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[0] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[1] <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[2] <= Equal39.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[3] <= Equal45.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[0] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[1] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[2] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[3] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[0] <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[1] <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[2] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[3] <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[0] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[1] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[2] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[3] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[0] <= Equal51.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[1] <= Equal53.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[2] <= Equal55.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[3] <= Equal57.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[0] <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[1] <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[2] <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[3] <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= cmd_gen_busy.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full <= cmd_gen_full_postq.DB_MAX_OUTPUT_PORT_TYPE
cmd_valid => copy.IN1
cmd_valid => int_split_read.IN0
cmd_valid => int_split_write.IN0
cmd_valid => cmd_gen_busy.IN1
cmd_address[0] => Mux0.IN31
cmd_address[0] => Mux1.IN36
cmd_address[0] => Mux2.IN35
cmd_address[0] => Mux3.IN36
cmd_address[0] => Mux4.IN34
cmd_address[0] => Mux5.IN36
cmd_address[0] => Mux6.IN35
cmd_address[0] => Mux7.IN36
cmd_address[0] => Mux8.IN33
cmd_address[0] => Mux9.IN36
cmd_address[0] => Mux10.IN35
cmd_address[0] => Mux11.IN31
cmd_address[0] => Mux12.IN31
cmd_address[0] => Mux13.IN31
cmd_address[0] => Mux14.IN31
cmd_address[0] => Mux15.IN31
cmd_address[0] => unaligned_burst[0].DATAA
cmd_address[0] => int_split_col_addr[1].DATAB
cmd_address[0] => Equal14.IN6
cmd_address[0] => buf_col_addr.DATAB
cmd_address[1] => Mux0.IN30
cmd_address[1] => Mux1.IN35
cmd_address[1] => Mux2.IN34
cmd_address[1] => Mux3.IN35
cmd_address[1] => Mux4.IN33
cmd_address[1] => Mux5.IN35
cmd_address[1] => Mux6.IN34
cmd_address[1] => Mux7.IN35
cmd_address[1] => Mux8.IN32
cmd_address[1] => Mux9.IN35
cmd_address[1] => Mux10.IN34
cmd_address[1] => Mux11.IN30
cmd_address[1] => Mux12.IN30
cmd_address[1] => Mux13.IN30
cmd_address[1] => Mux14.IN30
cmd_address[1] => Mux15.IN30
cmd_address[1] => unaligned_burst.DATAA
cmd_address[1] => int_split_col_addr[2].DATAB
cmd_address[1] => Equal13.IN5
cmd_address[1] => Equal14.IN5
cmd_address[1] => buf_col_addr.DATAB
cmd_address[2] => Mux0.IN29
cmd_address[2] => Mux1.IN34
cmd_address[2] => Mux2.IN33
cmd_address[2] => Mux3.IN34
cmd_address[2] => Mux4.IN32
cmd_address[2] => Mux5.IN34
cmd_address[2] => Mux6.IN33
cmd_address[2] => Mux7.IN34
cmd_address[2] => Mux8.IN31
cmd_address[2] => Mux9.IN34
cmd_address[2] => Mux10.IN33
cmd_address[2] => Mux11.IN29
cmd_address[2] => Mux12.IN29
cmd_address[2] => Mux13.IN29
cmd_address[2] => Mux14.IN29
cmd_address[2] => Mux15.IN29
cmd_address[2] => unaligned_burst.DATAA
cmd_address[2] => int_split_col_addr[3].DATAB
cmd_address[2] => Equal12.IN4
cmd_address[2] => Equal13.IN4
cmd_address[2] => Equal14.IN4
cmd_address[2] => buf_col_addr.DATAB
cmd_address[3] => Mux0.IN28
cmd_address[3] => Mux1.IN33
cmd_address[3] => Mux2.IN32
cmd_address[3] => Mux3.IN33
cmd_address[3] => Mux4.IN31
cmd_address[3] => Mux5.IN33
cmd_address[3] => Mux6.IN32
cmd_address[3] => Mux7.IN33
cmd_address[3] => Mux8.IN30
cmd_address[3] => Mux9.IN33
cmd_address[3] => Mux10.IN32
cmd_address[3] => Mux11.IN28
cmd_address[3] => Mux12.IN28
cmd_address[3] => Mux13.IN28
cmd_address[3] => Mux14.IN28
cmd_address[3] => Mux15.IN28
cmd_address[3] => int_split_col_addr[4].DATAB
cmd_address[3] => Equal11.IN3
cmd_address[3] => Equal12.IN3
cmd_address[3] => Equal13.IN3
cmd_address[3] => Equal14.IN3
cmd_address[3] => buf_col_addr.DATAB
cmd_address[4] => Mux0.IN27
cmd_address[4] => Mux1.IN32
cmd_address[4] => Mux2.IN31
cmd_address[4] => Mux3.IN32
cmd_address[4] => Mux4.IN30
cmd_address[4] => Mux5.IN32
cmd_address[4] => Mux6.IN31
cmd_address[4] => Mux7.IN32
cmd_address[4] => Mux8.IN29
cmd_address[4] => Mux9.IN32
cmd_address[4] => Mux10.IN31
cmd_address[4] => Mux11.IN27
cmd_address[4] => Mux12.IN27
cmd_address[4] => Mux13.IN27
cmd_address[4] => Mux14.IN27
cmd_address[4] => Mux15.IN27
cmd_address[4] => int_split_col_addr[5].DATAB
cmd_address[4] => Equal11.IN2
cmd_address[4] => Equal12.IN2
cmd_address[4] => Equal13.IN2
cmd_address[4] => Equal14.IN2
cmd_address[4] => buf_col_addr.DATAB
cmd_address[5] => Mux0.IN26
cmd_address[5] => Mux1.IN31
cmd_address[5] => Mux2.IN30
cmd_address[5] => Mux3.IN31
cmd_address[5] => Mux4.IN29
cmd_address[5] => Mux5.IN31
cmd_address[5] => Mux6.IN30
cmd_address[5] => Mux7.IN31
cmd_address[5] => Mux8.IN28
cmd_address[5] => Mux9.IN31
cmd_address[5] => Mux10.IN30
cmd_address[5] => Mux11.IN26
cmd_address[5] => Mux12.IN26
cmd_address[5] => Mux13.IN26
cmd_address[5] => Mux14.IN26
cmd_address[5] => Mux15.IN26
cmd_address[5] => int_split_col_addr[6].DATAB
cmd_address[5] => Equal11.IN1
cmd_address[5] => Equal12.IN1
cmd_address[5] => Equal13.IN1
cmd_address[5] => Equal14.IN1
cmd_address[5] => buf_col_addr.DATAB
cmd_address[6] => Mux0.IN25
cmd_address[6] => Mux1.IN30
cmd_address[6] => Mux2.IN29
cmd_address[6] => Mux3.IN30
cmd_address[6] => Mux4.IN28
cmd_address[6] => Mux5.IN30
cmd_address[6] => Mux6.IN29
cmd_address[6] => Mux7.IN30
cmd_address[6] => Mux8.IN27
cmd_address[6] => Mux9.IN30
cmd_address[6] => Mux10.IN29
cmd_address[6] => Mux11.IN25
cmd_address[6] => Mux12.IN25
cmd_address[6] => Mux13.IN25
cmd_address[6] => Mux14.IN25
cmd_address[6] => Mux15.IN25
cmd_address[6] => int_split_col_addr[7].DATAB
cmd_address[6] => Equal11.IN0
cmd_address[6] => Equal12.IN0
cmd_address[6] => Equal13.IN0
cmd_address[6] => Equal14.IN0
cmd_address[6] => buf_col_addr.DATAB
cmd_address[7] => int_col_addr[8].DATAB
cmd_address[7] => Mux0.IN24
cmd_address[7] => Mux1.IN29
cmd_address[7] => Mux2.IN28
cmd_address[7] => Mux3.IN29
cmd_address[7] => Mux4.IN27
cmd_address[7] => Mux5.IN29
cmd_address[7] => Mux6.IN28
cmd_address[7] => Mux7.IN29
cmd_address[7] => Mux8.IN26
cmd_address[7] => Mux9.IN29
cmd_address[7] => Mux10.IN28
cmd_address[7] => Mux11.IN24
cmd_address[7] => Mux12.IN24
cmd_address[7] => Mux13.IN24
cmd_address[7] => Mux14.IN24
cmd_address[7] => Mux15.IN24
cmd_address[8] => int_col_addr[9].DATAB
cmd_address[8] => Mux0.IN23
cmd_address[8] => Mux1.IN28
cmd_address[8] => Mux2.IN27
cmd_address[8] => Mux3.IN28
cmd_address[8] => Mux4.IN26
cmd_address[8] => Mux5.IN28
cmd_address[8] => Mux6.IN27
cmd_address[8] => Mux7.IN28
cmd_address[8] => Mux8.IN25
cmd_address[8] => Mux9.IN28
cmd_address[8] => Mux10.IN27
cmd_address[8] => Mux11.IN23
cmd_address[8] => Mux12.IN23
cmd_address[8] => Mux13.IN23
cmd_address[8] => Mux14.IN23
cmd_address[8] => Mux15.IN23
cmd_address[9] => Mux0.IN22
cmd_address[9] => Mux1.IN27
cmd_address[9] => Mux2.IN26
cmd_address[9] => Mux3.IN27
cmd_address[9] => Mux4.IN25
cmd_address[9] => Mux5.IN27
cmd_address[9] => Mux6.IN26
cmd_address[9] => Mux7.IN27
cmd_address[9] => Mux8.IN24
cmd_address[9] => Mux9.IN27
cmd_address[9] => Mux10.IN26
cmd_address[9] => Mux11.IN22
cmd_address[9] => Mux12.IN22
cmd_address[9] => Mux13.IN22
cmd_address[9] => Mux14.IN22
cmd_address[9] => Mux15.IN22
cmd_address[10] => Mux0.IN21
cmd_address[10] => Mux1.IN26
cmd_address[10] => Mux2.IN25
cmd_address[10] => Mux3.IN26
cmd_address[10] => Mux4.IN24
cmd_address[10] => Mux5.IN26
cmd_address[10] => Mux6.IN25
cmd_address[10] => Mux7.IN26
cmd_address[10] => Mux8.IN23
cmd_address[10] => Mux9.IN26
cmd_address[10] => Mux10.IN25
cmd_address[10] => Mux11.IN21
cmd_address[10] => Mux12.IN21
cmd_address[10] => Mux13.IN21
cmd_address[10] => Mux14.IN21
cmd_address[10] => Mux15.IN21
cmd_address[11] => Mux0.IN20
cmd_address[11] => Mux1.IN25
cmd_address[11] => Mux2.IN24
cmd_address[11] => Mux3.IN25
cmd_address[11] => Mux4.IN23
cmd_address[11] => Mux5.IN25
cmd_address[11] => Mux6.IN24
cmd_address[11] => Mux7.IN25
cmd_address[11] => Mux8.IN22
cmd_address[11] => Mux9.IN25
cmd_address[11] => Mux10.IN24
cmd_address[11] => Mux11.IN20
cmd_address[11] => Mux12.IN20
cmd_address[11] => Mux13.IN20
cmd_address[11] => Mux14.IN20
cmd_address[11] => Mux15.IN20
cmd_address[12] => Mux0.IN19
cmd_address[12] => Mux1.IN24
cmd_address[12] => Mux2.IN23
cmd_address[12] => Mux3.IN24
cmd_address[12] => Mux4.IN22
cmd_address[12] => Mux5.IN24
cmd_address[12] => Mux6.IN23
cmd_address[12] => Mux7.IN24
cmd_address[12] => Mux8.IN21
cmd_address[12] => Mux9.IN24
cmd_address[12] => Mux10.IN23
cmd_address[12] => Mux11.IN19
cmd_address[12] => Mux12.IN19
cmd_address[12] => Mux13.IN19
cmd_address[12] => Mux14.IN19
cmd_address[12] => Mux15.IN19
cmd_address[13] => Mux0.IN18
cmd_address[13] => Mux1.IN23
cmd_address[13] => Mux2.IN22
cmd_address[13] => Mux3.IN23
cmd_address[13] => Mux4.IN21
cmd_address[13] => Mux5.IN23
cmd_address[13] => Mux6.IN22
cmd_address[13] => Mux7.IN23
cmd_address[13] => Mux8.IN20
cmd_address[13] => Mux9.IN23
cmd_address[13] => Mux10.IN22
cmd_address[13] => Mux11.IN18
cmd_address[13] => Mux12.IN18
cmd_address[13] => Mux13.IN18
cmd_address[13] => Mux14.IN18
cmd_address[13] => Mux15.IN18
cmd_address[14] => Mux0.IN17
cmd_address[14] => Mux1.IN22
cmd_address[14] => Mux2.IN21
cmd_address[14] => Mux3.IN22
cmd_address[14] => Mux4.IN20
cmd_address[14] => Mux5.IN22
cmd_address[14] => Mux6.IN21
cmd_address[14] => Mux7.IN22
cmd_address[14] => Mux8.IN19
cmd_address[14] => Mux9.IN22
cmd_address[14] => Mux10.IN21
cmd_address[14] => Mux11.IN17
cmd_address[14] => Mux12.IN17
cmd_address[14] => Mux13.IN17
cmd_address[14] => Mux14.IN17
cmd_address[14] => Mux15.IN17
cmd_address[15] => Mux0.IN16
cmd_address[15] => Mux1.IN21
cmd_address[15] => Mux2.IN20
cmd_address[15] => Mux3.IN21
cmd_address[15] => Mux4.IN19
cmd_address[15] => Mux5.IN21
cmd_address[15] => Mux6.IN20
cmd_address[15] => Mux7.IN21
cmd_address[15] => Mux8.IN18
cmd_address[15] => Mux9.IN21
cmd_address[15] => Mux10.IN20
cmd_address[15] => Mux11.IN16
cmd_address[15] => Mux12.IN16
cmd_address[15] => Mux13.IN16
cmd_address[15] => Mux14.IN16
cmd_address[15] => Mux15.IN16
cmd_address[16] => Mux0.IN15
cmd_address[16] => Mux1.IN20
cmd_address[16] => Mux2.IN19
cmd_address[16] => Mux3.IN20
cmd_address[16] => Mux4.IN18
cmd_address[16] => Mux5.IN20
cmd_address[16] => Mux6.IN19
cmd_address[16] => Mux7.IN20
cmd_address[16] => Mux8.IN17
cmd_address[16] => Mux9.IN20
cmd_address[16] => Mux10.IN19
cmd_address[16] => Mux11.IN15
cmd_address[16] => Mux12.IN15
cmd_address[16] => Mux13.IN15
cmd_address[16] => Mux14.IN15
cmd_address[16] => Mux15.IN15
cmd_address[17] => Mux0.IN14
cmd_address[17] => Mux1.IN19
cmd_address[17] => Mux2.IN18
cmd_address[17] => Mux3.IN19
cmd_address[17] => Mux4.IN17
cmd_address[17] => Mux5.IN19
cmd_address[17] => Mux6.IN18
cmd_address[17] => Mux7.IN19
cmd_address[17] => Mux8.IN16
cmd_address[17] => Mux9.IN19
cmd_address[17] => Mux10.IN18
cmd_address[17] => Mux11.IN14
cmd_address[17] => Mux12.IN14
cmd_address[17] => Mux13.IN14
cmd_address[17] => Mux14.IN14
cmd_address[17] => Mux15.IN14
cmd_address[18] => Mux0.IN13
cmd_address[18] => Mux1.IN18
cmd_address[18] => Mux2.IN17
cmd_address[18] => Mux3.IN18
cmd_address[18] => Mux4.IN16
cmd_address[18] => Mux5.IN18
cmd_address[18] => Mux6.IN17
cmd_address[18] => Mux7.IN18
cmd_address[18] => Mux8.IN15
cmd_address[18] => Mux9.IN18
cmd_address[18] => Mux10.IN17
cmd_address[18] => Mux11.IN13
cmd_address[18] => Mux12.IN13
cmd_address[18] => Mux13.IN13
cmd_address[18] => Mux14.IN13
cmd_address[18] => Mux15.IN13
cmd_address[19] => Mux0.IN12
cmd_address[19] => Mux1.IN17
cmd_address[19] => Mux2.IN16
cmd_address[19] => Mux3.IN17
cmd_address[19] => Mux4.IN15
cmd_address[19] => Mux5.IN17
cmd_address[19] => Mux6.IN16
cmd_address[19] => Mux7.IN17
cmd_address[19] => Mux8.IN14
cmd_address[19] => Mux9.IN17
cmd_address[19] => Mux10.IN16
cmd_address[19] => Mux11.IN12
cmd_address[19] => Mux12.IN12
cmd_address[19] => Mux13.IN12
cmd_address[19] => Mux14.IN12
cmd_address[19] => Mux15.IN12
cmd_address[20] => Mux0.IN11
cmd_address[20] => Mux1.IN16
cmd_address[20] => Mux2.IN15
cmd_address[20] => Mux3.IN16
cmd_address[20] => Mux4.IN14
cmd_address[20] => Mux5.IN16
cmd_address[20] => Mux6.IN15
cmd_address[20] => Mux7.IN16
cmd_address[20] => Mux8.IN13
cmd_address[20] => Mux9.IN16
cmd_address[20] => Mux10.IN15
cmd_address[20] => Mux11.IN11
cmd_address[20] => Mux12.IN11
cmd_address[20] => Mux13.IN11
cmd_address[20] => Mux14.IN11
cmd_address[20] => Mux15.IN11
cmd_address[21] => Mux0.IN10
cmd_address[21] => Mux1.IN15
cmd_address[21] => Mux2.IN14
cmd_address[21] => Mux3.IN15
cmd_address[21] => Mux4.IN13
cmd_address[21] => Mux5.IN15
cmd_address[21] => Mux6.IN14
cmd_address[21] => Mux7.IN15
cmd_address[21] => Mux8.IN12
cmd_address[21] => Mux9.IN15
cmd_address[21] => Mux10.IN14
cmd_address[21] => Mux11.IN10
cmd_address[21] => Mux12.IN10
cmd_address[21] => Mux13.IN10
cmd_address[21] => Mux14.IN10
cmd_address[21] => Mux15.IN10
cmd_address[22] => Mux0.IN9
cmd_address[22] => Mux1.IN14
cmd_address[22] => Mux2.IN13
cmd_address[22] => Mux3.IN14
cmd_address[22] => Mux4.IN12
cmd_address[22] => Mux5.IN14
cmd_address[22] => Mux6.IN13
cmd_address[22] => Mux7.IN14
cmd_address[22] => Mux8.IN11
cmd_address[22] => Mux9.IN14
cmd_address[22] => Mux10.IN13
cmd_address[22] => Mux11.IN9
cmd_address[22] => Mux12.IN9
cmd_address[22] => Mux13.IN9
cmd_address[22] => Mux14.IN9
cmd_address[22] => Mux15.IN9
cmd_address[23] => Mux0.IN8
cmd_address[23] => Mux1.IN13
cmd_address[23] => Mux2.IN12
cmd_address[23] => Mux3.IN13
cmd_address[23] => Mux4.IN11
cmd_address[23] => Mux5.IN13
cmd_address[23] => Mux6.IN12
cmd_address[23] => Mux7.IN13
cmd_address[23] => Mux8.IN10
cmd_address[23] => Mux9.IN13
cmd_address[23] => Mux10.IN12
cmd_address[23] => Mux11.IN8
cmd_address[23] => Mux12.IN8
cmd_address[23] => Mux13.IN8
cmd_address[23] => Mux14.IN8
cmd_address[23] => Mux15.IN8
cmd_write => int_split_write.IN1
cmd_write => buf_write_req.DATAIN
cmd_read => int_split_read.IN1
cmd_read => buf_read_req.DATAIN
cmd_id[0] => ecc_proc_localid[0].DATAB
cmd_id[0] => buf_localid[0].DATAIN
cmd_id[1] => ecc_proc_localid[1].DATAB
cmd_id[1] => buf_localid[1].DATAIN
cmd_id[2] => ecc_proc_localid[2].DATAB
cmd_id[2] => buf_localid[2].DATAIN
cmd_id[3] => ecc_proc_localid[3].DATAB
cmd_id[3] => buf_localid[3].DATAIN
cmd_id[4] => ecc_proc_localid[4].DATAB
cmd_id[4] => buf_localid[4].DATAIN
cmd_id[5] => ecc_proc_localid[5].DATAB
cmd_id[5] => buf_localid[5].DATAIN
cmd_id[6] => ecc_proc_localid[6].DATAB
cmd_id[6] => buf_localid[6].DATAIN
cmd_id[7] => ecc_proc_localid[7].DATAB
cmd_id[7] => buf_localid[7].DATAIN
cmd_multicast => int_split_multicast.DATAB
cmd_multicast => buf_multicast.DATAIN
cmd_size[0] => Add24.IN6
cmd_size[0] => LessThan4.IN8
cmd_size[0] => int_split_size.DATAB
cmd_size[1] => Add24.IN5
cmd_size[1] => LessThan4.IN7
cmd_size[1] => int_split_size.DATAB
cmd_priority => int_split_priority.DATAB
cmd_priority => buf_priority.DATAIN
cmd_autoprecharge => int_split_autopch.DATAB
cmd_autoprecharge => buf_autopch_req.DATAIN
proc_busy <= proc_busy.DB_MAX_OUTPUT_PORT_TYPE
proc_load <= proc_load.DB_MAX_OUTPUT_PORT_TYPE
proc_load_dataid <= proc_load_dataid.DB_MAX_OUTPUT_PORT_TYPE
proc_write <= proc_write.DB_MAX_OUTPUT_PORT_TYPE
proc_read <= proc_read.DB_MAX_OUTPUT_PORT_TYPE
proc_size[0] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[1] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[2] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[3] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[0] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[1] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[2] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[3] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[4] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[5] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[6] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[7] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_valid => int_split_write_final.IN1
wdatap_free_id_valid => cmd_gen_load.IN1
wdatap_free_id_valid => int_queue_full.IN1
wdatap_free_id_dataid[0] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[0] => muxed_dataid.DATAA
wdatap_free_id_dataid[1] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[1] => muxed_dataid.DATAA
wdatap_free_id_dataid[2] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[2] => muxed_dataid.DATAA
wdatap_free_id_dataid[3] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[3] => muxed_dataid.DATAA
rdatap_free_id_valid => int_split_read_final.IN1
rdatap_free_id_valid => cmd_gen_load.IN1
rdatap_free_id_valid => int_queue_full.IN1
rdatap_free_id_dataid[0] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[0] => muxed_dataid.DATAB
rdatap_free_id_dataid[1] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[1] => muxed_dataid.DATAB
rdatap_free_id_dataid[2] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[2] => muxed_dataid.DATAB
rdatap_free_id_dataid[3] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[3] => muxed_dataid.DATAB
tbp_load_index[0] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[1] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[2] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[3] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => split_queue_load_open.OUTPUTSELECT
data_complete[0] => int_ecc_data_complete.OUTPUTSELECT
data_complete[0] => int_ecc_partial_be.OUTPUTSELECT
data_complete[0] => split_queue_fast_unload.IN1
data_complete[0] => int_ecc_data_complete_final.DATAB
data_complete[0] => split_queue_load_open_final.IN1
data_complete[1] => ~NO_FANOUT~
data_complete[2] => ~NO_FANOUT~
data_complete[3] => ~NO_FANOUT~
data_rmw_complete => ~NO_FANOUT~
errcmd_ready <= errcmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
errcmd_valid => ecc_queue_load.IN1
errcmd_valid => take_from_ecc_correct.IN0
errcmd_chipsel[0] => ecc_cs_addr.DATAB
errcmd_bank[0] => ecc_bank_addr.DATAB
errcmd_bank[1] => ecc_bank_addr.DATAB
errcmd_row[0] => ecc_row_addr.DATAB
errcmd_row[1] => ecc_row_addr.DATAB
errcmd_row[2] => ecc_row_addr.DATAB
errcmd_row[3] => ecc_row_addr.DATAB
errcmd_row[4] => ecc_row_addr.DATAB
errcmd_row[5] => ecc_row_addr.DATAB
errcmd_row[6] => ecc_row_addr.DATAB
errcmd_row[7] => ecc_row_addr.DATAB
errcmd_row[8] => ecc_row_addr.DATAB
errcmd_row[9] => ecc_row_addr.DATAB
errcmd_row[10] => ecc_row_addr.DATAB
errcmd_row[11] => ecc_row_addr.DATAB
errcmd_row[12] => ecc_row_addr.DATAB
errcmd_column[0] => ecc_col_addr.DATAB
errcmd_column[1] => ecc_col_addr.DATAB
errcmd_column[2] => ecc_col_addr.DATAB
errcmd_column[3] => ecc_col_addr.DATAB
errcmd_column[4] => ecc_col_addr.DATAB
errcmd_column[5] => ecc_col_addr.DATAB
errcmd_column[6] => ecc_col_addr.DATAB
errcmd_column[7] => ecc_col_addr.DATAB
errcmd_column[8] => ecc_col_addr.DATAB
errcmd_column[9] => ecc_col_addr.DATAB
errcmd_size[0] => ecc_size.DATAB
errcmd_size[1] => ecc_size.DATAB
errcmd_size[2] => ecc_size.DATAB
errcmd_size[3] => ecc_size.DATAB
errcmd_localid[0] => ecc_priority.DATAB
errcmd_localid[1] => ~NO_FANOUT~
errcmd_localid[2] => ~NO_FANOUT~
errcmd_localid[3] => ~NO_FANOUT~
errcmd_localid[4] => ~NO_FANOUT~
errcmd_localid[5] => ~NO_FANOUT~
errcmd_localid[6] => ~NO_FANOUT~
errcmd_localid[7] => ~NO_FANOUT~
data_partial_be => int_ecc_partial_be.DATAB
data_partial_be => int_ecc_partial_be_final.DATAB
cfg_enable_cmd_split => require_gen.IN1
cfg_enable_cmd_split => always12.IN1
cfg_enable_cmd_split => always14.IN1
cfg_enable_cmd_split => always15.IN1
cfg_burst_length[0] => Add40.IN10
cfg_burst_length[0] => Equal3.IN31
cfg_burst_length[0] => Equal4.IN31
cfg_burst_length[0] => Equal5.IN31
cfg_burst_length[0] => Equal24.IN31
cfg_burst_length[1] => Add40.IN9
cfg_burst_length[1] => LessThan4.IN6
cfg_burst_length[1] => LessThan5.IN5
cfg_burst_length[1] => LessThan7.IN5
cfg_burst_length[1] => Add29.IN8
cfg_burst_length[1] => decrmntd_size.DATAB
cfg_burst_length[1] => LessThan9.IN5
cfg_burst_length[1] => decrmntd_size.DATAB
cfg_burst_length[1] => LessThan6.IN7
cfg_burst_length[1] => LessThan8.IN7
cfg_burst_length[1] => LessThan10.IN10
cfg_burst_length[1] => Equal0.IN0
cfg_burst_length[1] => Equal1.IN31
cfg_burst_length[1] => Equal2.IN31
cfg_burst_length[1] => Equal3.IN0
cfg_burst_length[1] => Equal4.IN30
cfg_burst_length[1] => Equal5.IN30
cfg_burst_length[1] => Add31.IN5
cfg_burst_length[1] => Add32.IN7
cfg_burst_length[1] => Add30.IN5
cfg_burst_length[1] => Equal24.IN30
cfg_burst_length[2] => Add40.IN8
cfg_burst_length[2] => LessThan4.IN5
cfg_burst_length[2] => LessThan5.IN4
cfg_burst_length[2] => LessThan7.IN4
cfg_burst_length[2] => Add29.IN7
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan9.IN4
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan6.IN6
cfg_burst_length[2] => LessThan8.IN6
cfg_burst_length[2] => LessThan10.IN9
cfg_burst_length[2] => Equal0.IN31
cfg_burst_length[2] => Equal1.IN0
cfg_burst_length[2] => Equal2.IN30
cfg_burst_length[2] => Equal3.IN30
cfg_burst_length[2] => Equal4.IN0
cfg_burst_length[2] => Equal5.IN29
cfg_burst_length[2] => Add31.IN4
cfg_burst_length[2] => Add32.IN6
cfg_burst_length[2] => Add30.IN4
cfg_burst_length[2] => Equal24.IN29
cfg_burst_length[3] => Add40.IN7
cfg_burst_length[3] => LessThan4.IN4
cfg_burst_length[3] => LessThan5.IN3
cfg_burst_length[3] => LessThan7.IN3
cfg_burst_length[3] => Add29.IN6
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan9.IN3
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan6.IN5
cfg_burst_length[3] => LessThan8.IN5
cfg_burst_length[3] => LessThan10.IN8
cfg_burst_length[3] => Equal0.IN30
cfg_burst_length[3] => Equal1.IN30
cfg_burst_length[3] => Equal2.IN0
cfg_burst_length[3] => Equal3.IN29
cfg_burst_length[3] => Equal4.IN29
cfg_burst_length[3] => Equal5.IN0
cfg_burst_length[3] => Add31.IN3
cfg_burst_length[3] => Add32.IN5
cfg_burst_length[3] => Add30.IN3
cfg_burst_length[3] => Equal24.IN28
cfg_burst_length[4] => Add40.IN6
cfg_burst_length[4] => LessThan4.IN3
cfg_burst_length[4] => LessThan5.IN2
cfg_burst_length[4] => LessThan7.IN2
cfg_burst_length[4] => Add29.IN5
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan9.IN2
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan6.IN4
cfg_burst_length[4] => LessThan8.IN4
cfg_burst_length[4] => LessThan10.IN7
cfg_burst_length[4] => Equal0.IN29
cfg_burst_length[4] => Equal1.IN29
cfg_burst_length[4] => Equal2.IN29
cfg_burst_length[4] => Equal3.IN28
cfg_burst_length[4] => Equal4.IN28
cfg_burst_length[4] => Equal5.IN28
cfg_burst_length[4] => Add31.IN2
cfg_burst_length[4] => Add32.IN4
cfg_burst_length[4] => Add30.IN2
cfg_burst_length[4] => Equal24.IN0
cfg_addr_order[0] => Equal25.IN1
cfg_addr_order[0] => Equal26.IN0
cfg_addr_order[1] => Equal25.IN0
cfg_addr_order[1] => Equal26.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_ecc => take_from_ecc_correct.IN1
cfg_enable_no_dm => cfg_enable_rmw.IN1
cfg_col_addr_width[0] => Add1.IN10
cfg_col_addr_width[0] => Add3.IN5
cfg_col_addr_width[0] => Add5.IN10
cfg_col_addr_width[0] => Add6.IN7
cfg_col_addr_width[0] => Add9.IN12
cfg_col_addr_width[0] => ShiftLeft3.IN37
cfg_col_addr_width[1] => Add1.IN9
cfg_col_addr_width[1] => Add3.IN4
cfg_col_addr_width[1] => Add5.IN9
cfg_col_addr_width[1] => Add6.IN6
cfg_col_addr_width[1] => Add9.IN11
cfg_col_addr_width[1] => ShiftLeft3.IN36
cfg_col_addr_width[2] => Add1.IN8
cfg_col_addr_width[2] => Add3.IN3
cfg_col_addr_width[2] => Add5.IN8
cfg_col_addr_width[2] => Add6.IN5
cfg_col_addr_width[2] => Add9.IN10
cfg_col_addr_width[2] => ShiftLeft3.IN35
cfg_col_addr_width[3] => Add1.IN7
cfg_col_addr_width[3] => Add3.IN2
cfg_col_addr_width[3] => Add5.IN7
cfg_col_addr_width[3] => Add6.IN4
cfg_col_addr_width[3] => Add9.IN9
cfg_col_addr_width[3] => ShiftLeft3.IN34
cfg_col_addr_width[4] => Add1.IN6
cfg_col_addr_width[4] => Add3.IN1
cfg_col_addr_width[4] => Add5.IN6
cfg_col_addr_width[4] => Add6.IN3
cfg_col_addr_width[4] => Add9.IN8
cfg_col_addr_width[4] => ShiftLeft3.IN33
cfg_row_addr_width[0] => Add3.IN10
cfg_row_addr_width[0] => Add8.IN7
cfg_row_addr_width[0] => LessThan2.IN10
cfg_row_addr_width[0] => ShiftLeft2.IN37
cfg_row_addr_width[1] => Add3.IN9
cfg_row_addr_width[1] => Add8.IN6
cfg_row_addr_width[1] => LessThan2.IN9
cfg_row_addr_width[1] => ShiftLeft2.IN36
cfg_row_addr_width[2] => Add3.IN8
cfg_row_addr_width[2] => Add8.IN5
cfg_row_addr_width[2] => LessThan2.IN8
cfg_row_addr_width[2] => ShiftLeft2.IN35
cfg_row_addr_width[3] => Add3.IN7
cfg_row_addr_width[3] => Add8.IN4
cfg_row_addr_width[3] => LessThan2.IN7
cfg_row_addr_width[3] => ShiftLeft2.IN34
cfg_row_addr_width[4] => Add3.IN6
cfg_row_addr_width[4] => Add8.IN3
cfg_row_addr_width[4] => LessThan2.IN6
cfg_row_addr_width[4] => ShiftLeft2.IN33
cfg_bank_addr_width[0] => Add0.IN3
cfg_bank_addr_width[0] => Add6.IN10
cfg_bank_addr_width[0] => Add8.IN10
cfg_bank_addr_width[0] => ShiftLeft1.IN35
cfg_bank_addr_width[1] => Add0.IN2
cfg_bank_addr_width[1] => Add6.IN9
cfg_bank_addr_width[1] => Add8.IN9
cfg_bank_addr_width[1] => ShiftLeft1.IN34
cfg_bank_addr_width[2] => Add0.IN1
cfg_bank_addr_width[2] => Add6.IN8
cfg_bank_addr_width[2] => Add8.IN8
cfg_bank_addr_width[2] => ShiftLeft1.IN33
cfg_cs_addr_width[0] => Add0.IN6
cfg_cs_addr_width[0] => LessThan3.IN6
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => Add0.IN5
cfg_cs_addr_width[1] => LessThan3.IN5
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => Add0.IN4
cfg_cs_addr_width[2] => LessThan3.IN4
cfg_cs_addr_width[2] => ShiftLeft0.IN33


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst
ctl_clk => burst_chop[0].CLK
ctl_clk => burst_chop[1].CLK
ctl_clk => burst_chop[2].CLK
ctl_clk => burst_chop[3].CLK
ctl_clk => age[0][0].CLK
ctl_clk => age[0][1].CLK
ctl_clk => age[0][2].CLK
ctl_clk => age[0][3].CLK
ctl_clk => age[1][0].CLK
ctl_clk => age[1][1].CLK
ctl_clk => age[1][2].CLK
ctl_clk => age[1][3].CLK
ctl_clk => age[2][0].CLK
ctl_clk => age[2][1].CLK
ctl_clk => age[2][2].CLK
ctl_clk => age[2][3].CLK
ctl_clk => age[3][0].CLK
ctl_clk => age[3][1].CLK
ctl_clk => age[3][2].CLK
ctl_clk => age[3][3].CLK
ctl_clk => int_shadow_timer_ready[0][0].CLK
ctl_clk => int_shadow_timer_ready[0][1].CLK
ctl_clk => int_shadow_timer_ready[0][2].CLK
ctl_clk => int_shadow_timer_ready[0][3].CLK
ctl_clk => int_timer_ready[0][0].CLK
ctl_clk => int_timer_ready[0][1].CLK
ctl_clk => int_timer_ready[0][2].CLK
ctl_clk => int_timer_ready[0][3].CLK
ctl_clk => int_bank_closed[0][0].CLK
ctl_clk => int_bank_closed[0][1].CLK
ctl_clk => int_bank_closed[0][2].CLK
ctl_clk => int_bank_closed[0][3].CLK
ctl_clk => pch_ready[0].CLK
ctl_clk => pch_ready[1].CLK
ctl_clk => pch_ready[2].CLK
ctl_clk => pch_ready[3].CLK
ctl_clk => row_timer_pre_ready[0].CLK
ctl_clk => row_timer_pre_ready[1].CLK
ctl_clk => row_timer_pre_ready[2].CLK
ctl_clk => row_timer_pre_ready[3].CLK
ctl_clk => row_timer[0][0].CLK
ctl_clk => row_timer[0][1].CLK
ctl_clk => row_timer[0][2].CLK
ctl_clk => row_timer[0][3].CLK
ctl_clk => row_timer[0][4].CLK
ctl_clk => row_timer[0][5].CLK
ctl_clk => row_timer[1][0].CLK
ctl_clk => row_timer[1][1].CLK
ctl_clk => row_timer[1][2].CLK
ctl_clk => row_timer[1][3].CLK
ctl_clk => row_timer[1][4].CLK
ctl_clk => row_timer[1][5].CLK
ctl_clk => row_timer[2][0].CLK
ctl_clk => row_timer[2][1].CLK
ctl_clk => row_timer[2][2].CLK
ctl_clk => row_timer[2][3].CLK
ctl_clk => row_timer[2][4].CLK
ctl_clk => row_timer[2][5].CLK
ctl_clk => row_timer[3][0].CLK
ctl_clk => row_timer[3][1].CLK
ctl_clk => row_timer[3][2].CLK
ctl_clk => row_timer[3][3].CLK
ctl_clk => row_timer[3][4].CLK
ctl_clk => row_timer[3][5].CLK
ctl_clk => trc_timer_pre_ready[0].CLK
ctl_clk => trc_timer_pre_ready[1].CLK
ctl_clk => trc_timer_pre_ready[2].CLK
ctl_clk => trc_timer_pre_ready[3].CLK
ctl_clk => trc_timer[0][0].CLK
ctl_clk => trc_timer[0][1].CLK
ctl_clk => trc_timer[0][2].CLK
ctl_clk => trc_timer[0][3].CLK
ctl_clk => trc_timer[0][4].CLK
ctl_clk => trc_timer[0][5].CLK
ctl_clk => trc_timer[1][0].CLK
ctl_clk => trc_timer[1][1].CLK
ctl_clk => trc_timer[1][2].CLK
ctl_clk => trc_timer[1][3].CLK
ctl_clk => trc_timer[1][4].CLK
ctl_clk => trc_timer[1][5].CLK
ctl_clk => trc_timer[2][0].CLK
ctl_clk => trc_timer[2][1].CLK
ctl_clk => trc_timer[2][2].CLK
ctl_clk => trc_timer[2][3].CLK
ctl_clk => trc_timer[2][4].CLK
ctl_clk => trc_timer[2][5].CLK
ctl_clk => trc_timer[3][0].CLK
ctl_clk => trc_timer[3][1].CLK
ctl_clk => trc_timer[3][2].CLK
ctl_clk => trc_timer[3][3].CLK
ctl_clk => trc_timer[3][4].CLK
ctl_clk => trc_timer[3][5].CLK
ctl_clk => combined_timer[0][0].CLK
ctl_clk => combined_timer[0][1].CLK
ctl_clk => combined_timer[0][2].CLK
ctl_clk => combined_timer[0][3].CLK
ctl_clk => combined_timer[0][4].CLK
ctl_clk => combined_timer[0][5].CLK
ctl_clk => combined_timer[1][0].CLK
ctl_clk => combined_timer[1][1].CLK
ctl_clk => combined_timer[1][2].CLK
ctl_clk => combined_timer[1][3].CLK
ctl_clk => combined_timer[1][4].CLK
ctl_clk => combined_timer[1][5].CLK
ctl_clk => combined_timer[2][0].CLK
ctl_clk => combined_timer[2][1].CLK
ctl_clk => combined_timer[2][2].CLK
ctl_clk => combined_timer[2][3].CLK
ctl_clk => combined_timer[2][4].CLK
ctl_clk => combined_timer[2][5].CLK
ctl_clk => combined_timer[3][0].CLK
ctl_clk => combined_timer[3][1].CLK
ctl_clk => combined_timer[3][2].CLK
ctl_clk => combined_timer[3][3].CLK
ctl_clk => combined_timer[3][4].CLK
ctl_clk => combined_timer[3][5].CLK
ctl_clk => log2_open_row_pass_flush_r[0][0].CLK
ctl_clk => log2_open_row_pass_flush_r[0][1].CLK
ctl_clk => log2_open_row_pass_flush_r[1][0].CLK
ctl_clk => log2_open_row_pass_flush_r[1][1].CLK
ctl_clk => log2_open_row_pass_flush_r[2][0].CLK
ctl_clk => log2_open_row_pass_flush_r[2][1].CLK
ctl_clk => log2_open_row_pass_flush_r[3][0].CLK
ctl_clk => log2_open_row_pass_flush_r[3][1].CLK
ctl_clk => col_timer_pre_ready[0].CLK
ctl_clk => col_timer_pre_ready[1].CLK
ctl_clk => col_timer_pre_ready[2].CLK
ctl_clk => col_timer_pre_ready[3].CLK
ctl_clk => col_timer[0][0].CLK
ctl_clk => col_timer[0][1].CLK
ctl_clk => col_timer[0][2].CLK
ctl_clk => col_timer[0][3].CLK
ctl_clk => col_timer[1][0].CLK
ctl_clk => col_timer[1][1].CLK
ctl_clk => col_timer[1][2].CLK
ctl_clk => col_timer[1][3].CLK
ctl_clk => col_timer[2][0].CLK
ctl_clk => col_timer[2][1].CLK
ctl_clk => col_timer[2][2].CLK
ctl_clk => col_timer[2][3].CLK
ctl_clk => col_timer[3][0].CLK
ctl_clk => col_timer[3][1].CLK
ctl_clk => col_timer[3][2].CLK
ctl_clk => col_timer[3][3].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[3].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[0].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[1].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[2].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[4].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[5].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[0].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[1].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[2].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[3].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[4].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[5].CLK
ctl_clk => offset_t_param_pch_to_valid[0].CLK
ctl_clk => offset_t_param_pch_to_valid[1].CLK
ctl_clk => offset_t_param_pch_to_valid[2].CLK
ctl_clk => offset_t_param_pch_to_valid[3].CLK
ctl_clk => offset_t_param_wr_to_pch[0].CLK
ctl_clk => offset_t_param_wr_to_pch[1].CLK
ctl_clk => offset_t_param_wr_to_pch[2].CLK
ctl_clk => offset_t_param_wr_to_pch[3].CLK
ctl_clk => offset_t_param_wr_to_pch[4].CLK
ctl_clk => offset_t_param_wr_to_pch[5].CLK
ctl_clk => offset_t_param_rd_to_pch[0].CLK
ctl_clk => offset_t_param_rd_to_pch[1].CLK
ctl_clk => offset_t_param_rd_to_pch[2].CLK
ctl_clk => offset_t_param_rd_to_pch[3].CLK
ctl_clk => offset_t_param_rd_to_pch[4].CLK
ctl_clk => offset_t_param_rd_to_pch[5].CLK
ctl_clk => offset_t_param_act_to_pch[0].CLK
ctl_clk => offset_t_param_act_to_pch[1].CLK
ctl_clk => offset_t_param_act_to_pch[2].CLK
ctl_clk => offset_t_param_act_to_pch[3].CLK
ctl_clk => offset_t_param_act_to_pch[4].CLK
ctl_clk => offset_t_param_act_to_pch[5].CLK
ctl_clk => offset_t_param_act_to_act[0].CLK
ctl_clk => offset_t_param_act_to_act[1].CLK
ctl_clk => offset_t_param_act_to_act[2].CLK
ctl_clk => offset_t_param_act_to_act[3].CLK
ctl_clk => offset_t_param_act_to_act[4].CLK
ctl_clk => offset_t_param_act_to_act[5].CLK
ctl_clk => offset_t_param_act_to_rdwr[0].CLK
ctl_clk => offset_t_param_act_to_rdwr[1].CLK
ctl_clk => offset_t_param_act_to_rdwr[2].CLK
ctl_clk => offset_t_param_act_to_rdwr[3].CLK
ctl_clk => compare_offset_t_param_act_to_rdwr_less_than_1.CLK
ctl_clk => compare_t_param_wr_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_rd_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_pch_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_wr_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_rd_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_act_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_rdwr_less_than_offset.CLK
ctl_clk => require_pch[0].CLK
ctl_clk => require_pch[1].CLK
ctl_clk => require_pch[2].CLK
ctl_clk => require_pch[3].CLK
ctl_clk => require_flush[0].CLK
ctl_clk => require_flush[1].CLK
ctl_clk => require_flush[2].CLK
ctl_clk => require_flush[3].CLK
ctl_clk => wrt[0][0].CLK
ctl_clk => wrt[0][1].CLK
ctl_clk => wrt[0][2].CLK
ctl_clk => wrt[0][3].CLK
ctl_clk => wrt[1][0].CLK
ctl_clk => wrt[1][1].CLK
ctl_clk => wrt[1][2].CLK
ctl_clk => wrt[1][3].CLK
ctl_clk => wrt[2][0].CLK
ctl_clk => wrt[2][1].CLK
ctl_clk => wrt[2][2].CLK
ctl_clk => wrt[2][3].CLK
ctl_clk => wrt[3][0].CLK
ctl_clk => wrt[3][1].CLK
ctl_clk => wrt[3][2].CLK
ctl_clk => wrt[3][3].CLK
ctl_clk => wst_p[0].CLK
ctl_clk => wst_p[1].CLK
ctl_clk => wst_p[2].CLK
ctl_clk => wst_p[3].CLK
ctl_clk => ssb[0].CLK
ctl_clk => ssb[1].CLK
ctl_clk => ssb[2].CLK
ctl_clk => ssb[3].CLK
ctl_clk => nor_sbvt[0].CLK
ctl_clk => nor_sbvt[1].CLK
ctl_clk => nor_sbvt[2].CLK
ctl_clk => nor_sbvt[3].CLK
ctl_clk => nor_sbv[0].CLK
ctl_clk => nor_sbv[1].CLK
ctl_clk => nor_sbv[2].CLK
ctl_clk => nor_sbv[3].CLK
ctl_clk => complete_wr[0].CLK
ctl_clk => complete_wr[1].CLK
ctl_clk => complete_wr[2].CLK
ctl_clk => complete_wr[3].CLK
ctl_clk => complete_rd[0].CLK
ctl_clk => complete_rd[1].CLK
ctl_clk => complete_rd[2].CLK
ctl_clk => complete_rd[3].CLK
ctl_clk => complete[0].CLK
ctl_clk => complete[1].CLK
ctl_clk => complete[2].CLK
ctl_clk => complete[3].CLK
ctl_clk => load_rmw_data[0].CLK
ctl_clk => load_rmw_data[1].CLK
ctl_clk => load_rmw_data[2].CLK
ctl_clk => load_rmw_data[3].CLK
ctl_clk => partial_vector[0][1].CLK
ctl_clk => partial_vector[0][2].CLK
ctl_clk => partial_vector[0][3].CLK
ctl_clk => partial_vector[1][0].CLK
ctl_clk => partial_vector[1][2].CLK
ctl_clk => partial_vector[1][3].CLK
ctl_clk => partial_vector[2][0].CLK
ctl_clk => partial_vector[2][1].CLK
ctl_clk => partial_vector[2][3].CLK
ctl_clk => partial_vector[3][0].CLK
ctl_clk => partial_vector[3][1].CLK
ctl_clk => partial_vector[3][2].CLK
ctl_clk => done[0].CLK
ctl_clk => done[1].CLK
ctl_clk => done[2].CLK
ctl_clk => done[3].CLK
ctl_clk => apvc[0].CLK
ctl_clk => apvc[1].CLK
ctl_clk => apvc[2].CLK
ctl_clk => apvc[3].CLK
ctl_clk => apvo[0].CLK
ctl_clk => apvo[1].CLK
ctl_clk => apvo[2].CLK
ctl_clk => apvo[3].CLK
ctl_clk => precharged[0].CLK
ctl_clk => precharged[1].CLK
ctl_clk => precharged[2].CLK
ctl_clk => precharged[3].CLK
ctl_clk => activated[0].CLK
ctl_clk => activated[1].CLK
ctl_clk => activated[2].CLK
ctl_clk => activated[3].CLK
ctl_clk => open_row_pass_flush_r[0].CLK
ctl_clk => open_row_pass_flush_r[1].CLK
ctl_clk => open_row_pass_flush_r[2].CLK
ctl_clk => open_row_pass_flush_r[3].CLK
ctl_clk => open_row_pass_r[0].CLK
ctl_clk => open_row_pass_r[1].CLK
ctl_clk => open_row_pass_r[2].CLK
ctl_clk => open_row_pass_r[3].CLK
ctl_clk => open_row_passed[0].CLK
ctl_clk => open_row_passed[1].CLK
ctl_clk => open_row_passed[2].CLK
ctl_clk => open_row_passed[3].CLK
ctl_clk => cpv[0][0].CLK
ctl_clk => cpv[0][1].CLK
ctl_clk => cpv[0][2].CLK
ctl_clk => cpv[0][3].CLK
ctl_clk => cpv[1][0].CLK
ctl_clk => cpv[1][1].CLK
ctl_clk => cpv[1][2].CLK
ctl_clk => cpv[1][3].CLK
ctl_clk => cpv[2][0].CLK
ctl_clk => cpv[2][1].CLK
ctl_clk => cpv[2][2].CLK
ctl_clk => cpv[2][3].CLK
ctl_clk => cpv[3][0].CLK
ctl_clk => cpv[3][1].CLK
ctl_clk => cpv[3][2].CLK
ctl_clk => cpv[3][3].CLK
ctl_clk => nor_cpv[0].CLK
ctl_clk => nor_cpv[1].CLK
ctl_clk => nor_cpv[2].CLK
ctl_clk => nor_cpv[3].CLK
ctl_clk => rpv[0][0].CLK
ctl_clk => rpv[0][1].CLK
ctl_clk => rpv[0][2].CLK
ctl_clk => rpv[0][3].CLK
ctl_clk => rpv[1][0].CLK
ctl_clk => rpv[1][1].CLK
ctl_clk => rpv[1][2].CLK
ctl_clk => rpv[1][3].CLK
ctl_clk => rpv[2][0].CLK
ctl_clk => rpv[2][1].CLK
ctl_clk => rpv[2][2].CLK
ctl_clk => rpv[2][3].CLK
ctl_clk => rpv[3][0].CLK
ctl_clk => rpv[3][1].CLK
ctl_clk => rpv[3][2].CLK
ctl_clk => rpv[3][3].CLK
ctl_clk => nor_rpv[0].CLK
ctl_clk => nor_rpv[1].CLK
ctl_clk => nor_rpv[2].CLK
ctl_clk => nor_rpv[3].CLK
ctl_clk => priority_a[0].CLK
ctl_clk => priority_a[1].CLK
ctl_clk => priority_a[2].CLK
ctl_clk => priority_a[3].CLK
ctl_clk => rmw[0].CLK
ctl_clk => rmw[1].CLK
ctl_clk => rmw[2].CLK
ctl_clk => rmw[3].CLK
ctl_clk => rmw_partial[0].CLK
ctl_clk => rmw_partial[1].CLK
ctl_clk => rmw_partial[2].CLK
ctl_clk => rmw_partial[3].CLK
ctl_clk => rmw_correct[0].CLK
ctl_clk => rmw_correct[1].CLK
ctl_clk => rmw_correct[2].CLK
ctl_clk => rmw_correct[3].CLK
ctl_clk => dataid[0][0].CLK
ctl_clk => dataid[0][1].CLK
ctl_clk => dataid[0][2].CLK
ctl_clk => dataid[0][3].CLK
ctl_clk => dataid[1][0].CLK
ctl_clk => dataid[1][1].CLK
ctl_clk => dataid[1][2].CLK
ctl_clk => dataid[1][3].CLK
ctl_clk => dataid[2][0].CLK
ctl_clk => dataid[2][1].CLK
ctl_clk => dataid[2][2].CLK
ctl_clk => dataid[2][3].CLK
ctl_clk => dataid[3][0].CLK
ctl_clk => dataid[3][1].CLK
ctl_clk => dataid[3][2].CLK
ctl_clk => dataid[3][3].CLK
ctl_clk => localid[0][0].CLK
ctl_clk => localid[0][1].CLK
ctl_clk => localid[0][2].CLK
ctl_clk => localid[0][3].CLK
ctl_clk => localid[0][4].CLK
ctl_clk => localid[0][5].CLK
ctl_clk => localid[0][6].CLK
ctl_clk => localid[0][7].CLK
ctl_clk => localid[1][0].CLK
ctl_clk => localid[1][1].CLK
ctl_clk => localid[1][2].CLK
ctl_clk => localid[1][3].CLK
ctl_clk => localid[1][4].CLK
ctl_clk => localid[1][5].CLK
ctl_clk => localid[1][6].CLK
ctl_clk => localid[1][7].CLK
ctl_clk => localid[2][0].CLK
ctl_clk => localid[2][1].CLK
ctl_clk => localid[2][2].CLK
ctl_clk => localid[2][3].CLK
ctl_clk => localid[2][4].CLK
ctl_clk => localid[2][5].CLK
ctl_clk => localid[2][6].CLK
ctl_clk => localid[2][7].CLK
ctl_clk => localid[3][0].CLK
ctl_clk => localid[3][1].CLK
ctl_clk => localid[3][2].CLK
ctl_clk => localid[3][3].CLK
ctl_clk => localid[3][4].CLK
ctl_clk => localid[3][5].CLK
ctl_clk => localid[3][6].CLK
ctl_clk => localid[3][7].CLK
ctl_clk => autopch[0].CLK
ctl_clk => autopch[1].CLK
ctl_clk => autopch[2].CLK
ctl_clk => autopch[3].CLK
ctl_clk => size[0][0].CLK
ctl_clk => size[0][1].CLK
ctl_clk => size[0][2].CLK
ctl_clk => size[0][3].CLK
ctl_clk => size[1][0].CLK
ctl_clk => size[1][1].CLK
ctl_clk => size[1][2].CLK
ctl_clk => size[1][3].CLK
ctl_clk => size[2][0].CLK
ctl_clk => size[2][1].CLK
ctl_clk => size[2][2].CLK
ctl_clk => size[2][3].CLK
ctl_clk => size[3][0].CLK
ctl_clk => size[3][1].CLK
ctl_clk => size[3][2].CLK
ctl_clk => size[3][3].CLK
ctl_clk => read[0].CLK
ctl_clk => read[1].CLK
ctl_clk => read[2].CLK
ctl_clk => read[3].CLK
ctl_clk => write[0].CLK
ctl_clk => write[1].CLK
ctl_clk => write[2].CLK
ctl_clk => write[3].CLK
ctl_clk => col[0][0].CLK
ctl_clk => col[0][1].CLK
ctl_clk => col[0][2].CLK
ctl_clk => col[0][3].CLK
ctl_clk => col[0][4].CLK
ctl_clk => col[0][5].CLK
ctl_clk => col[0][6].CLK
ctl_clk => col[0][7].CLK
ctl_clk => col[0][8].CLK
ctl_clk => col[0][9].CLK
ctl_clk => col[1][0].CLK
ctl_clk => col[1][1].CLK
ctl_clk => col[1][2].CLK
ctl_clk => col[1][3].CLK
ctl_clk => col[1][4].CLK
ctl_clk => col[1][5].CLK
ctl_clk => col[1][6].CLK
ctl_clk => col[1][7].CLK
ctl_clk => col[1][8].CLK
ctl_clk => col[1][9].CLK
ctl_clk => col[2][0].CLK
ctl_clk => col[2][1].CLK
ctl_clk => col[2][2].CLK
ctl_clk => col[2][3].CLK
ctl_clk => col[2][4].CLK
ctl_clk => col[2][5].CLK
ctl_clk => col[2][6].CLK
ctl_clk => col[2][7].CLK
ctl_clk => col[2][8].CLK
ctl_clk => col[2][9].CLK
ctl_clk => col[3][0].CLK
ctl_clk => col[3][1].CLK
ctl_clk => col[3][2].CLK
ctl_clk => col[3][3].CLK
ctl_clk => col[3][4].CLK
ctl_clk => col[3][5].CLK
ctl_clk => col[3][6].CLK
ctl_clk => col[3][7].CLK
ctl_clk => col[3][8].CLK
ctl_clk => col[3][9].CLK
ctl_clk => row[0][0].CLK
ctl_clk => row[0][1].CLK
ctl_clk => row[0][2].CLK
ctl_clk => row[0][3].CLK
ctl_clk => row[0][4].CLK
ctl_clk => row[0][5].CLK
ctl_clk => row[0][6].CLK
ctl_clk => row[0][7].CLK
ctl_clk => row[0][8].CLK
ctl_clk => row[0][9].CLK
ctl_clk => row[0][10].CLK
ctl_clk => row[0][11].CLK
ctl_clk => row[0][12].CLK
ctl_clk => row[1][0].CLK
ctl_clk => row[1][1].CLK
ctl_clk => row[1][2].CLK
ctl_clk => row[1][3].CLK
ctl_clk => row[1][4].CLK
ctl_clk => row[1][5].CLK
ctl_clk => row[1][6].CLK
ctl_clk => row[1][7].CLK
ctl_clk => row[1][8].CLK
ctl_clk => row[1][9].CLK
ctl_clk => row[1][10].CLK
ctl_clk => row[1][11].CLK
ctl_clk => row[1][12].CLK
ctl_clk => row[2][0].CLK
ctl_clk => row[2][1].CLK
ctl_clk => row[2][2].CLK
ctl_clk => row[2][3].CLK
ctl_clk => row[2][4].CLK
ctl_clk => row[2][5].CLK
ctl_clk => row[2][6].CLK
ctl_clk => row[2][7].CLK
ctl_clk => row[2][8].CLK
ctl_clk => row[2][9].CLK
ctl_clk => row[2][10].CLK
ctl_clk => row[2][11].CLK
ctl_clk => row[2][12].CLK
ctl_clk => row[3][0].CLK
ctl_clk => row[3][1].CLK
ctl_clk => row[3][2].CLK
ctl_clk => row[3][3].CLK
ctl_clk => row[3][4].CLK
ctl_clk => row[3][5].CLK
ctl_clk => row[3][6].CLK
ctl_clk => row[3][7].CLK
ctl_clk => row[3][8].CLK
ctl_clk => row[3][9].CLK
ctl_clk => row[3][10].CLK
ctl_clk => row[3][11].CLK
ctl_clk => row[3][12].CLK
ctl_clk => bank[0][0].CLK
ctl_clk => bank[0][1].CLK
ctl_clk => bank[1][0].CLK
ctl_clk => bank[1][1].CLK
ctl_clk => bank[2][0].CLK
ctl_clk => bank[2][1].CLK
ctl_clk => bank[3][0].CLK
ctl_clk => bank[3][1].CLK
ctl_clk => chipsel[0][0].CLK
ctl_clk => chipsel[1][0].CLK
ctl_clk => chipsel[2][0].CLK
ctl_clk => chipsel[3][0].CLK
ctl_clk => valid[0].CLK
ctl_clk => valid[1].CLK
ctl_clk => valid[2].CLK
ctl_clk => valid[3].CLK
ctl_clk => can_wr[0].CLK
ctl_clk => can_wr[1].CLK
ctl_clk => can_wr[2].CLK
ctl_clk => can_wr[3].CLK
ctl_clk => can_rd[0].CLK
ctl_clk => can_rd[1].CLK
ctl_clk => can_rd[2].CLK
ctl_clk => can_rd[3].CLK
ctl_clk => can_pch[0].CLK
ctl_clk => can_pch[1].CLK
ctl_clk => can_pch[2].CLK
ctl_clk => can_pch[3].CLK
ctl_clk => can_act[0].CLK
ctl_clk => can_act[1].CLK
ctl_clk => can_act[2].CLK
ctl_clk => can_act[3].CLK
ctl_clk => push_tbp[0].CLK
ctl_clk => push_tbp[1].CLK
ctl_clk => push_tbp[2].CLK
ctl_clk => push_tbp[3].CLK
ctl_clk => valid_combi[0].CLK
ctl_clk => valid_combi[1].CLK
ctl_clk => valid_combi[2].CLK
ctl_clk => valid_combi[3].CLK
ctl_reset_n => rmw[0].ACLR
ctl_reset_n => rmw[1].ACLR
ctl_reset_n => rmw[2].ACLR
ctl_reset_n => rmw[3].ACLR
ctl_reset_n => rmw_partial[0].ACLR
ctl_reset_n => rmw_partial[1].ACLR
ctl_reset_n => rmw_partial[2].ACLR
ctl_reset_n => rmw_partial[3].ACLR
ctl_reset_n => rmw_correct[0].ACLR
ctl_reset_n => rmw_correct[1].ACLR
ctl_reset_n => rmw_correct[2].ACLR
ctl_reset_n => rmw_correct[3].ACLR
ctl_reset_n => dataid[0][0].ACLR
ctl_reset_n => dataid[0][1].ACLR
ctl_reset_n => dataid[0][2].ACLR
ctl_reset_n => dataid[0][3].ACLR
ctl_reset_n => dataid[1][0].ACLR
ctl_reset_n => dataid[1][1].ACLR
ctl_reset_n => dataid[1][2].ACLR
ctl_reset_n => dataid[1][3].ACLR
ctl_reset_n => dataid[2][0].ACLR
ctl_reset_n => dataid[2][1].ACLR
ctl_reset_n => dataid[2][2].ACLR
ctl_reset_n => dataid[2][3].ACLR
ctl_reset_n => dataid[3][0].ACLR
ctl_reset_n => dataid[3][1].ACLR
ctl_reset_n => dataid[3][2].ACLR
ctl_reset_n => dataid[3][3].ACLR
ctl_reset_n => localid[0][0].ACLR
ctl_reset_n => localid[0][1].ACLR
ctl_reset_n => localid[0][2].ACLR
ctl_reset_n => localid[0][3].ACLR
ctl_reset_n => localid[0][4].ACLR
ctl_reset_n => localid[0][5].ACLR
ctl_reset_n => localid[0][6].ACLR
ctl_reset_n => localid[0][7].ACLR
ctl_reset_n => localid[1][0].ACLR
ctl_reset_n => localid[1][1].ACLR
ctl_reset_n => localid[1][2].ACLR
ctl_reset_n => localid[1][3].ACLR
ctl_reset_n => localid[1][4].ACLR
ctl_reset_n => localid[1][5].ACLR
ctl_reset_n => localid[1][6].ACLR
ctl_reset_n => localid[1][7].ACLR
ctl_reset_n => localid[2][0].ACLR
ctl_reset_n => localid[2][1].ACLR
ctl_reset_n => localid[2][2].ACLR
ctl_reset_n => localid[2][3].ACLR
ctl_reset_n => localid[2][4].ACLR
ctl_reset_n => localid[2][5].ACLR
ctl_reset_n => localid[2][6].ACLR
ctl_reset_n => localid[2][7].ACLR
ctl_reset_n => localid[3][0].ACLR
ctl_reset_n => localid[3][1].ACLR
ctl_reset_n => localid[3][2].ACLR
ctl_reset_n => localid[3][3].ACLR
ctl_reset_n => localid[3][4].ACLR
ctl_reset_n => localid[3][5].ACLR
ctl_reset_n => localid[3][6].ACLR
ctl_reset_n => localid[3][7].ACLR
ctl_reset_n => autopch[0].ACLR
ctl_reset_n => autopch[1].ACLR
ctl_reset_n => autopch[2].ACLR
ctl_reset_n => autopch[3].ACLR
ctl_reset_n => size[0][0].ACLR
ctl_reset_n => size[0][1].ACLR
ctl_reset_n => size[0][2].ACLR
ctl_reset_n => size[0][3].ACLR
ctl_reset_n => size[1][0].ACLR
ctl_reset_n => size[1][1].ACLR
ctl_reset_n => size[1][2].ACLR
ctl_reset_n => size[1][3].ACLR
ctl_reset_n => size[2][0].ACLR
ctl_reset_n => size[2][1].ACLR
ctl_reset_n => size[2][2].ACLR
ctl_reset_n => size[2][3].ACLR
ctl_reset_n => size[3][0].ACLR
ctl_reset_n => size[3][1].ACLR
ctl_reset_n => size[3][2].ACLR
ctl_reset_n => size[3][3].ACLR
ctl_reset_n => read[0].ACLR
ctl_reset_n => read[1].ACLR
ctl_reset_n => read[2].ACLR
ctl_reset_n => read[3].ACLR
ctl_reset_n => write[0].ACLR
ctl_reset_n => write[1].ACLR
ctl_reset_n => write[2].ACLR
ctl_reset_n => write[3].ACLR
ctl_reset_n => col[0][0].ACLR
ctl_reset_n => col[0][1].ACLR
ctl_reset_n => col[0][2].ACLR
ctl_reset_n => col[0][3].ACLR
ctl_reset_n => col[0][4].ACLR
ctl_reset_n => col[0][5].ACLR
ctl_reset_n => col[0][6].ACLR
ctl_reset_n => col[0][7].ACLR
ctl_reset_n => col[0][8].ACLR
ctl_reset_n => col[0][9].ACLR
ctl_reset_n => col[1][0].ACLR
ctl_reset_n => col[1][1].ACLR
ctl_reset_n => col[1][2].ACLR
ctl_reset_n => col[1][3].ACLR
ctl_reset_n => col[1][4].ACLR
ctl_reset_n => col[1][5].ACLR
ctl_reset_n => col[1][6].ACLR
ctl_reset_n => col[1][7].ACLR
ctl_reset_n => col[1][8].ACLR
ctl_reset_n => col[1][9].ACLR
ctl_reset_n => col[2][0].ACLR
ctl_reset_n => col[2][1].ACLR
ctl_reset_n => col[2][2].ACLR
ctl_reset_n => col[2][3].ACLR
ctl_reset_n => col[2][4].ACLR
ctl_reset_n => col[2][5].ACLR
ctl_reset_n => col[2][6].ACLR
ctl_reset_n => col[2][7].ACLR
ctl_reset_n => col[2][8].ACLR
ctl_reset_n => col[2][9].ACLR
ctl_reset_n => col[3][0].ACLR
ctl_reset_n => col[3][1].ACLR
ctl_reset_n => col[3][2].ACLR
ctl_reset_n => col[3][3].ACLR
ctl_reset_n => col[3][4].ACLR
ctl_reset_n => col[3][5].ACLR
ctl_reset_n => col[3][6].ACLR
ctl_reset_n => col[3][7].ACLR
ctl_reset_n => col[3][8].ACLR
ctl_reset_n => col[3][9].ACLR
ctl_reset_n => row[0][0].ACLR
ctl_reset_n => row[0][1].ACLR
ctl_reset_n => row[0][2].ACLR
ctl_reset_n => row[0][3].ACLR
ctl_reset_n => row[0][4].ACLR
ctl_reset_n => row[0][5].ACLR
ctl_reset_n => row[0][6].ACLR
ctl_reset_n => row[0][7].ACLR
ctl_reset_n => row[0][8].ACLR
ctl_reset_n => row[0][9].ACLR
ctl_reset_n => row[0][10].ACLR
ctl_reset_n => row[0][11].ACLR
ctl_reset_n => row[0][12].ACLR
ctl_reset_n => row[1][0].ACLR
ctl_reset_n => row[1][1].ACLR
ctl_reset_n => row[1][2].ACLR
ctl_reset_n => row[1][3].ACLR
ctl_reset_n => row[1][4].ACLR
ctl_reset_n => row[1][5].ACLR
ctl_reset_n => row[1][6].ACLR
ctl_reset_n => row[1][7].ACLR
ctl_reset_n => row[1][8].ACLR
ctl_reset_n => row[1][9].ACLR
ctl_reset_n => row[1][10].ACLR
ctl_reset_n => row[1][11].ACLR
ctl_reset_n => row[1][12].ACLR
ctl_reset_n => row[2][0].ACLR
ctl_reset_n => row[2][1].ACLR
ctl_reset_n => row[2][2].ACLR
ctl_reset_n => row[2][3].ACLR
ctl_reset_n => row[2][4].ACLR
ctl_reset_n => row[2][5].ACLR
ctl_reset_n => row[2][6].ACLR
ctl_reset_n => row[2][7].ACLR
ctl_reset_n => row[2][8].ACLR
ctl_reset_n => row[2][9].ACLR
ctl_reset_n => row[2][10].ACLR
ctl_reset_n => row[2][11].ACLR
ctl_reset_n => row[2][12].ACLR
ctl_reset_n => row[3][0].ACLR
ctl_reset_n => row[3][1].ACLR
ctl_reset_n => row[3][2].ACLR
ctl_reset_n => row[3][3].ACLR
ctl_reset_n => row[3][4].ACLR
ctl_reset_n => row[3][5].ACLR
ctl_reset_n => row[3][6].ACLR
ctl_reset_n => row[3][7].ACLR
ctl_reset_n => row[3][8].ACLR
ctl_reset_n => row[3][9].ACLR
ctl_reset_n => row[3][10].ACLR
ctl_reset_n => row[3][11].ACLR
ctl_reset_n => row[3][12].ACLR
ctl_reset_n => bank[0][0].ACLR
ctl_reset_n => bank[0][1].ACLR
ctl_reset_n => bank[1][0].ACLR
ctl_reset_n => bank[1][1].ACLR
ctl_reset_n => bank[2][0].ACLR
ctl_reset_n => bank[2][1].ACLR
ctl_reset_n => bank[3][0].ACLR
ctl_reset_n => bank[3][1].ACLR
ctl_reset_n => chipsel[0][0].ACLR
ctl_reset_n => chipsel[1][0].ACLR
ctl_reset_n => chipsel[2][0].ACLR
ctl_reset_n => chipsel[3][0].ACLR
ctl_reset_n => activated[0].ACLR
ctl_reset_n => activated[1].ACLR
ctl_reset_n => activated[2].ACLR
ctl_reset_n => activated[3].ACLR
ctl_reset_n => burst_chop[0].ACLR
ctl_reset_n => burst_chop[1].ACLR
ctl_reset_n => burst_chop[2].ACLR
ctl_reset_n => burst_chop[3].ACLR
ctl_reset_n => age[0][0].ACLR
ctl_reset_n => age[0][1].ACLR
ctl_reset_n => age[0][2].ACLR
ctl_reset_n => age[0][3].ACLR
ctl_reset_n => age[1][0].ACLR
ctl_reset_n => age[1][1].ACLR
ctl_reset_n => age[1][2].ACLR
ctl_reset_n => age[1][3].ACLR
ctl_reset_n => age[2][0].ACLR
ctl_reset_n => age[2][1].ACLR
ctl_reset_n => age[2][2].ACLR
ctl_reset_n => age[2][3].ACLR
ctl_reset_n => age[3][0].ACLR
ctl_reset_n => age[3][1].ACLR
ctl_reset_n => age[3][2].ACLR
ctl_reset_n => age[3][3].ACLR
ctl_reset_n => priority_a[0].ACLR
ctl_reset_n => priority_a[1].ACLR
ctl_reset_n => priority_a[2].ACLR
ctl_reset_n => priority_a[3].ACLR
ctl_reset_n => valid_combi[0].ACLR
ctl_reset_n => valid_combi[1].ACLR
ctl_reset_n => valid_combi[2].ACLR
ctl_reset_n => valid_combi[3].ACLR
ctl_reset_n => push_tbp[0].ACLR
ctl_reset_n => push_tbp[1].ACLR
ctl_reset_n => push_tbp[2].ACLR
ctl_reset_n => push_tbp[3].ACLR
ctl_reset_n => can_act[0].ACLR
ctl_reset_n => can_act[1].ACLR
ctl_reset_n => can_act[2].ACLR
ctl_reset_n => can_act[3].ACLR
ctl_reset_n => can_pch[0].ACLR
ctl_reset_n => can_pch[1].ACLR
ctl_reset_n => can_pch[2].ACLR
ctl_reset_n => can_pch[3].ACLR
ctl_reset_n => can_rd[0].ACLR
ctl_reset_n => can_rd[1].ACLR
ctl_reset_n => can_rd[2].ACLR
ctl_reset_n => can_rd[3].ACLR
ctl_reset_n => can_wr[0].ACLR
ctl_reset_n => can_wr[1].ACLR
ctl_reset_n => can_wr[2].ACLR
ctl_reset_n => can_wr[3].ACLR
ctl_reset_n => valid[0].ACLR
ctl_reset_n => valid[1].ACLR
ctl_reset_n => valid[2].ACLR
ctl_reset_n => valid[3].ACLR
ctl_reset_n => rpv[0][0].ACLR
ctl_reset_n => rpv[0][1].ACLR
ctl_reset_n => rpv[0][2].ACLR
ctl_reset_n => rpv[0][3].ACLR
ctl_reset_n => rpv[1][0].ACLR
ctl_reset_n => rpv[1][1].ACLR
ctl_reset_n => rpv[1][2].ACLR
ctl_reset_n => rpv[1][3].ACLR
ctl_reset_n => rpv[2][0].ACLR
ctl_reset_n => rpv[2][1].ACLR
ctl_reset_n => rpv[2][2].ACLR
ctl_reset_n => rpv[2][3].ACLR
ctl_reset_n => rpv[3][0].ACLR
ctl_reset_n => rpv[3][1].ACLR
ctl_reset_n => rpv[3][2].ACLR
ctl_reset_n => rpv[3][3].ACLR
ctl_reset_n => nor_rpv[0].ACLR
ctl_reset_n => nor_rpv[1].ACLR
ctl_reset_n => nor_rpv[2].ACLR
ctl_reset_n => nor_rpv[3].ACLR
ctl_reset_n => cpv[0][0].ACLR
ctl_reset_n => cpv[0][1].ACLR
ctl_reset_n => cpv[0][2].ACLR
ctl_reset_n => cpv[0][3].ACLR
ctl_reset_n => cpv[1][0].ACLR
ctl_reset_n => cpv[1][1].ACLR
ctl_reset_n => cpv[1][2].ACLR
ctl_reset_n => cpv[1][3].ACLR
ctl_reset_n => cpv[2][0].ACLR
ctl_reset_n => cpv[2][1].ACLR
ctl_reset_n => cpv[2][2].ACLR
ctl_reset_n => cpv[2][3].ACLR
ctl_reset_n => cpv[3][0].ACLR
ctl_reset_n => cpv[3][1].ACLR
ctl_reset_n => cpv[3][2].ACLR
ctl_reset_n => cpv[3][3].ACLR
ctl_reset_n => nor_cpv[0].ACLR
ctl_reset_n => nor_cpv[1].ACLR
ctl_reset_n => nor_cpv[2].ACLR
ctl_reset_n => nor_cpv[3].ACLR
ctl_reset_n => open_row_passed[0].ACLR
ctl_reset_n => open_row_passed[1].ACLR
ctl_reset_n => open_row_passed[2].ACLR
ctl_reset_n => open_row_passed[3].ACLR
ctl_reset_n => open_row_pass_flush_r[0].ACLR
ctl_reset_n => open_row_pass_flush_r[1].ACLR
ctl_reset_n => open_row_pass_flush_r[2].ACLR
ctl_reset_n => open_row_pass_flush_r[3].ACLR
ctl_reset_n => open_row_pass_r[0].ACLR
ctl_reset_n => open_row_pass_r[1].ACLR
ctl_reset_n => open_row_pass_r[2].ACLR
ctl_reset_n => open_row_pass_r[3].ACLR
ctl_reset_n => precharged[0].ACLR
ctl_reset_n => precharged[1].ACLR
ctl_reset_n => precharged[2].ACLR
ctl_reset_n => precharged[3].ACLR
ctl_reset_n => apvc[0].ACLR
ctl_reset_n => apvc[1].ACLR
ctl_reset_n => apvc[2].ACLR
ctl_reset_n => apvc[3].ACLR
ctl_reset_n => apvo[0].ACLR
ctl_reset_n => apvo[1].ACLR
ctl_reset_n => apvo[2].ACLR
ctl_reset_n => apvo[3].ACLR
ctl_reset_n => done[0].ACLR
ctl_reset_n => done[1].ACLR
ctl_reset_n => done[2].ACLR
ctl_reset_n => done[3].ACLR
ctl_reset_n => partial_vector[0][1].ACLR
ctl_reset_n => partial_vector[0][2].ACLR
ctl_reset_n => partial_vector[0][3].ACLR
ctl_reset_n => partial_vector[1][0].ACLR
ctl_reset_n => partial_vector[1][2].ACLR
ctl_reset_n => partial_vector[1][3].ACLR
ctl_reset_n => partial_vector[2][0].ACLR
ctl_reset_n => partial_vector[2][1].ACLR
ctl_reset_n => partial_vector[2][3].ACLR
ctl_reset_n => partial_vector[3][0].ACLR
ctl_reset_n => partial_vector[3][1].ACLR
ctl_reset_n => partial_vector[3][2].ACLR
ctl_reset_n => load_rmw_data[0].ACLR
ctl_reset_n => load_rmw_data[1].ACLR
ctl_reset_n => load_rmw_data[2].ACLR
ctl_reset_n => load_rmw_data[3].ACLR
ctl_reset_n => complete_wr[0].ACLR
ctl_reset_n => complete_wr[1].ACLR
ctl_reset_n => complete_wr[2].ACLR
ctl_reset_n => complete_wr[3].ACLR
ctl_reset_n => complete_rd[0].ACLR
ctl_reset_n => complete_rd[1].ACLR
ctl_reset_n => complete_rd[2].ACLR
ctl_reset_n => complete_rd[3].ACLR
ctl_reset_n => complete[0].ACLR
ctl_reset_n => complete[1].ACLR
ctl_reset_n => complete[2].ACLR
ctl_reset_n => complete[3].ACLR
ctl_reset_n => nor_sbv[0].ACLR
ctl_reset_n => nor_sbv[1].ACLR
ctl_reset_n => nor_sbv[2].ACLR
ctl_reset_n => nor_sbv[3].ACLR
ctl_reset_n => nor_sbvt[0].ACLR
ctl_reset_n => nor_sbvt[1].ACLR
ctl_reset_n => nor_sbvt[2].ACLR
ctl_reset_n => nor_sbvt[3].ACLR
ctl_reset_n => ssb[0].ACLR
ctl_reset_n => ssb[1].ACLR
ctl_reset_n => ssb[2].ACLR
ctl_reset_n => ssb[3].ACLR
ctl_reset_n => wst_p[0].ACLR
ctl_reset_n => wst_p[1].ACLR
ctl_reset_n => wst_p[2].ACLR
ctl_reset_n => wst_p[3].ACLR
ctl_reset_n => wrt[0][0].ACLR
ctl_reset_n => wrt[0][1].ACLR
ctl_reset_n => wrt[0][2].ACLR
ctl_reset_n => wrt[0][3].ACLR
ctl_reset_n => wrt[1][0].ACLR
ctl_reset_n => wrt[1][1].ACLR
ctl_reset_n => wrt[1][2].ACLR
ctl_reset_n => wrt[1][3].ACLR
ctl_reset_n => wrt[2][0].ACLR
ctl_reset_n => wrt[2][1].ACLR
ctl_reset_n => wrt[2][2].ACLR
ctl_reset_n => wrt[2][3].ACLR
ctl_reset_n => wrt[3][0].ACLR
ctl_reset_n => wrt[3][1].ACLR
ctl_reset_n => wrt[3][2].ACLR
ctl_reset_n => wrt[3][3].ACLR
ctl_reset_n => require_flush[0].ACLR
ctl_reset_n => require_flush[1].ACLR
ctl_reset_n => require_flush[2].ACLR
ctl_reset_n => require_flush[3].ACLR
ctl_reset_n => require_pch[0].ACLR
ctl_reset_n => require_pch[1].ACLR
ctl_reset_n => require_pch[2].ACLR
ctl_reset_n => require_pch[3].ACLR
ctl_reset_n => compare_offset_t_param_act_to_rdwr_less_than_1.ACLR
ctl_reset_n => compare_t_param_wr_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_pch_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_wr_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_act_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_rdwr_less_than_offset.ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[5].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[5].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[0].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[1].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[2].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[3].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[0].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[1].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[2].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[3].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[4].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[5].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[0].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[1].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[2].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[3].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[4].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[5].ACLR
ctl_reset_n => offset_t_param_act_to_pch[0].ACLR
ctl_reset_n => offset_t_param_act_to_pch[1].ACLR
ctl_reset_n => offset_t_param_act_to_pch[2].ACLR
ctl_reset_n => offset_t_param_act_to_pch[3].ACLR
ctl_reset_n => offset_t_param_act_to_pch[4].ACLR
ctl_reset_n => offset_t_param_act_to_pch[5].ACLR
ctl_reset_n => offset_t_param_act_to_act[0].ACLR
ctl_reset_n => offset_t_param_act_to_act[1].ACLR
ctl_reset_n => offset_t_param_act_to_act[2].ACLR
ctl_reset_n => offset_t_param_act_to_act[3].ACLR
ctl_reset_n => offset_t_param_act_to_act[4].ACLR
ctl_reset_n => offset_t_param_act_to_act[5].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[0].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[1].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[2].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[3].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => col_timer_pre_ready[0].ACLR
ctl_reset_n => col_timer_pre_ready[1].ACLR
ctl_reset_n => col_timer_pre_ready[2].ACLR
ctl_reset_n => col_timer_pre_ready[3].ACLR
ctl_reset_n => col_timer[0][0].ACLR
ctl_reset_n => col_timer[0][1].ACLR
ctl_reset_n => col_timer[0][2].ACLR
ctl_reset_n => col_timer[0][3].ACLR
ctl_reset_n => col_timer[1][0].ACLR
ctl_reset_n => col_timer[1][1].ACLR
ctl_reset_n => col_timer[1][2].ACLR
ctl_reset_n => col_timer[1][3].ACLR
ctl_reset_n => col_timer[2][0].ACLR
ctl_reset_n => col_timer[2][1].ACLR
ctl_reset_n => col_timer[2][2].ACLR
ctl_reset_n => col_timer[2][3].ACLR
ctl_reset_n => col_timer[3][0].ACLR
ctl_reset_n => col_timer[3][1].ACLR
ctl_reset_n => col_timer[3][2].ACLR
ctl_reset_n => col_timer[3][3].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][1].ACLR
ctl_reset_n => combined_timer[0][0].ACLR
ctl_reset_n => combined_timer[0][1].ACLR
ctl_reset_n => combined_timer[0][2].ACLR
ctl_reset_n => combined_timer[0][3].ACLR
ctl_reset_n => combined_timer[0][4].ACLR
ctl_reset_n => combined_timer[0][5].ACLR
ctl_reset_n => combined_timer[1][0].ACLR
ctl_reset_n => combined_timer[1][1].ACLR
ctl_reset_n => combined_timer[1][2].ACLR
ctl_reset_n => combined_timer[1][3].ACLR
ctl_reset_n => combined_timer[1][4].ACLR
ctl_reset_n => combined_timer[1][5].ACLR
ctl_reset_n => combined_timer[2][0].ACLR
ctl_reset_n => combined_timer[2][1].ACLR
ctl_reset_n => combined_timer[2][2].ACLR
ctl_reset_n => combined_timer[2][3].ACLR
ctl_reset_n => combined_timer[2][4].ACLR
ctl_reset_n => combined_timer[2][5].ACLR
ctl_reset_n => combined_timer[3][0].ACLR
ctl_reset_n => combined_timer[3][1].ACLR
ctl_reset_n => combined_timer[3][2].ACLR
ctl_reset_n => combined_timer[3][3].ACLR
ctl_reset_n => combined_timer[3][4].ACLR
ctl_reset_n => combined_timer[3][5].ACLR
ctl_reset_n => trc_timer_pre_ready[0].ACLR
ctl_reset_n => trc_timer_pre_ready[1].ACLR
ctl_reset_n => trc_timer_pre_ready[2].ACLR
ctl_reset_n => trc_timer_pre_ready[3].ACLR
ctl_reset_n => trc_timer[0][0].ACLR
ctl_reset_n => trc_timer[0][1].ACLR
ctl_reset_n => trc_timer[0][2].ACLR
ctl_reset_n => trc_timer[0][3].ACLR
ctl_reset_n => trc_timer[0][4].ACLR
ctl_reset_n => trc_timer[0][5].ACLR
ctl_reset_n => trc_timer[1][0].ACLR
ctl_reset_n => trc_timer[1][1].ACLR
ctl_reset_n => trc_timer[1][2].ACLR
ctl_reset_n => trc_timer[1][3].ACLR
ctl_reset_n => trc_timer[1][4].ACLR
ctl_reset_n => trc_timer[1][5].ACLR
ctl_reset_n => trc_timer[2][0].ACLR
ctl_reset_n => trc_timer[2][1].ACLR
ctl_reset_n => trc_timer[2][2].ACLR
ctl_reset_n => trc_timer[2][3].ACLR
ctl_reset_n => trc_timer[2][4].ACLR
ctl_reset_n => trc_timer[2][5].ACLR
ctl_reset_n => trc_timer[3][0].ACLR
ctl_reset_n => trc_timer[3][1].ACLR
ctl_reset_n => trc_timer[3][2].ACLR
ctl_reset_n => trc_timer[3][3].ACLR
ctl_reset_n => trc_timer[3][4].ACLR
ctl_reset_n => trc_timer[3][5].ACLR
ctl_reset_n => row_timer_pre_ready[0].ACLR
ctl_reset_n => row_timer_pre_ready[1].ACLR
ctl_reset_n => row_timer_pre_ready[2].ACLR
ctl_reset_n => row_timer_pre_ready[3].ACLR
ctl_reset_n => row_timer[0][0].ACLR
ctl_reset_n => row_timer[0][1].ACLR
ctl_reset_n => row_timer[0][2].ACLR
ctl_reset_n => row_timer[0][3].ACLR
ctl_reset_n => row_timer[0][4].ACLR
ctl_reset_n => row_timer[0][5].ACLR
ctl_reset_n => row_timer[1][0].ACLR
ctl_reset_n => row_timer[1][1].ACLR
ctl_reset_n => row_timer[1][2].ACLR
ctl_reset_n => row_timer[1][3].ACLR
ctl_reset_n => row_timer[1][4].ACLR
ctl_reset_n => row_timer[1][5].ACLR
ctl_reset_n => row_timer[2][0].ACLR
ctl_reset_n => row_timer[2][1].ACLR
ctl_reset_n => row_timer[2][2].ACLR
ctl_reset_n => row_timer[2][3].ACLR
ctl_reset_n => row_timer[2][4].ACLR
ctl_reset_n => row_timer[2][5].ACLR
ctl_reset_n => row_timer[3][0].ACLR
ctl_reset_n => row_timer[3][1].ACLR
ctl_reset_n => row_timer[3][2].ACLR
ctl_reset_n => row_timer[3][3].ACLR
ctl_reset_n => row_timer[3][4].ACLR
ctl_reset_n => row_timer[3][5].ACLR
ctl_reset_n => pch_ready[0].ACLR
ctl_reset_n => pch_ready[1].ACLR
ctl_reset_n => pch_ready[2].ACLR
ctl_reset_n => pch_ready[3].ACLR
ctl_reset_n => int_bank_closed[0][0].ACLR
ctl_reset_n => int_bank_closed[0][1].ACLR
ctl_reset_n => int_bank_closed[0][2].ACLR
ctl_reset_n => int_bank_closed[0][3].ACLR
ctl_reset_n => int_timer_ready[0][0].ACLR
ctl_reset_n => int_timer_ready[0][1].ACLR
ctl_reset_n => int_timer_ready[0][2].ACLR
ctl_reset_n => int_timer_ready[0][3].ACLR
ctl_reset_n => int_shadow_timer_ready[0][0].ACLR
ctl_reset_n => int_shadow_timer_ready[0][1].ACLR
ctl_reset_n => int_shadow_timer_ready[0][2].ACLR
ctl_reset_n => int_shadow_timer_ready[0][3].ACLR
tbp_full <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
tbp_empty <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_load => load_tbp.IN1
cmd_gen_load => always62.IN0
cmd_gen_waiting_to_load => always62.IN1
cmd_gen_chipsel[0] => chipsel[3][0].DATAIN
cmd_gen_chipsel[0] => chipsel[2][0].DATAIN
cmd_gen_chipsel[0] => chipsel[1][0].DATAIN
cmd_gen_chipsel[0] => chipsel[0][0].DATAIN
cmd_gen_bank[0] => bank[3][0].DATAIN
cmd_gen_bank[0] => bank[2][0].DATAIN
cmd_gen_bank[0] => bank[1][0].DATAIN
cmd_gen_bank[0] => bank[0][0].DATAIN
cmd_gen_bank[1] => bank[3][1].DATAIN
cmd_gen_bank[1] => bank[2][1].DATAIN
cmd_gen_bank[1] => bank[1][1].DATAIN
cmd_gen_bank[1] => bank[0][1].DATAIN
cmd_gen_row[0] => row[3][0].DATAIN
cmd_gen_row[0] => row[2][0].DATAIN
cmd_gen_row[0] => row[1][0].DATAIN
cmd_gen_row[0] => row[0][0].DATAIN
cmd_gen_row[1] => row[3][1].DATAIN
cmd_gen_row[1] => row[2][1].DATAIN
cmd_gen_row[1] => row[1][1].DATAIN
cmd_gen_row[1] => row[0][1].DATAIN
cmd_gen_row[2] => row[3][2].DATAIN
cmd_gen_row[2] => row[2][2].DATAIN
cmd_gen_row[2] => row[1][2].DATAIN
cmd_gen_row[2] => row[0][2].DATAIN
cmd_gen_row[3] => row[3][3].DATAIN
cmd_gen_row[3] => row[2][3].DATAIN
cmd_gen_row[3] => row[1][3].DATAIN
cmd_gen_row[3] => row[0][3].DATAIN
cmd_gen_row[4] => row[3][4].DATAIN
cmd_gen_row[4] => row[2][4].DATAIN
cmd_gen_row[4] => row[1][4].DATAIN
cmd_gen_row[4] => row[0][4].DATAIN
cmd_gen_row[5] => row[3][5].DATAIN
cmd_gen_row[5] => row[2][5].DATAIN
cmd_gen_row[5] => row[1][5].DATAIN
cmd_gen_row[5] => row[0][5].DATAIN
cmd_gen_row[6] => row[3][6].DATAIN
cmd_gen_row[6] => row[2][6].DATAIN
cmd_gen_row[6] => row[1][6].DATAIN
cmd_gen_row[6] => row[0][6].DATAIN
cmd_gen_row[7] => row[3][7].DATAIN
cmd_gen_row[7] => row[2][7].DATAIN
cmd_gen_row[7] => row[1][7].DATAIN
cmd_gen_row[7] => row[0][7].DATAIN
cmd_gen_row[8] => row[3][8].DATAIN
cmd_gen_row[8] => row[2][8].DATAIN
cmd_gen_row[8] => row[1][8].DATAIN
cmd_gen_row[8] => row[0][8].DATAIN
cmd_gen_row[9] => row[3][9].DATAIN
cmd_gen_row[9] => row[2][9].DATAIN
cmd_gen_row[9] => row[1][9].DATAIN
cmd_gen_row[9] => row[0][9].DATAIN
cmd_gen_row[10] => row[3][10].DATAIN
cmd_gen_row[10] => row[2][10].DATAIN
cmd_gen_row[10] => row[1][10].DATAIN
cmd_gen_row[10] => row[0][10].DATAIN
cmd_gen_row[11] => row[3][11].DATAIN
cmd_gen_row[11] => row[2][11].DATAIN
cmd_gen_row[11] => row[1][11].DATAIN
cmd_gen_row[11] => row[0][11].DATAIN
cmd_gen_row[12] => row[3][12].DATAIN
cmd_gen_row[12] => row[2][12].DATAIN
cmd_gen_row[12] => row[1][12].DATAIN
cmd_gen_row[12] => row[0][12].DATAIN
cmd_gen_col[0] => col[3][0].DATAIN
cmd_gen_col[0] => col[2][0].DATAIN
cmd_gen_col[0] => col[1][0].DATAIN
cmd_gen_col[0] => col[0][0].DATAIN
cmd_gen_col[1] => always119.IN1
cmd_gen_col[1] => col[3][1].DATAIN
cmd_gen_col[1] => col[2][1].DATAIN
cmd_gen_col[1] => col[1][1].DATAIN
cmd_gen_col[1] => col[0][1].DATAIN
cmd_gen_col[2] => col[3][2].DATAIN
cmd_gen_col[2] => col[2][2].DATAIN
cmd_gen_col[2] => col[1][2].DATAIN
cmd_gen_col[2] => col[0][2].DATAIN
cmd_gen_col[3] => col[3][3].DATAIN
cmd_gen_col[3] => col[2][3].DATAIN
cmd_gen_col[3] => col[1][3].DATAIN
cmd_gen_col[3] => col[0][3].DATAIN
cmd_gen_col[4] => col[3][4].DATAIN
cmd_gen_col[4] => col[2][4].DATAIN
cmd_gen_col[4] => col[1][4].DATAIN
cmd_gen_col[4] => col[0][4].DATAIN
cmd_gen_col[5] => col[3][5].DATAIN
cmd_gen_col[5] => col[2][5].DATAIN
cmd_gen_col[5] => col[1][5].DATAIN
cmd_gen_col[5] => col[0][5].DATAIN
cmd_gen_col[6] => col[3][6].DATAIN
cmd_gen_col[6] => col[2][6].DATAIN
cmd_gen_col[6] => col[1][6].DATAIN
cmd_gen_col[6] => col[0][6].DATAIN
cmd_gen_col[7] => col[3][7].DATAIN
cmd_gen_col[7] => col[2][7].DATAIN
cmd_gen_col[7] => col[1][7].DATAIN
cmd_gen_col[7] => col[0][7].DATAIN
cmd_gen_col[8] => col[3][8].DATAIN
cmd_gen_col[8] => col[2][8].DATAIN
cmd_gen_col[8] => col[1][8].DATAIN
cmd_gen_col[8] => col[0][8].DATAIN
cmd_gen_col[9] => col[3][9].DATAIN
cmd_gen_col[9] => col[2][9].DATAIN
cmd_gen_col[9] => col[1][9].DATAIN
cmd_gen_col[9] => col[0][9].DATAIN
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => write[3].DATAIN
cmd_gen_write => write[2].DATAIN
cmd_gen_write => write[1].DATAIN
cmd_gen_write => write[0].DATAIN
cmd_gen_read => complete_combi_rd.OUTPUTSELECT
cmd_gen_read => complete_combi_wr.OUTPUTSELECT
cmd_gen_read => read[3].DATAIN
cmd_gen_read => read[2].DATAIN
cmd_gen_read => read[1].DATAIN
cmd_gen_read => read[0].DATAIN
cmd_gen_size[0] => LessThan57.IN8
cmd_gen_size[0] => Equal13.IN0
cmd_gen_size[0] => size[3][0].DATAIN
cmd_gen_size[0] => size[2][0].DATAIN
cmd_gen_size[0] => size[1][0].DATAIN
cmd_gen_size[0] => size[0][0].DATAIN
cmd_gen_size[1] => LessThan57.IN7
cmd_gen_size[1] => Equal13.IN3
cmd_gen_size[1] => size[3][1].DATAIN
cmd_gen_size[1] => size[2][1].DATAIN
cmd_gen_size[1] => size[1][1].DATAIN
cmd_gen_size[1] => size[0][1].DATAIN
cmd_gen_size[2] => LessThan57.IN6
cmd_gen_size[2] => Equal13.IN2
cmd_gen_size[2] => size[3][2].DATAIN
cmd_gen_size[2] => size[2][2].DATAIN
cmd_gen_size[2] => size[1][2].DATAIN
cmd_gen_size[2] => size[0][2].DATAIN
cmd_gen_size[3] => LessThan57.IN5
cmd_gen_size[3] => Equal13.IN1
cmd_gen_size[3] => size[3][3].DATAIN
cmd_gen_size[3] => size[2][3].DATAIN
cmd_gen_size[3] => size[1][3].DATAIN
cmd_gen_size[3] => size[0][3].DATAIN
cmd_gen_localid[0] => localid[3][0].DATAIN
cmd_gen_localid[0] => localid[2][0].DATAIN
cmd_gen_localid[0] => localid[1][0].DATAIN
cmd_gen_localid[0] => localid[0][0].DATAIN
cmd_gen_localid[1] => localid[3][1].DATAIN
cmd_gen_localid[1] => localid[2][1].DATAIN
cmd_gen_localid[1] => localid[1][1].DATAIN
cmd_gen_localid[1] => localid[0][1].DATAIN
cmd_gen_localid[2] => localid[3][2].DATAIN
cmd_gen_localid[2] => localid[2][2].DATAIN
cmd_gen_localid[2] => localid[1][2].DATAIN
cmd_gen_localid[2] => localid[0][2].DATAIN
cmd_gen_localid[3] => localid[3][3].DATAIN
cmd_gen_localid[3] => localid[2][3].DATAIN
cmd_gen_localid[3] => localid[1][3].DATAIN
cmd_gen_localid[3] => localid[0][3].DATAIN
cmd_gen_localid[4] => localid[3][4].DATAIN
cmd_gen_localid[4] => localid[2][4].DATAIN
cmd_gen_localid[4] => localid[1][4].DATAIN
cmd_gen_localid[4] => localid[0][4].DATAIN
cmd_gen_localid[5] => localid[3][5].DATAIN
cmd_gen_localid[5] => localid[2][5].DATAIN
cmd_gen_localid[5] => localid[1][5].DATAIN
cmd_gen_localid[5] => localid[0][5].DATAIN
cmd_gen_localid[6] => localid[3][6].DATAIN
cmd_gen_localid[6] => localid[2][6].DATAIN
cmd_gen_localid[6] => localid[1][6].DATAIN
cmd_gen_localid[6] => localid[0][6].DATAIN
cmd_gen_localid[7] => localid[3][7].DATAIN
cmd_gen_localid[7] => localid[2][7].DATAIN
cmd_gen_localid[7] => localid[1][7].DATAIN
cmd_gen_localid[7] => localid[0][7].DATAIN
cmd_gen_dataid[0] => dataid[3][0].DATAIN
cmd_gen_dataid[0] => dataid[2][0].DATAIN
cmd_gen_dataid[0] => dataid[1][0].DATAIN
cmd_gen_dataid[0] => dataid[0][0].DATAIN
cmd_gen_dataid[1] => dataid[3][1].DATAIN
cmd_gen_dataid[1] => dataid[2][1].DATAIN
cmd_gen_dataid[1] => dataid[1][1].DATAIN
cmd_gen_dataid[1] => dataid[0][1].DATAIN
cmd_gen_dataid[2] => dataid[3][2].DATAIN
cmd_gen_dataid[2] => dataid[2][2].DATAIN
cmd_gen_dataid[2] => dataid[1][2].DATAIN
cmd_gen_dataid[2] => dataid[0][2].DATAIN
cmd_gen_dataid[3] => dataid[3][3].DATAIN
cmd_gen_dataid[3] => dataid[2][3].DATAIN
cmd_gen_dataid[3] => dataid[1][3].DATAIN
cmd_gen_dataid[3] => dataid[0][3].DATAIN
cmd_gen_priority => ~NO_FANOUT~
cmd_gen_rmw_correct => rmw.IN0
cmd_gen_rmw_correct => rmw_correct[3].DATAIN
cmd_gen_rmw_correct => rmw_correct[2].DATAIN
cmd_gen_rmw_correct => rmw_correct[1].DATAIN
cmd_gen_rmw_correct => rmw_correct[0].DATAIN
cmd_gen_rmw_partial => rmw.IN1
cmd_gen_rmw_partial => rmw_partial[3].DATAIN
cmd_gen_rmw_partial => rmw_partial[2].DATAIN
cmd_gen_rmw_partial => rmw_partial[1].DATAIN
cmd_gen_rmw_partial => rmw_partial[0].DATAIN
cmd_gen_autopch => autopch[3].DATAIN
cmd_gen_autopch => autopch[2].DATAIN
cmd_gen_autopch => autopch[1].DATAIN
cmd_gen_autopch => autopch[0].DATAIN
cmd_gen_complete => complete_combi_rd.DATAB
cmd_gen_complete => complete_combi_wr.DATAA
cmd_gen_same_chipsel_addr[0] => same_chip_bank[0].IN0
cmd_gen_same_chipsel_addr[1] => same_chip_bank[1].IN0
cmd_gen_same_chipsel_addr[2] => same_chip_bank[2].IN0
cmd_gen_same_chipsel_addr[3] => same_chip_bank[3].IN0
cmd_gen_same_bank_addr[0] => same_chip_bank[0].IN1
cmd_gen_same_bank_addr[1] => same_chip_bank[1].IN1
cmd_gen_same_bank_addr[2] => same_chip_bank[2].IN1
cmd_gen_same_bank_addr[3] => same_chip_bank[3].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_row[0].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_diff_row[0].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_row[1].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_diff_row[1].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_row[2].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_diff_row[2].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_row[3].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_diff_row[3].IN1
cmd_gen_same_col_addr[0] => ~NO_FANOUT~
cmd_gen_same_col_addr[1] => ~NO_FANOUT~
cmd_gen_same_col_addr[2] => ~NO_FANOUT~
cmd_gen_same_col_addr[3] => ~NO_FANOUT~
cmd_gen_same_read_cmd[0] => ~NO_FANOUT~
cmd_gen_same_read_cmd[1] => ~NO_FANOUT~
cmd_gen_same_read_cmd[2] => ~NO_FANOUT~
cmd_gen_same_read_cmd[3] => ~NO_FANOUT~
cmd_gen_same_write_cmd[0] => ~NO_FANOUT~
cmd_gen_same_write_cmd[1] => ~NO_FANOUT~
cmd_gen_same_write_cmd[2] => ~NO_FANOUT~
cmd_gen_same_write_cmd[3] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[3] => ~NO_FANOUT~
row_req[0] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[1] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[2] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[3] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[0] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[1] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[2] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[3] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[0] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[1] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[2] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[3] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer_pre_ready.OUTPUTSELECT
row_grant[0] => always114.IN0
row_grant[0] => done_tbp_row_pass_flush.IN1
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer_pre_ready.OUTPUTSELECT
row_grant[1] => always114.IN0
row_grant[1] => done_tbp_row_pass_flush.IN1
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer_pre_ready.OUTPUTSELECT
row_grant[2] => always114.IN0
row_grant[2] => done_tbp_row_pass_flush.IN1
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer_pre_ready.OUTPUTSELECT
row_grant[3] => always114.IN0
row_grant[3] => done_tbp_row_pass_flush.IN1
act_grant[0] => always11.IN1
act_grant[0] => always32.IN1
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer_pre_ready.OUTPUTSELECT
act_grant[1] => always11.IN1
act_grant[1] => always32.IN1
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer_pre_ready.OUTPUTSELECT
act_grant[2] => always11.IN1
act_grant[2] => always32.IN1
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer_pre_ready.OUTPUTSELECT
act_grant[3] => always11.IN1
act_grant[3] => always32.IN1
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always33.IN1
pch_grant[0] => precharged_combi.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always112.IN1
pch_grant[1] => always33.IN1
pch_grant[1] => precharged_combi.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[1] => always112.IN1
pch_grant[2] => always33.IN1
pch_grant[2] => precharged_combi.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[2] => always112.IN1
pch_grant[3] => always33.IN1
pch_grant[3] => precharged_combi.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[3] => always112.IN1
col_req[0] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[1] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[2] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[3] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[0] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[1] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[2] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[3] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[0] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[1] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[2] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[3] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] => can_act.OUTPUTSELECT
col_grant[0] => always11.IN1
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => not_done_tbp_row_pass_flush[0].IN1
col_grant[0] => always35.IN1
col_grant[0] => done_combi.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer_pre_ready.OUTPUTSELECT
col_grant[0] => always112.IN1
col_grant[0] => always114.IN1
col_grant[0] => always23.IN1
col_grant[1] => can_act.OUTPUTSELECT
col_grant[1] => always11.IN1
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => not_done_tbp_row_pass_flush[1].IN1
col_grant[1] => always35.IN1
col_grant[1] => done_combi.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer_pre_ready.OUTPUTSELECT
col_grant[1] => always112.IN1
col_grant[1] => always114.IN1
col_grant[1] => always23.IN1
col_grant[2] => can_act.OUTPUTSELECT
col_grant[2] => always11.IN1
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => not_done_tbp_row_pass_flush[2].IN1
col_grant[2] => always35.IN1
col_grant[2] => done_combi.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer_pre_ready.OUTPUTSELECT
col_grant[2] => always112.IN1
col_grant[2] => always114.IN1
col_grant[2] => always23.IN1
col_grant[3] => can_act.OUTPUTSELECT
col_grant[3] => always11.IN1
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => not_done_tbp_row_pass_flush[3].IN1
col_grant[3] => always35.IN1
col_grant[3] => done_combi.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer_pre_ready.OUTPUTSELECT
col_grant[3] => always112.IN1
col_grant[3] => always114.IN1
col_grant[3] => always23.IN1
rd_grant[0] => row_timer_combi[0][5].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][4].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][3].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][2].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][1].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][0].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][5].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][4].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][3].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][2].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][1].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][0].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][5].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][4].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][3].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][2].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][1].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][0].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][5].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][4].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][3].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][2].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][1].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][0].OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
log2_row_grant[0] => ~NO_FANOUT~
log2_row_grant[1] => ~NO_FANOUT~
log2_col_grant[0] => ~NO_FANOUT~
log2_col_grant[1] => ~NO_FANOUT~
log2_act_grant[0] => ~NO_FANOUT~
log2_act_grant[1] => ~NO_FANOUT~
log2_pch_grant[0] => ~NO_FANOUT~
log2_pch_grant[1] => ~NO_FANOUT~
log2_rd_grant[0] => ~NO_FANOUT~
log2_rd_grant[1] => ~NO_FANOUT~
log2_wr_grant[0] => ~NO_FANOUT~
log2_wr_grant[1] => ~NO_FANOUT~
or_row_grant => ~NO_FANOUT~
or_col_grant => ~NO_FANOUT~
tbp_read[0] <= read[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[1] <= read[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[2] <= read[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[3] <= read[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[0] <= write[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[1] <= write[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[2] <= write[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[3] <= write[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[0] <= chipsel[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[1] <= chipsel[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[2] <= chipsel[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[3] <= chipsel[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[0] <= bank[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[1] <= bank[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[2] <= bank[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[3] <= bank[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[4] <= bank[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[5] <= bank[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[6] <= bank[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[7] <= bank[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[0] <= row[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[1] <= row[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[2] <= row[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[3] <= row[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[4] <= row[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[5] <= row[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[6] <= row[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[7] <= row[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[8] <= row[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[9] <= row[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[10] <= row[0][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[11] <= row[0][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[12] <= row[0][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[13] <= row[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[14] <= row[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[15] <= row[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[16] <= row[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[17] <= row[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[18] <= row[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[19] <= row[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[20] <= row[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[21] <= row[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[22] <= row[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[23] <= row[1][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[24] <= row[1][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[25] <= row[1][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[26] <= row[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[27] <= row[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[28] <= row[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[29] <= row[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[30] <= row[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[31] <= row[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[32] <= row[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[33] <= row[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[34] <= row[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[35] <= row[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[36] <= row[2][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[37] <= row[2][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[38] <= row[2][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[39] <= row[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[40] <= row[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[41] <= row[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[42] <= row[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[43] <= row[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[44] <= row[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[45] <= row[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[46] <= row[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[47] <= row[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[48] <= row[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[49] <= row[3][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[50] <= row[3][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[51] <= row[3][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[0] <= col[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[1] <= col[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[2] <= col[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[3] <= col[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[4] <= col[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[5] <= col[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[6] <= col[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[7] <= col[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[8] <= col[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[9] <= col[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[10] <= col[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[11] <= col[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[12] <= col[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[13] <= col[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[14] <= col[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[15] <= col[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[16] <= col[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[17] <= col[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[18] <= col[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[19] <= col[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[20] <= col[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[21] <= col[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[22] <= col[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[23] <= col[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[24] <= col[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[25] <= col[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[26] <= col[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[27] <= col[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[28] <= col[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[29] <= col[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[30] <= col[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[31] <= col[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[32] <= col[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[33] <= col[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[34] <= col[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[35] <= col[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[36] <= col[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[37] <= col[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[38] <= col[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[39] <= col[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_shadow_chipsel[0] <= <GND>
tbp_shadow_chipsel[1] <= <GND>
tbp_shadow_chipsel[2] <= <GND>
tbp_shadow_chipsel[3] <= <GND>
tbp_shadow_bank[0] <= <GND>
tbp_shadow_bank[1] <= <GND>
tbp_shadow_bank[2] <= <GND>
tbp_shadow_bank[3] <= <GND>
tbp_shadow_bank[4] <= <GND>
tbp_shadow_bank[5] <= <GND>
tbp_shadow_bank[6] <= <GND>
tbp_shadow_bank[7] <= <GND>
tbp_shadow_row[0] <= <GND>
tbp_shadow_row[1] <= <GND>
tbp_shadow_row[2] <= <GND>
tbp_shadow_row[3] <= <GND>
tbp_shadow_row[4] <= <GND>
tbp_shadow_row[5] <= <GND>
tbp_shadow_row[6] <= <GND>
tbp_shadow_row[7] <= <GND>
tbp_shadow_row[8] <= <GND>
tbp_shadow_row[9] <= <GND>
tbp_shadow_row[10] <= <GND>
tbp_shadow_row[11] <= <GND>
tbp_shadow_row[12] <= <GND>
tbp_shadow_row[13] <= <GND>
tbp_shadow_row[14] <= <GND>
tbp_shadow_row[15] <= <GND>
tbp_shadow_row[16] <= <GND>
tbp_shadow_row[17] <= <GND>
tbp_shadow_row[18] <= <GND>
tbp_shadow_row[19] <= <GND>
tbp_shadow_row[20] <= <GND>
tbp_shadow_row[21] <= <GND>
tbp_shadow_row[22] <= <GND>
tbp_shadow_row[23] <= <GND>
tbp_shadow_row[24] <= <GND>
tbp_shadow_row[25] <= <GND>
tbp_shadow_row[26] <= <GND>
tbp_shadow_row[27] <= <GND>
tbp_shadow_row[28] <= <GND>
tbp_shadow_row[29] <= <GND>
tbp_shadow_row[30] <= <GND>
tbp_shadow_row[31] <= <GND>
tbp_shadow_row[32] <= <GND>
tbp_shadow_row[33] <= <GND>
tbp_shadow_row[34] <= <GND>
tbp_shadow_row[35] <= <GND>
tbp_shadow_row[36] <= <GND>
tbp_shadow_row[37] <= <GND>
tbp_shadow_row[38] <= <GND>
tbp_shadow_row[39] <= <GND>
tbp_shadow_row[40] <= <GND>
tbp_shadow_row[41] <= <GND>
tbp_shadow_row[42] <= <GND>
tbp_shadow_row[43] <= <GND>
tbp_shadow_row[44] <= <GND>
tbp_shadow_row[45] <= <GND>
tbp_shadow_row[46] <= <GND>
tbp_shadow_row[47] <= <GND>
tbp_shadow_row[48] <= <GND>
tbp_shadow_row[49] <= <GND>
tbp_shadow_row[50] <= <GND>
tbp_shadow_row[51] <= <GND>
tbp_size[0] <= size[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[1] <= size[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[2] <= size[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[3] <= size[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[4] <= size[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[5] <= size[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[6] <= size[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[7] <= size[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[8] <= size[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[9] <= size[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[10] <= size[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[11] <= size[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[12] <= size[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[13] <= size[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[14] <= size[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[15] <= size[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[0] <= localid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[1] <= localid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[2] <= localid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[3] <= localid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[4] <= localid[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[5] <= localid[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[6] <= localid[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[7] <= localid[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[8] <= localid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[9] <= localid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[10] <= localid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[11] <= localid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[12] <= localid[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[13] <= localid[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[14] <= localid[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[15] <= localid[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[16] <= localid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[17] <= localid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[18] <= localid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[19] <= localid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[20] <= localid[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[21] <= localid[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[22] <= localid[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[23] <= localid[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[24] <= localid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[25] <= localid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[26] <= localid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[27] <= localid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[28] <= localid[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[29] <= localid[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[30] <= localid[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[31] <= localid[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[0] <= dataid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[1] <= dataid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[2] <= dataid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[3] <= dataid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[4] <= dataid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[5] <= dataid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[6] <= dataid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[7] <= dataid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[8] <= dataid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[9] <= dataid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[10] <= dataid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[11] <= dataid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[12] <= dataid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[13] <= dataid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[14] <= dataid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[15] <= dataid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[0] <= ap[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[1] <= ap[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[2] <= ap[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[3] <= ap[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[0] <= burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[1] <= burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[2] <= burst_chop[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[3] <= burst_chop[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[0] <= age[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[1] <= age[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[2] <= age[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[3] <= age[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[4] <= age[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[5] <= age[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[6] <= age[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[7] <= age[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[8] <= age[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[9] <= age[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[10] <= age[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[11] <= age[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[12] <= age[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[13] <= age[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[14] <= age[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[15] <= age[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[0] <= priority_a[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[1] <= priority_a[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[2] <= priority_a[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[3] <= priority_a[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[0] <= rmw_correct[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[1] <= rmw_correct[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[2] <= rmw_correct[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[3] <= rmw_correct[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[0] <= rmw_partial[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[1] <= rmw_partial[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[2] <= rmw_partial[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[3] <= rmw_partial[3].DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] => flush_tbp.IN1
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => activated.OUTPUTSELECT
sb_tbp_precharge_all[0] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[0] => done_tbp_row_pass_flush[0].IN1
sb_tbp_precharge_all[1] => flush_tbp.IN1
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => activated.OUTPUTSELECT
sb_tbp_precharge_all[1] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[1] => done_tbp_row_pass_flush[1].IN1
sb_tbp_precharge_all[2] => flush_tbp.IN1
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => activated.OUTPUTSELECT
sb_tbp_precharge_all[2] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[2] => done_tbp_row_pass_flush[2].IN1
sb_tbp_precharge_all[3] => flush_tbp.IN1
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => activated.OUTPUTSELECT
sb_tbp_precharge_all[3] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[3] => done_tbp_row_pass_flush[3].IN1
sb_do_precharge_all[0] => ~NO_FANOUT~
t_param_act_to_rdwr[0] => LessThan0.IN8
t_param_act_to_rdwr[0] => offset_t_param_act_to_rdwr.DATAB
t_param_act_to_rdwr[1] => LessThan0.IN7
t_param_act_to_rdwr[1] => Add1.IN6
t_param_act_to_rdwr[2] => LessThan0.IN6
t_param_act_to_rdwr[2] => Add1.IN5
t_param_act_to_rdwr[3] => LessThan0.IN5
t_param_act_to_rdwr[3] => Add1.IN4
t_param_act_to_act[0] => LessThan1.IN12
t_param_act_to_act[0] => offset_t_param_act_to_act.DATAB
t_param_act_to_act[1] => LessThan1.IN11
t_param_act_to_act[1] => Add2.IN10
t_param_act_to_act[2] => LessThan1.IN10
t_param_act_to_act[2] => Add2.IN9
t_param_act_to_act[3] => LessThan1.IN9
t_param_act_to_act[3] => Add2.IN8
t_param_act_to_act[4] => LessThan1.IN8
t_param_act_to_act[4] => Add2.IN7
t_param_act_to_act[5] => LessThan1.IN7
t_param_act_to_act[5] => Add2.IN6
t_param_act_to_pch[0] => LessThan2.IN12
t_param_act_to_pch[0] => offset_t_param_act_to_pch.DATAB
t_param_act_to_pch[1] => LessThan2.IN11
t_param_act_to_pch[1] => Add3.IN10
t_param_act_to_pch[2] => LessThan2.IN10
t_param_act_to_pch[2] => Add3.IN9
t_param_act_to_pch[3] => LessThan2.IN9
t_param_act_to_pch[3] => Add3.IN8
t_param_act_to_pch[4] => LessThan2.IN8
t_param_act_to_pch[4] => Add3.IN7
t_param_act_to_pch[5] => LessThan2.IN7
t_param_act_to_pch[5] => Add3.IN6
t_param_rd_to_pch[0] => LessThan3.IN12
t_param_rd_to_pch[0] => offset_t_param_rd_to_pch.DATAB
t_param_rd_to_pch[0] => LessThan10.IN64
t_param_rd_to_pch[0] => LessThan13.IN64
t_param_rd_to_pch[0] => LessThan16.IN64
t_param_rd_to_pch[0] => LessThan19.IN64
t_param_rd_to_pch[1] => LessThan3.IN11
t_param_rd_to_pch[1] => Add4.IN10
t_param_rd_to_pch[1] => LessThan10.IN63
t_param_rd_to_pch[1] => LessThan13.IN63
t_param_rd_to_pch[1] => LessThan16.IN63
t_param_rd_to_pch[1] => LessThan19.IN63
t_param_rd_to_pch[2] => LessThan3.IN10
t_param_rd_to_pch[2] => Add4.IN9
t_param_rd_to_pch[2] => LessThan10.IN62
t_param_rd_to_pch[2] => LessThan13.IN62
t_param_rd_to_pch[2] => LessThan16.IN62
t_param_rd_to_pch[2] => LessThan19.IN62
t_param_rd_to_pch[3] => LessThan3.IN9
t_param_rd_to_pch[3] => Add4.IN8
t_param_rd_to_pch[3] => LessThan10.IN61
t_param_rd_to_pch[3] => LessThan13.IN61
t_param_rd_to_pch[3] => LessThan16.IN61
t_param_rd_to_pch[3] => LessThan19.IN61
t_param_rd_to_pch[4] => LessThan3.IN8
t_param_rd_to_pch[4] => Add4.IN7
t_param_rd_to_pch[4] => LessThan10.IN60
t_param_rd_to_pch[4] => LessThan13.IN60
t_param_rd_to_pch[4] => LessThan16.IN60
t_param_rd_to_pch[4] => LessThan19.IN60
t_param_rd_to_pch[5] => LessThan3.IN7
t_param_rd_to_pch[5] => Add4.IN6
t_param_rd_to_pch[5] => LessThan10.IN59
t_param_rd_to_pch[5] => LessThan13.IN59
t_param_rd_to_pch[5] => LessThan16.IN59
t_param_rd_to_pch[5] => LessThan19.IN59
t_param_wr_to_pch[0] => LessThan4.IN12
t_param_wr_to_pch[0] => offset_t_param_wr_to_pch.DATAB
t_param_wr_to_pch[0] => LessThan11.IN64
t_param_wr_to_pch[0] => LessThan14.IN64
t_param_wr_to_pch[0] => LessThan17.IN64
t_param_wr_to_pch[0] => LessThan20.IN64
t_param_wr_to_pch[1] => LessThan4.IN11
t_param_wr_to_pch[1] => Add5.IN10
t_param_wr_to_pch[1] => LessThan11.IN63
t_param_wr_to_pch[1] => LessThan14.IN63
t_param_wr_to_pch[1] => LessThan17.IN63
t_param_wr_to_pch[1] => LessThan20.IN63
t_param_wr_to_pch[2] => LessThan4.IN10
t_param_wr_to_pch[2] => Add5.IN9
t_param_wr_to_pch[2] => LessThan11.IN62
t_param_wr_to_pch[2] => LessThan14.IN62
t_param_wr_to_pch[2] => LessThan17.IN62
t_param_wr_to_pch[2] => LessThan20.IN62
t_param_wr_to_pch[3] => LessThan4.IN9
t_param_wr_to_pch[3] => Add5.IN8
t_param_wr_to_pch[3] => LessThan11.IN61
t_param_wr_to_pch[3] => LessThan14.IN61
t_param_wr_to_pch[3] => LessThan17.IN61
t_param_wr_to_pch[3] => LessThan20.IN61
t_param_wr_to_pch[4] => LessThan4.IN8
t_param_wr_to_pch[4] => Add5.IN7
t_param_wr_to_pch[4] => LessThan11.IN60
t_param_wr_to_pch[4] => LessThan14.IN60
t_param_wr_to_pch[4] => LessThan17.IN60
t_param_wr_to_pch[4] => LessThan20.IN60
t_param_wr_to_pch[5] => LessThan4.IN7
t_param_wr_to_pch[5] => Add5.IN6
t_param_wr_to_pch[5] => LessThan11.IN59
t_param_wr_to_pch[5] => LessThan14.IN59
t_param_wr_to_pch[5] => LessThan17.IN59
t_param_wr_to_pch[5] => LessThan20.IN59
t_param_pch_to_valid[0] => LessThan5.IN8
t_param_pch_to_valid[0] => offset_t_param_pch_to_valid.DATAB
t_param_pch_to_valid[1] => LessThan5.IN7
t_param_pch_to_valid[1] => Add6.IN6
t_param_pch_to_valid[2] => LessThan5.IN6
t_param_pch_to_valid[2] => Add6.IN5
t_param_pch_to_valid[3] => LessThan5.IN5
t_param_pch_to_valid[3] => Add6.IN4
t_param_rd_ap_to_valid[0] => LessThan6.IN12
t_param_rd_ap_to_valid[0] => offset_t_param_rd_ap_to_valid.DATAB
t_param_rd_ap_to_valid[1] => LessThan6.IN11
t_param_rd_ap_to_valid[1] => Add7.IN10
t_param_rd_ap_to_valid[2] => LessThan6.IN10
t_param_rd_ap_to_valid[2] => Add7.IN9
t_param_rd_ap_to_valid[3] => LessThan6.IN9
t_param_rd_ap_to_valid[3] => Add7.IN8
t_param_rd_ap_to_valid[4] => LessThan6.IN8
t_param_rd_ap_to_valid[4] => Add7.IN7
t_param_rd_ap_to_valid[5] => LessThan6.IN7
t_param_rd_ap_to_valid[5] => Add7.IN6
t_param_wr_ap_to_valid[0] => LessThan7.IN12
t_param_wr_ap_to_valid[0] => offset_t_param_wr_ap_to_valid.DATAB
t_param_wr_ap_to_valid[1] => LessThan7.IN11
t_param_wr_ap_to_valid[1] => Add8.IN10
t_param_wr_ap_to_valid[2] => LessThan7.IN10
t_param_wr_ap_to_valid[2] => Add8.IN9
t_param_wr_ap_to_valid[3] => LessThan7.IN9
t_param_wr_ap_to_valid[3] => Add8.IN8
t_param_wr_ap_to_valid[4] => LessThan7.IN8
t_param_wr_ap_to_valid[4] => Add8.IN7
t_param_wr_ap_to_valid[5] => LessThan7.IN7
t_param_wr_ap_to_valid[5] => Add8.IN6
tbp_bank_closed[0] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
tbp_timer_ready[0] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[0] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[1] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[2] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[3] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => complete_combi_wr.DATAA
data_complete[1] => complete_combi_wr.DATAA
data_complete[2] => complete_combi_wr.DATAA
data_complete[3] => complete_combi_wr.DATAA
data_rmw_complete => comb.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_fetch <= comb.DB_MAX_OUTPUT_PORT_TYPE
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_starve_limit[0] => ~NO_FANOUT~
cfg_starve_limit[1] => ~NO_FANOUT~
cfg_starve_limit[2] => ~NO_FANOUT~
cfg_starve_limit[3] => ~NO_FANOUT~
cfg_starve_limit[4] => ~NO_FANOUT~
cfg_starve_limit[5] => ~NO_FANOUT~
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal12.IN0
cfg_type[2] => Equal12.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_no_dm => cfg_enable_rmw.IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst
ctl_clk => or_col_grant~reg0.CLK
ctl_clk => or_row_grant~reg0.CLK
ctl_clk => wr_grant[0]~reg0.CLK
ctl_clk => wr_grant[1]~reg0.CLK
ctl_clk => wr_grant[2]~reg0.CLK
ctl_clk => wr_grant[3]~reg0.CLK
ctl_clk => rd_grant[0]~reg0.CLK
ctl_clk => rd_grant[1]~reg0.CLK
ctl_clk => rd_grant[2]~reg0.CLK
ctl_clk => rd_grant[3]~reg0.CLK
ctl_clk => pch_grant[0]~reg0.CLK
ctl_clk => pch_grant[1]~reg0.CLK
ctl_clk => pch_grant[2]~reg0.CLK
ctl_clk => pch_grant[3]~reg0.CLK
ctl_clk => act_grant[0]~reg0.CLK
ctl_clk => act_grant[1]~reg0.CLK
ctl_clk => act_grant[2]~reg0.CLK
ctl_clk => act_grant[3]~reg0.CLK
ctl_clk => col_grant[0]~reg0.CLK
ctl_clk => col_grant[1]~reg0.CLK
ctl_clk => col_grant[2]~reg0.CLK
ctl_clk => col_grant[3]~reg0.CLK
ctl_clk => row_grant[0]~reg0.CLK
ctl_clk => row_grant[1]~reg0.CLK
ctl_clk => row_grant[2]~reg0.CLK
ctl_clk => row_grant[3]~reg0.CLK
ctl_reset_n => or_col_grant~reg0.ACLR
ctl_reset_n => or_row_grant~reg0.ACLR
ctl_reset_n => wr_grant[0]~reg0.ACLR
ctl_reset_n => wr_grant[1]~reg0.ACLR
ctl_reset_n => wr_grant[2]~reg0.ACLR
ctl_reset_n => wr_grant[3]~reg0.ACLR
ctl_reset_n => rd_grant[0]~reg0.ACLR
ctl_reset_n => rd_grant[1]~reg0.ACLR
ctl_reset_n => rd_grant[2]~reg0.ACLR
ctl_reset_n => rd_grant[3]~reg0.ACLR
ctl_reset_n => pch_grant[0]~reg0.ACLR
ctl_reset_n => pch_grant[1]~reg0.ACLR
ctl_reset_n => pch_grant[2]~reg0.ACLR
ctl_reset_n => pch_grant[3]~reg0.ACLR
ctl_reset_n => act_grant[0]~reg0.ACLR
ctl_reset_n => act_grant[1]~reg0.ACLR
ctl_reset_n => act_grant[2]~reg0.ACLR
ctl_reset_n => act_grant[3]~reg0.ACLR
ctl_reset_n => col_grant[0]~reg0.ACLR
ctl_reset_n => col_grant[1]~reg0.ACLR
ctl_reset_n => col_grant[2]~reg0.ACLR
ctl_reset_n => col_grant[3]~reg0.ACLR
ctl_reset_n => row_grant[0]~reg0.ACLR
ctl_reset_n => row_grant[1]~reg0.ACLR
ctl_reset_n => row_grant[2]~reg0.ACLR
ctl_reset_n => row_grant[3]~reg0.ACLR
stall_row_arbiter => always88.IN1
stall_col_arbiter => always88.IN1
sb_do_precharge_all[0] => arb_do_precharge_all[0].DATAIN
sb_do_precharge_all[0] => arb_do_precharge_all[1].DATAIN
sb_do_refresh[0] => arb_do_refresh[0].DATAIN
sb_do_refresh[0] => arb_do_refresh[1].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[0].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[1].DATAIN
sb_do_power_down[0] => arb_do_power_down[0].DATAIN
sb_do_power_down[0] => arb_do_power_down[1].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[0].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[1].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[0].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[1].DATAIN
row_req[0] => ~NO_FANOUT~
row_req[1] => ~NO_FANOUT~
row_req[2] => ~NO_FANOUT~
row_req[3] => ~NO_FANOUT~
col_req[0] => ~NO_FANOUT~
col_req[1] => ~NO_FANOUT~
col_req[2] => ~NO_FANOUT~
col_req[3] => ~NO_FANOUT~
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => act_req_with_priority[0].IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => act_req_with_priority[1].IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => act_req_with_priority[2].IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => act_req_with_priority[3].IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => pch_req_with_priority[0].IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => pch_req_with_priority[1].IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => pch_req_with_priority[2].IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => pch_req_with_priority[3].IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => rd_req_with_priority[0].IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => rd_req_with_priority[1].IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => rd_req_with_priority[2].IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => rd_req_with_priority[3].IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => wr_req_with_priority[0].IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => wr_req_with_priority[1].IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => wr_req_with_priority[2].IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => wr_req_with_priority[3].IN0
row_grant[0] <= row_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[1] <= row_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[2] <= row_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[3] <= row_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] <= col_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[1] <= col_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[2] <= col_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[3] <= col_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[0] <= act_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[1] <= act_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[2] <= act_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[3] <= act_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[0] <= pch_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[1] <= pch_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[2] <= pch_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[3] <= pch_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[0] <= rd_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[1] <= rd_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[2] <= rd_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[3] <= rd_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[0] <= wr_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[1] <= wr_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[2] <= wr_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[3] <= wr_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
or_row_grant <= or_row_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
or_col_grant <= or_col_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] => arb_do_activate.IN1
tbp_activate[1] => arb_do_activate.IN1
tbp_activate[2] => arb_do_activate.IN1
tbp_activate[3] => arb_do_activate.IN1
tbp_precharge[0] => arb_do_precharge.IN1
tbp_precharge[1] => arb_do_precharge.IN1
tbp_precharge[2] => arb_do_precharge.IN1
tbp_precharge[3] => arb_do_precharge.IN1
tbp_read[0] => arb_do_read.IN1
tbp_read[1] => arb_do_read.IN1
tbp_read[2] => arb_do_read.IN1
tbp_read[3] => arb_do_read.IN1
tbp_write[0] => arb_do_write.IN1
tbp_write[1] => arb_do_write.IN1
tbp_write[2] => arb_do_write.IN1
tbp_write[3] => arb_do_write.IN1
tbp_chipsel[0] => granted_chipsel_r[0].IN1
tbp_chipsel[0] => granted_chipsel_c[0].IN1
tbp_chipsel[1] => granted_chipsel_r.IN1
tbp_chipsel[1] => granted_chipsel_c.IN1
tbp_chipsel[2] => granted_chipsel_r.IN1
tbp_chipsel[2] => granted_chipsel_c.IN1
tbp_chipsel[3] => granted_chipsel_r.IN1
tbp_chipsel[3] => granted_chipsel_c.IN1
tbp_bank[0] => granted_bank_r[0][0].IN1
tbp_bank[0] => granted_bank_c[0][0].IN1
tbp_bank[1] => granted_bank_r[0][1].IN1
tbp_bank[1] => granted_bank_c[0][1].IN1
tbp_bank[2] => granted_bank_r.IN1
tbp_bank[2] => granted_bank_c.IN1
tbp_bank[3] => granted_bank_r.IN1
tbp_bank[3] => granted_bank_c.IN1
tbp_bank[4] => granted_bank_r.IN1
tbp_bank[4] => granted_bank_c.IN1
tbp_bank[5] => granted_bank_r.IN1
tbp_bank[5] => granted_bank_c.IN1
tbp_bank[6] => granted_bank_r.IN1
tbp_bank[6] => granted_bank_c.IN1
tbp_bank[7] => granted_bank_r.IN1
tbp_bank[7] => granted_bank_c.IN1
tbp_row[0] => granted_row_r[0][0].IN1
tbp_row[0] => granted_row_c[0][0].IN1
tbp_row[1] => granted_row_r[0][1].IN1
tbp_row[1] => granted_row_c[0][1].IN1
tbp_row[2] => granted_row_r[0][2].IN1
tbp_row[2] => granted_row_c[0][2].IN1
tbp_row[3] => granted_row_r[0][3].IN1
tbp_row[3] => granted_row_c[0][3].IN1
tbp_row[4] => granted_row_r[0][4].IN1
tbp_row[4] => granted_row_c[0][4].IN1
tbp_row[5] => granted_row_r[0][5].IN1
tbp_row[5] => granted_row_c[0][5].IN1
tbp_row[6] => granted_row_r[0][6].IN1
tbp_row[6] => granted_row_c[0][6].IN1
tbp_row[7] => granted_row_r[0][7].IN1
tbp_row[7] => granted_row_c[0][7].IN1
tbp_row[8] => granted_row_r[0][8].IN1
tbp_row[8] => granted_row_c[0][8].IN1
tbp_row[9] => granted_row_r[0][9].IN1
tbp_row[9] => granted_row_c[0][9].IN1
tbp_row[10] => granted_row_r[0][10].IN1
tbp_row[10] => granted_row_c[0][10].IN1
tbp_row[11] => granted_row_r[0][11].IN1
tbp_row[11] => granted_row_c[0][11].IN1
tbp_row[12] => granted_row_r[0][12].IN1
tbp_row[12] => granted_row_c[0][12].IN1
tbp_row[13] => granted_row_r.IN1
tbp_row[13] => granted_row_c.IN1
tbp_row[14] => granted_row_r.IN1
tbp_row[14] => granted_row_c.IN1
tbp_row[15] => granted_row_r.IN1
tbp_row[15] => granted_row_c.IN1
tbp_row[16] => granted_row_r.IN1
tbp_row[16] => granted_row_c.IN1
tbp_row[17] => granted_row_r.IN1
tbp_row[17] => granted_row_c.IN1
tbp_row[18] => granted_row_r.IN1
tbp_row[18] => granted_row_c.IN1
tbp_row[19] => granted_row_r.IN1
tbp_row[19] => granted_row_c.IN1
tbp_row[20] => granted_row_r.IN1
tbp_row[20] => granted_row_c.IN1
tbp_row[21] => granted_row_r.IN1
tbp_row[21] => granted_row_c.IN1
tbp_row[22] => granted_row_r.IN1
tbp_row[22] => granted_row_c.IN1
tbp_row[23] => granted_row_r.IN1
tbp_row[23] => granted_row_c.IN1
tbp_row[24] => granted_row_r.IN1
tbp_row[24] => granted_row_c.IN1
tbp_row[25] => granted_row_r.IN1
tbp_row[25] => granted_row_c.IN1
tbp_row[26] => granted_row_r.IN1
tbp_row[26] => granted_row_c.IN1
tbp_row[27] => granted_row_r.IN1
tbp_row[27] => granted_row_c.IN1
tbp_row[28] => granted_row_r.IN1
tbp_row[28] => granted_row_c.IN1
tbp_row[29] => granted_row_r.IN1
tbp_row[29] => granted_row_c.IN1
tbp_row[30] => granted_row_r.IN1
tbp_row[30] => granted_row_c.IN1
tbp_row[31] => granted_row_r.IN1
tbp_row[31] => granted_row_c.IN1
tbp_row[32] => granted_row_r.IN1
tbp_row[32] => granted_row_c.IN1
tbp_row[33] => granted_row_r.IN1
tbp_row[33] => granted_row_c.IN1
tbp_row[34] => granted_row_r.IN1
tbp_row[34] => granted_row_c.IN1
tbp_row[35] => granted_row_r.IN1
tbp_row[35] => granted_row_c.IN1
tbp_row[36] => granted_row_r.IN1
tbp_row[36] => granted_row_c.IN1
tbp_row[37] => granted_row_r.IN1
tbp_row[37] => granted_row_c.IN1
tbp_row[38] => granted_row_r.IN1
tbp_row[38] => granted_row_c.IN1
tbp_row[39] => granted_row_r.IN1
tbp_row[39] => granted_row_c.IN1
tbp_row[40] => granted_row_r.IN1
tbp_row[40] => granted_row_c.IN1
tbp_row[41] => granted_row_r.IN1
tbp_row[41] => granted_row_c.IN1
tbp_row[42] => granted_row_r.IN1
tbp_row[42] => granted_row_c.IN1
tbp_row[43] => granted_row_r.IN1
tbp_row[43] => granted_row_c.IN1
tbp_row[44] => granted_row_r.IN1
tbp_row[44] => granted_row_c.IN1
tbp_row[45] => granted_row_r.IN1
tbp_row[45] => granted_row_c.IN1
tbp_row[46] => granted_row_r.IN1
tbp_row[46] => granted_row_c.IN1
tbp_row[47] => granted_row_r.IN1
tbp_row[47] => granted_row_c.IN1
tbp_row[48] => granted_row_r.IN1
tbp_row[48] => granted_row_c.IN1
tbp_row[49] => granted_row_r.IN1
tbp_row[49] => granted_row_c.IN1
tbp_row[50] => granted_row_r.IN1
tbp_row[50] => granted_row_c.IN1
tbp_row[51] => granted_row_r.IN1
tbp_row[51] => granted_row_c.IN1
tbp_col[0] => granted_col[0][0].IN1
tbp_col[1] => granted_col[0][1].IN1
tbp_col[2] => granted_col[0][2].IN1
tbp_col[3] => granted_col[0][3].IN1
tbp_col[4] => granted_col[0][4].IN1
tbp_col[5] => granted_col[0][5].IN1
tbp_col[6] => granted_col[0][6].IN1
tbp_col[7] => granted_col[0][7].IN1
tbp_col[8] => granted_col[0][8].IN1
tbp_col[9] => granted_col[0][9].IN1
tbp_col[10] => granted_col.IN1
tbp_col[11] => granted_col.IN1
tbp_col[12] => granted_col.IN1
tbp_col[13] => granted_col.IN1
tbp_col[14] => granted_col.IN1
tbp_col[15] => granted_col.IN1
tbp_col[16] => granted_col.IN1
tbp_col[17] => granted_col.IN1
tbp_col[18] => granted_col.IN1
tbp_col[19] => granted_col.IN1
tbp_col[20] => granted_col.IN1
tbp_col[21] => granted_col.IN1
tbp_col[22] => granted_col.IN1
tbp_col[23] => granted_col.IN1
tbp_col[24] => granted_col.IN1
tbp_col[25] => granted_col.IN1
tbp_col[26] => granted_col.IN1
tbp_col[27] => granted_col.IN1
tbp_col[28] => granted_col.IN1
tbp_col[29] => granted_col.IN1
tbp_col[30] => granted_col.IN1
tbp_col[31] => granted_col.IN1
tbp_col[32] => granted_col.IN1
tbp_col[33] => granted_col.IN1
tbp_col[34] => granted_col.IN1
tbp_col[35] => granted_col.IN1
tbp_col[36] => granted_col.IN1
tbp_col[37] => granted_col.IN1
tbp_col[38] => granted_col.IN1
tbp_col[39] => granted_col.IN1
tbp_size[0] => granted_size[0][0].IN1
tbp_size[1] => granted_size[0][1].IN1
tbp_size[2] => granted_size[0][2].IN1
tbp_size[3] => granted_size[0][3].IN1
tbp_size[4] => granted_size.IN1
tbp_size[5] => granted_size.IN1
tbp_size[6] => granted_size.IN1
tbp_size[7] => granted_size.IN1
tbp_size[8] => granted_size.IN1
tbp_size[9] => granted_size.IN1
tbp_size[10] => granted_size.IN1
tbp_size[11] => granted_size.IN1
tbp_size[12] => granted_size.IN1
tbp_size[13] => granted_size.IN1
tbp_size[14] => granted_size.IN1
tbp_size[15] => granted_size.IN1
tbp_localid[0] => granted_localid[0][0].IN1
tbp_localid[1] => granted_localid[0][1].IN1
tbp_localid[2] => granted_localid[0][2].IN1
tbp_localid[3] => granted_localid[0][3].IN1
tbp_localid[4] => granted_localid[0][4].IN1
tbp_localid[5] => granted_localid[0][5].IN1
tbp_localid[6] => granted_localid[0][6].IN1
tbp_localid[7] => granted_localid[0][7].IN1
tbp_localid[8] => granted_localid.IN1
tbp_localid[9] => granted_localid.IN1
tbp_localid[10] => granted_localid.IN1
tbp_localid[11] => granted_localid.IN1
tbp_localid[12] => granted_localid.IN1
tbp_localid[13] => granted_localid.IN1
tbp_localid[14] => granted_localid.IN1
tbp_localid[15] => granted_localid.IN1
tbp_localid[16] => granted_localid.IN1
tbp_localid[17] => granted_localid.IN1
tbp_localid[18] => granted_localid.IN1
tbp_localid[19] => granted_localid.IN1
tbp_localid[20] => granted_localid.IN1
tbp_localid[21] => granted_localid.IN1
tbp_localid[22] => granted_localid.IN1
tbp_localid[23] => granted_localid.IN1
tbp_localid[24] => granted_localid.IN1
tbp_localid[25] => granted_localid.IN1
tbp_localid[26] => granted_localid.IN1
tbp_localid[27] => granted_localid.IN1
tbp_localid[28] => granted_localid.IN1
tbp_localid[29] => granted_localid.IN1
tbp_localid[30] => granted_localid.IN1
tbp_localid[31] => granted_localid.IN1
tbp_dataid[0] => granted_dataid[0][0].IN1
tbp_dataid[1] => granted_dataid[0][1].IN1
tbp_dataid[2] => granted_dataid[0][2].IN1
tbp_dataid[3] => granted_dataid[0][3].IN1
tbp_dataid[4] => granted_dataid.IN1
tbp_dataid[5] => granted_dataid.IN1
tbp_dataid[6] => granted_dataid.IN1
tbp_dataid[7] => granted_dataid.IN1
tbp_dataid[8] => granted_dataid.IN1
tbp_dataid[9] => granted_dataid.IN1
tbp_dataid[10] => granted_dataid.IN1
tbp_dataid[11] => granted_dataid.IN1
tbp_dataid[12] => granted_dataid.IN1
tbp_dataid[13] => granted_dataid.IN1
tbp_dataid[14] => granted_dataid.IN1
tbp_dataid[15] => granted_dataid.IN1
tbp_ap[0] => granted_ap[0].IN1
tbp_ap[1] => granted_ap.IN1
tbp_ap[2] => granted_ap.IN1
tbp_ap[3] => granted_ap.IN1
tbp_burst_chop[0] => granted_burst_chop[0].IN1
tbp_burst_chop[1] => granted_burst_chop.IN1
tbp_burst_chop[2] => granted_burst_chop.IN1
tbp_burst_chop[3] => granted_burst_chop.IN1
tbp_rmw_correct[0] => granted_rmw_correct[0].IN1
tbp_rmw_correct[1] => granted_rmw_correct.IN1
tbp_rmw_correct[2] => granted_rmw_correct.IN1
tbp_rmw_correct[3] => granted_rmw_correct.IN1
tbp_rmw_partial[0] => granted_rmw_partial[0].IN1
tbp_rmw_partial[1] => granted_rmw_partial.IN1
tbp_rmw_partial[2] => granted_rmw_partial.IN1
tbp_rmw_partial[3] => granted_rmw_partial.IN1
tbp_age[0] => oldest_act_req_with_priority.IN1
tbp_age[0] => oldest_pch_req_with_priority.IN1
tbp_age[0] => oldest_rd_req_with_priority.IN1
tbp_age[0] => oldest_wr_req_with_priority.IN1
tbp_age[1] => oldest_act_req_with_priority.IN1
tbp_age[1] => oldest_pch_req_with_priority.IN1
tbp_age[1] => oldest_rd_req_with_priority.IN1
tbp_age[1] => oldest_wr_req_with_priority.IN1
tbp_age[2] => oldest_act_req_with_priority.IN1
tbp_age[2] => oldest_pch_req_with_priority.IN1
tbp_age[2] => oldest_rd_req_with_priority.IN1
tbp_age[2] => oldest_wr_req_with_priority.IN1
tbp_age[3] => oldest_act_req_with_priority.IN1
tbp_age[3] => oldest_pch_req_with_priority.IN1
tbp_age[3] => oldest_rd_req_with_priority.IN1
tbp_age[3] => oldest_wr_req_with_priority.IN1
tbp_age[4] => oldest_act_req_with_priority.IN1
tbp_age[4] => oldest_pch_req_with_priority.IN1
tbp_age[4] => oldest_rd_req_with_priority.IN1
tbp_age[4] => oldest_wr_req_with_priority.IN1
tbp_age[5] => oldest_act_req_with_priority.IN1
tbp_age[5] => oldest_pch_req_with_priority.IN1
tbp_age[5] => oldest_rd_req_with_priority.IN1
tbp_age[5] => oldest_wr_req_with_priority.IN1
tbp_age[6] => oldest_act_req_with_priority.IN1
tbp_age[6] => oldest_pch_req_with_priority.IN1
tbp_age[6] => oldest_rd_req_with_priority.IN1
tbp_age[6] => oldest_wr_req_with_priority.IN1
tbp_age[7] => oldest_act_req_with_priority.IN1
tbp_age[7] => oldest_pch_req_with_priority.IN1
tbp_age[7] => oldest_rd_req_with_priority.IN1
tbp_age[7] => oldest_wr_req_with_priority.IN1
tbp_age[8] => oldest_act_req_with_priority.IN1
tbp_age[8] => oldest_pch_req_with_priority.IN1
tbp_age[8] => oldest_rd_req_with_priority.IN1
tbp_age[8] => oldest_wr_req_with_priority.IN1
tbp_age[9] => oldest_act_req_with_priority.IN1
tbp_age[9] => oldest_pch_req_with_priority.IN1
tbp_age[9] => oldest_rd_req_with_priority.IN1
tbp_age[9] => oldest_wr_req_with_priority.IN1
tbp_age[10] => oldest_act_req_with_priority.IN1
tbp_age[10] => oldest_pch_req_with_priority.IN1
tbp_age[10] => oldest_rd_req_with_priority.IN1
tbp_age[10] => oldest_wr_req_with_priority.IN1
tbp_age[11] => oldest_act_req_with_priority.IN1
tbp_age[11] => oldest_pch_req_with_priority.IN1
tbp_age[11] => oldest_rd_req_with_priority.IN1
tbp_age[11] => oldest_wr_req_with_priority.IN1
tbp_age[12] => oldest_act_req_with_priority.IN1
tbp_age[12] => oldest_pch_req_with_priority.IN1
tbp_age[12] => oldest_rd_req_with_priority.IN1
tbp_age[12] => oldest_wr_req_with_priority.IN1
tbp_age[13] => oldest_act_req_with_priority.IN1
tbp_age[13] => oldest_pch_req_with_priority.IN1
tbp_age[13] => oldest_rd_req_with_priority.IN1
tbp_age[13] => oldest_wr_req_with_priority.IN1
tbp_age[14] => oldest_act_req_with_priority.IN1
tbp_age[14] => oldest_pch_req_with_priority.IN1
tbp_age[14] => oldest_rd_req_with_priority.IN1
tbp_age[14] => oldest_wr_req_with_priority.IN1
tbp_age[15] => oldest_act_req_with_priority.IN1
tbp_age[15] => oldest_pch_req_with_priority.IN1
tbp_age[15] => oldest_rd_req_with_priority.IN1
tbp_age[15] => oldest_wr_req_with_priority.IN1
tbp_priority[0] => ~NO_FANOUT~
tbp_priority[1] => ~NO_FANOUT~
tbp_priority[2] => ~NO_FANOUT~
tbp_priority[3] => ~NO_FANOUT~
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => act_req_with_priority[0].IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => act_req_with_priority[1].IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => act_req_with_priority[2].IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => act_req_with_priority[3].IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => pch_req_with_priority[0].IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => pch_req_with_priority[1].IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => pch_req_with_priority[2].IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => pch_req_with_priority[3].IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => wr_req_with_priority[0].IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => wr_req_with_priority[1].IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => wr_req_with_priority[2].IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => wr_req_with_priority[3].IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => rd_req_with_priority[0].IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => rd_req_with_priority[1].IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => rd_req_with_priority[2].IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => rd_req_with_priority[3].IN1
arb_do_write[0] <= <GND>
arb_do_write[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
arb_do_read[0] <= <GND>
arb_do_read[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[0] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[1] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_terminate[0] <= <GND>
arb_do_burst_terminate[1] <= <GND>
arb_do_auto_precharge[0] <= <GND>
arb_do_auto_precharge[1] <= granted_ap.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[0] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[1] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[0] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[1] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[1] <= <GND>
arb_do_precharge[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge[1] <= <GND>
arb_do_precharge_all[0] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge_all[1] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[0] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[1] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[0] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[1] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[0] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[1] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[0] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[1] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[0] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[1] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_lmr[0] <= <GND>
arb_do_lmr[1] <= <GND>
arb_to_chipsel[0] <= granted_chipsel_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chipsel[1] <= granted_chipsel_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[0] <= granted_to_chip_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[1] <= granted_to_chip_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[0] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[1] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[2] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[3] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[0] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[1] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[2] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[3] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[4] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[5] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[6] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[7] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[8] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[9] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[10] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[11] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[12] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[13] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[14] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[15] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[16] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[17] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[18] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[19] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[20] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[21] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[22] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[23] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[24] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[25] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[0] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[1] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[2] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[3] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[4] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[5] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[6] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[7] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[8] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[9] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[10] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[11] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[12] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[13] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[14] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[15] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[16] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[17] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[18] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[19] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[0] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[1] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[2] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[3] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[4] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[5] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[6] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[7] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[0] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[1] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[2] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[3] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_size[0] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[1] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[2] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[3] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst
ctl_clk => doing_burst_terminate.CLK
ctl_clk => int_effective_size[0].CLK
ctl_clk => int_effective_size[1].CLK
ctl_clk => int_effective_size[2].CLK
ctl_clk => int_effective_size[3].CLK
ctl_clk => int_do_burst_terminate_r.CLK
ctl_clk => int_do_burst_terminate.CLK
ctl_clk => int_allow_terminate.CLK
ctl_clk => int_interrupt_disable_ready.CLK
ctl_clk => int_allow_interrupt.CLK
ctl_clk => n_prefetch[0].CLK
ctl_clk => n_prefetch[1].CLK
ctl_clk => n_prefetch[2].CLK
ctl_clk => delayed_dataid[0].CLK
ctl_clk => delayed_dataid[1].CLK
ctl_clk => delayed_dataid[2].CLK
ctl_clk => delayed_dataid[3].CLK
ctl_clk => delayed_do_rmw_partial[0].CLK
ctl_clk => delayed_do_rmw_partial[1].CLK
ctl_clk => delayed_do_rmw_correct[0].CLK
ctl_clk => delayed_do_rmw_correct[1].CLK
ctl_clk => last_is_read.CLK
ctl_clk => last_is_write.CLK
ctl_clk => delayed_doing.CLK
ctl_clk => max_burst_left[0].CLK
ctl_clk => max_burst_left[1].CLK
ctl_clk => max_burst_left[2].CLK
ctl_clk => max_burst_left[3].CLK
ctl_clk => delayed_valid.CLK
ctl_clk => burst_left[0].CLK
ctl_clk => burst_left[1].CLK
ctl_clk => burst_left[2].CLK
ctl_clk => burst_left[3].CLK
ctl_clk => address_left[0].CLK
ctl_clk => address_left[1].CLK
ctl_clk => address_left[2].CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[0].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[1].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[2].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[3].CLK
ctl_clk => max_local_burst_size_minus_2[0].CLK
ctl_clk => max_local_burst_size_minus_2[1].CLK
ctl_clk => max_local_burst_size_minus_2[2].CLK
ctl_clk => max_local_burst_size_minus_2[3].CLK
ctl_clk => max_local_burst_size_divide_2[0].CLK
ctl_clk => max_local_burst_size_divide_2[1].CLK
ctl_clk => max_local_burst_size_divide_2[2].CLK
ctl_clk => max_local_burst_size_divide_2[3].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => max_local_burst_size[3].CLK
ctl_clk => rdwr_to_chipsel[1].CLK
ctl_clk => rdwr_to_chip[1].CLK
ctl_clk => rdwr_to_chipsel[0].CLK
ctl_clk => rdwr_to_chip[0].CLK
ctl_clk => bg_effective_size[0]~reg0.CLK
ctl_clk => bg_effective_size[1]~reg0.CLK
ctl_clk => bg_effective_size[2]~reg0.CLK
ctl_clk => bg_effective_size[3]~reg0.CLK
ctl_clk => bg_interrupt_ready~reg0.CLK
ctl_clk => bg_rdwr_data_valid~reg0.CLK
ctl_clk => bg_doing_read~reg0.CLK
ctl_clk => bg_doing_write~reg0.CLK
ctl_clk => bg_do_burst_terminate[0]~reg0.CLK
ctl_clk => bg_do_burst_terminate[1]~reg0.CLK
ctl_clk => bg_do_burst_chop[0]~reg0.CLK
ctl_clk => bg_do_burst_chop[1]~reg0.CLK
ctl_clk => bg_dataid[0]~reg0.CLK
ctl_clk => bg_dataid[1]~reg0.CLK
ctl_clk => bg_dataid[2]~reg0.CLK
ctl_clk => bg_dataid[3]~reg0.CLK
ctl_clk => bg_to_col[0]~reg0.CLK
ctl_clk => bg_to_col[1]~reg0.CLK
ctl_clk => bg_to_col[2]~reg0.CLK
ctl_clk => bg_to_col[3]~reg0.CLK
ctl_clk => bg_to_col[4]~reg0.CLK
ctl_clk => bg_to_col[5]~reg0.CLK
ctl_clk => bg_to_col[6]~reg0.CLK
ctl_clk => bg_to_col[7]~reg0.CLK
ctl_clk => bg_to_col[8]~reg0.CLK
ctl_clk => bg_to_col[9]~reg0.CLK
ctl_clk => bg_to_col[10]~reg0.CLK
ctl_clk => bg_to_col[11]~reg0.CLK
ctl_clk => bg_to_col[12]~reg0.CLK
ctl_clk => bg_to_col[13]~reg0.CLK
ctl_clk => bg_to_col[14]~reg0.CLK
ctl_clk => bg_to_col[15]~reg0.CLK
ctl_clk => bg_to_col[16]~reg0.CLK
ctl_clk => bg_to_col[17]~reg0.CLK
ctl_clk => bg_to_col[18]~reg0.CLK
ctl_clk => bg_to_col[19]~reg0.CLK
ctl_clk => bg_size[0]~reg0.CLK
ctl_clk => bg_size[1]~reg0.CLK
ctl_clk => bg_size[2]~reg0.CLK
ctl_clk => bg_size[3]~reg0.CLK
ctl_clk => bg_localid[0]~reg0.CLK
ctl_clk => bg_localid[1]~reg0.CLK
ctl_clk => bg_localid[2]~reg0.CLK
ctl_clk => bg_localid[3]~reg0.CLK
ctl_clk => bg_localid[4]~reg0.CLK
ctl_clk => bg_localid[5]~reg0.CLK
ctl_clk => bg_localid[6]~reg0.CLK
ctl_clk => bg_localid[7]~reg0.CLK
ctl_clk => bg_to_row[0]~reg0.CLK
ctl_clk => bg_to_row[1]~reg0.CLK
ctl_clk => bg_to_row[2]~reg0.CLK
ctl_clk => bg_to_row[3]~reg0.CLK
ctl_clk => bg_to_row[4]~reg0.CLK
ctl_clk => bg_to_row[5]~reg0.CLK
ctl_clk => bg_to_row[6]~reg0.CLK
ctl_clk => bg_to_row[7]~reg0.CLK
ctl_clk => bg_to_row[8]~reg0.CLK
ctl_clk => bg_to_row[9]~reg0.CLK
ctl_clk => bg_to_row[10]~reg0.CLK
ctl_clk => bg_to_row[11]~reg0.CLK
ctl_clk => bg_to_row[12]~reg0.CLK
ctl_clk => bg_to_row[13]~reg0.CLK
ctl_clk => bg_to_row[14]~reg0.CLK
ctl_clk => bg_to_row[15]~reg0.CLK
ctl_clk => bg_to_row[16]~reg0.CLK
ctl_clk => bg_to_row[17]~reg0.CLK
ctl_clk => bg_to_row[18]~reg0.CLK
ctl_clk => bg_to_row[19]~reg0.CLK
ctl_clk => bg_to_row[20]~reg0.CLK
ctl_clk => bg_to_row[21]~reg0.CLK
ctl_clk => bg_to_row[22]~reg0.CLK
ctl_clk => bg_to_row[23]~reg0.CLK
ctl_clk => bg_to_row[24]~reg0.CLK
ctl_clk => bg_to_row[25]~reg0.CLK
ctl_clk => bg_to_bank[0]~reg0.CLK
ctl_clk => bg_to_bank[1]~reg0.CLK
ctl_clk => bg_to_bank[2]~reg0.CLK
ctl_clk => bg_to_bank[3]~reg0.CLK
ctl_clk => bg_to_chipsel[0]~reg0.CLK
ctl_clk => bg_to_chipsel[1]~reg0.CLK
ctl_clk => bg_to_chip[0]~reg0.CLK
ctl_clk => bg_to_chip[1]~reg0.CLK
ctl_clk => bg_do_lmr[0]~reg0.CLK
ctl_clk => bg_do_lmr[1]~reg0.CLK
ctl_clk => bg_do_zq_cal[0]~reg0.CLK
ctl_clk => bg_do_zq_cal[1]~reg0.CLK
ctl_clk => bg_do_deep_pdown[0]~reg0.CLK
ctl_clk => bg_do_deep_pdown[1]~reg0.CLK
ctl_clk => bg_do_power_down[0]~reg0.CLK
ctl_clk => bg_do_power_down[1]~reg0.CLK
ctl_clk => bg_do_self_refresh[0]~reg0.CLK
ctl_clk => bg_do_self_refresh[1]~reg0.CLK
ctl_clk => bg_do_refresh[0]~reg0.CLK
ctl_clk => bg_do_refresh[1]~reg0.CLK
ctl_clk => bg_do_precharge_all[0]~reg0.CLK
ctl_clk => bg_do_precharge_all[1]~reg0.CLK
ctl_clk => bg_do_precharge[0]~reg0.CLK
ctl_clk => bg_do_precharge[1]~reg0.CLK
ctl_clk => bg_do_activate[0]~reg0.CLK
ctl_clk => bg_do_activate[1]~reg0.CLK
ctl_clk => bg_do_rmw_partial[0]~reg0.CLK
ctl_clk => bg_do_rmw_partial[1]~reg0.CLK
ctl_clk => bg_do_rmw_correct[0]~reg0.CLK
ctl_clk => bg_do_rmw_correct[1]~reg0.CLK
ctl_clk => bg_do_auto_precharge[0]~reg0.CLK
ctl_clk => bg_do_auto_precharge[1]~reg0.CLK
ctl_clk => bg_do_read[0]~reg0.CLK
ctl_clk => bg_do_read[1]~reg0.CLK
ctl_clk => bg_do_write[0]~reg0.CLK
ctl_clk => bg_do_write[1]~reg0.CLK
ctl_reset_n => bg_effective_size[0]~reg0.ACLR
ctl_reset_n => bg_effective_size[1]~reg0.ACLR
ctl_reset_n => bg_effective_size[2]~reg0.ACLR
ctl_reset_n => bg_effective_size[3]~reg0.ACLR
ctl_reset_n => bg_interrupt_ready~reg0.ACLR
ctl_reset_n => bg_rdwr_data_valid~reg0.ACLR
ctl_reset_n => bg_doing_read~reg0.ACLR
ctl_reset_n => bg_doing_write~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[1]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[1]~reg0.ACLR
ctl_reset_n => bg_dataid[0]~reg0.ACLR
ctl_reset_n => bg_dataid[1]~reg0.ACLR
ctl_reset_n => bg_dataid[2]~reg0.ACLR
ctl_reset_n => bg_dataid[3]~reg0.ACLR
ctl_reset_n => bg_to_col[0]~reg0.ACLR
ctl_reset_n => bg_to_col[1]~reg0.ACLR
ctl_reset_n => bg_to_col[2]~reg0.ACLR
ctl_reset_n => bg_to_col[3]~reg0.ACLR
ctl_reset_n => bg_to_col[4]~reg0.ACLR
ctl_reset_n => bg_to_col[5]~reg0.ACLR
ctl_reset_n => bg_to_col[6]~reg0.ACLR
ctl_reset_n => bg_to_col[7]~reg0.ACLR
ctl_reset_n => bg_to_col[8]~reg0.ACLR
ctl_reset_n => bg_to_col[9]~reg0.ACLR
ctl_reset_n => bg_to_col[10]~reg0.ACLR
ctl_reset_n => bg_to_col[11]~reg0.ACLR
ctl_reset_n => bg_to_col[12]~reg0.ACLR
ctl_reset_n => bg_to_col[13]~reg0.ACLR
ctl_reset_n => bg_to_col[14]~reg0.ACLR
ctl_reset_n => bg_to_col[15]~reg0.ACLR
ctl_reset_n => bg_to_col[16]~reg0.ACLR
ctl_reset_n => bg_to_col[17]~reg0.ACLR
ctl_reset_n => bg_to_col[18]~reg0.ACLR
ctl_reset_n => bg_to_col[19]~reg0.ACLR
ctl_reset_n => bg_size[0]~reg0.ACLR
ctl_reset_n => bg_size[1]~reg0.ACLR
ctl_reset_n => bg_size[2]~reg0.ACLR
ctl_reset_n => bg_size[3]~reg0.ACLR
ctl_reset_n => bg_localid[0]~reg0.ACLR
ctl_reset_n => bg_localid[1]~reg0.ACLR
ctl_reset_n => bg_localid[2]~reg0.ACLR
ctl_reset_n => bg_localid[3]~reg0.ACLR
ctl_reset_n => bg_localid[4]~reg0.ACLR
ctl_reset_n => bg_localid[5]~reg0.ACLR
ctl_reset_n => bg_localid[6]~reg0.ACLR
ctl_reset_n => bg_localid[7]~reg0.ACLR
ctl_reset_n => bg_to_row[0]~reg0.ACLR
ctl_reset_n => bg_to_row[1]~reg0.ACLR
ctl_reset_n => bg_to_row[2]~reg0.ACLR
ctl_reset_n => bg_to_row[3]~reg0.ACLR
ctl_reset_n => bg_to_row[4]~reg0.ACLR
ctl_reset_n => bg_to_row[5]~reg0.ACLR
ctl_reset_n => bg_to_row[6]~reg0.ACLR
ctl_reset_n => bg_to_row[7]~reg0.ACLR
ctl_reset_n => bg_to_row[8]~reg0.ACLR
ctl_reset_n => bg_to_row[9]~reg0.ACLR
ctl_reset_n => bg_to_row[10]~reg0.ACLR
ctl_reset_n => bg_to_row[11]~reg0.ACLR
ctl_reset_n => bg_to_row[12]~reg0.ACLR
ctl_reset_n => bg_to_row[13]~reg0.ACLR
ctl_reset_n => bg_to_row[14]~reg0.ACLR
ctl_reset_n => bg_to_row[15]~reg0.ACLR
ctl_reset_n => bg_to_row[16]~reg0.ACLR
ctl_reset_n => bg_to_row[17]~reg0.ACLR
ctl_reset_n => bg_to_row[18]~reg0.ACLR
ctl_reset_n => bg_to_row[19]~reg0.ACLR
ctl_reset_n => bg_to_row[20]~reg0.ACLR
ctl_reset_n => bg_to_row[21]~reg0.ACLR
ctl_reset_n => bg_to_row[22]~reg0.ACLR
ctl_reset_n => bg_to_row[23]~reg0.ACLR
ctl_reset_n => bg_to_row[24]~reg0.ACLR
ctl_reset_n => bg_to_row[25]~reg0.ACLR
ctl_reset_n => bg_to_bank[0]~reg0.ACLR
ctl_reset_n => bg_to_bank[1]~reg0.ACLR
ctl_reset_n => bg_to_bank[2]~reg0.ACLR
ctl_reset_n => bg_to_bank[3]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[0]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[1]~reg0.ACLR
ctl_reset_n => bg_to_chip[0]~reg0.ACLR
ctl_reset_n => bg_to_chip[1]~reg0.ACLR
ctl_reset_n => bg_do_lmr[0]~reg0.ACLR
ctl_reset_n => bg_do_lmr[1]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[1]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[1]~reg0.ACLR
ctl_reset_n => bg_do_power_down[0]~reg0.ACLR
ctl_reset_n => bg_do_power_down[1]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_activate[0]~reg0.ACLR
ctl_reset_n => bg_do_activate[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[1]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_read[0]~reg0.ACLR
ctl_reset_n => bg_do_read[1]~reg0.ACLR
ctl_reset_n => bg_do_write[0]~reg0.ACLR
ctl_reset_n => bg_do_write[1]~reg0.ACLR
ctl_reset_n => rdwr_to_chipsel[0].ACLR
ctl_reset_n => rdwr_to_chip[0].ACLR
ctl_reset_n => rdwr_to_chipsel[1].ACLR
ctl_reset_n => rdwr_to_chip[1].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => max_local_burst_size[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2[3].ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => address_left[0].ACLR
ctl_reset_n => address_left[1].ACLR
ctl_reset_n => address_left[2].ACLR
ctl_reset_n => burst_left[0].ACLR
ctl_reset_n => burst_left[1].ACLR
ctl_reset_n => burst_left[2].ACLR
ctl_reset_n => burst_left[3].ACLR
ctl_reset_n => delayed_valid.ACLR
ctl_reset_n => max_burst_left[0].ACLR
ctl_reset_n => max_burst_left[1].ACLR
ctl_reset_n => max_burst_left[2].ACLR
ctl_reset_n => max_burst_left[3].ACLR
ctl_reset_n => delayed_doing.ACLR
ctl_reset_n => last_is_read.ACLR
ctl_reset_n => last_is_write.ACLR
ctl_reset_n => delayed_do_rmw_partial[0].ACLR
ctl_reset_n => delayed_do_rmw_partial[1].ACLR
ctl_reset_n => delayed_do_rmw_correct[0].ACLR
ctl_reset_n => delayed_do_rmw_correct[1].ACLR
ctl_reset_n => delayed_dataid[0].ACLR
ctl_reset_n => delayed_dataid[1].ACLR
ctl_reset_n => delayed_dataid[2].ACLR
ctl_reset_n => delayed_dataid[3].ACLR
ctl_reset_n => n_prefetch[0].ACLR
ctl_reset_n => n_prefetch[1].ACLR
ctl_reset_n => n_prefetch[2].ACLR
ctl_reset_n => int_allow_interrupt.PRESET
ctl_reset_n => int_interrupt_disable_ready.ACLR
ctl_reset_n => int_do_burst_terminate.ACLR
ctl_reset_n => int_allow_terminate.ACLR
ctl_reset_n => int_do_burst_terminate_r.ACLR
ctl_reset_n => int_effective_size[0].ACLR
ctl_reset_n => int_effective_size[1].ACLR
ctl_reset_n => int_effective_size[2].ACLR
ctl_reset_n => int_effective_size[3].ACLR
ctl_reset_n => doing_burst_terminate.ACLR
cfg_type[0] => Equal5.IN2
cfg_type[0] => Equal11.IN1
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal5.IN0
cfg_type[1] => Equal11.IN0
cfg_type[1] => Equal12.IN1
cfg_type[2] => Equal5.IN1
cfg_type[2] => Equal11.IN2
cfg_type[2] => Equal12.IN0
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => max_local_burst_size[0].DATAIN
cfg_burst_length[2] => max_local_burst_size[1].DATAIN
cfg_burst_length[3] => max_local_burst_size[2].DATAIN
cfg_burst_length[4] => max_local_burst_size[3].DATAIN
cfg_tccd[0] => n_prefetch[0].DATAIN
cfg_tccd[1] => n_prefetch[1].DATAIN
cfg_tccd[2] => n_prefetch[2].DATAIN
cfg_tccd[3] => ~NO_FANOUT~
cfg_enable_burst_interrupt[0] => always40.IN1
cfg_enable_burst_terminate[0] => always47.IN1
arb_do_write[0] => always2.IN0
arb_do_write[0] => WideOr3.IN0
arb_do_write[0] => bg_do_write[0]~reg0.DATAIN
arb_do_write[0] => bg_do_write_combi[0].DATAIN
arb_do_write[1] => always3.IN0
arb_do_write[1] => WideOr3.IN1
arb_do_write[1] => bg_do_write[1]~reg0.DATAIN
arb_do_write[1] => bg_do_write_combi[1].DATAIN
arb_do_read[0] => always2.IN1
arb_do_read[0] => WideOr4.IN0
arb_do_read[0] => bg_do_read[0]~reg0.DATAIN
arb_do_read[0] => bg_do_read_combi[0].DATAIN
arb_do_read[1] => always3.IN1
arb_do_read[1] => WideOr4.IN1
arb_do_read[1] => bg_do_read[1]~reg0.DATAIN
arb_do_read[1] => bg_do_read_combi[1].DATAIN
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => WideOr13.IN0
arb_do_burst_chop[0] => bg_do_burst_chop[0]~reg0.DATAIN
arb_do_burst_chop[0] => bg_do_burst_chop_combi[0].DATAIN
arb_do_burst_chop[1] => WideOr13.IN1
arb_do_burst_chop[1] => bg_do_burst_chop[1]~reg0.DATAIN
arb_do_burst_chop[1] => bg_do_burst_chop_combi[1].DATAIN
arb_do_burst_terminate[0] => ~NO_FANOUT~
arb_do_burst_terminate[1] => ~NO_FANOUT~
arb_do_auto_precharge[0] => WideOr12.IN0
arb_do_auto_precharge[0] => bg_do_auto_precharge[0]~reg0.DATAIN
arb_do_auto_precharge[1] => WideOr12.IN1
arb_do_auto_precharge[1] => bg_do_auto_precharge[1]~reg0.DATAIN
arb_do_rmw_correct[0] => combined_do_rmw_correct[0].DATAB
arb_do_rmw_correct[0] => delayed_do_rmw_correct[0].DATAIN
arb_do_rmw_correct[1] => combined_do_rmw_correct[1].DATAB
arb_do_rmw_correct[1] => delayed_do_rmw_correct[1].DATAIN
arb_do_rmw_partial[0] => combined_do_rmw_partial[0].DATAB
arb_do_rmw_partial[0] => delayed_do_rmw_partial[0].DATAIN
arb_do_rmw_partial[1] => combined_do_rmw_partial[1].DATAB
arb_do_rmw_partial[1] => delayed_do_rmw_partial[1].DATAIN
arb_do_activate[0] => WideOr1.IN0
arb_do_activate[0] => bg_do_activate[0]~reg0.DATAIN
arb_do_activate[0] => bg_do_activate_combi[0].DATAIN
arb_do_activate[1] => WideOr1.IN1
arb_do_activate[1] => bg_do_activate[1]~reg0.DATAIN
arb_do_activate[1] => bg_do_activate_combi[1].DATAIN
arb_do_precharge[0] => WideOr2.IN0
arb_do_precharge[0] => bg_do_precharge[0]~reg0.DATAIN
arb_do_precharge[0] => bg_do_precharge_combi[0].DATAIN
arb_do_precharge[1] => WideOr2.IN1
arb_do_precharge[1] => bg_do_precharge[1]~reg0.DATAIN
arb_do_precharge[1] => bg_do_precharge_combi[1].DATAIN
arb_do_precharge_all[0] => WideOr5.IN0
arb_do_precharge_all[0] => bg_do_precharge_all[0]~reg0.DATAIN
arb_do_precharge_all[1] => WideOr5.IN1
arb_do_precharge_all[1] => bg_do_precharge_all[1]~reg0.DATAIN
arb_do_refresh[0] => WideOr6.IN0
arb_do_refresh[0] => bg_do_refresh[0]~reg0.DATAIN
arb_do_refresh[1] => WideOr6.IN1
arb_do_refresh[1] => bg_do_refresh[1]~reg0.DATAIN
arb_do_self_refresh[0] => WideOr7.IN0
arb_do_self_refresh[0] => bg_do_self_refresh[0]~reg0.DATAIN
arb_do_self_refresh[1] => WideOr7.IN1
arb_do_self_refresh[1] => bg_do_self_refresh[1]~reg0.DATAIN
arb_do_power_down[0] => WideOr8.IN0
arb_do_power_down[0] => bg_do_power_down[0]~reg0.DATAIN
arb_do_power_down[1] => WideOr8.IN1
arb_do_power_down[1] => bg_do_power_down[1]~reg0.DATAIN
arb_do_deep_pdown[0] => WideOr9.IN0
arb_do_deep_pdown[0] => bg_do_deep_pdown[0]~reg0.DATAIN
arb_do_deep_pdown[1] => WideOr9.IN1
arb_do_deep_pdown[1] => bg_do_deep_pdown[1]~reg0.DATAIN
arb_do_zq_cal[0] => WideOr10.IN0
arb_do_zq_cal[0] => bg_do_zq_cal[0]~reg0.DATAIN
arb_do_zq_cal[1] => WideOr10.IN1
arb_do_zq_cal[1] => bg_do_zq_cal[1]~reg0.DATAIN
arb_do_lmr[0] => WideOr11.IN0
arb_do_lmr[0] => bg_do_lmr[0]~reg0.DATAIN
arb_do_lmr[1] => WideOr11.IN1
arb_do_lmr[1] => bg_do_lmr[1]~reg0.DATAIN
arb_to_chipsel[0] => modified_to_chipsel[0].DATAA
arb_to_chipsel[0] => rdwr_to_chipsel[0].DATAIN
arb_to_chipsel[1] => modified_to_chipsel[1].DATAA
arb_to_chipsel[1] => rdwr_to_chipsel[1].DATAIN
arb_to_chip[0] => modified_to_chip.DATAA
arb_to_chip[0] => rdwr_to_chip[0].DATAIN
arb_to_chip[1] => modified_to_chip.DATAA
arb_to_chip[1] => rdwr_to_chip[1].DATAIN
arb_to_bank[0] => bg_to_bank[0]~reg0.DATAIN
arb_to_bank[1] => bg_to_bank[1]~reg0.DATAIN
arb_to_bank[2] => bg_to_bank[2]~reg0.DATAIN
arb_to_bank[3] => bg_to_bank[3]~reg0.DATAIN
arb_to_row[0] => bg_to_row[0]~reg0.DATAIN
arb_to_row[1] => bg_to_row[1]~reg0.DATAIN
arb_to_row[2] => bg_to_row[2]~reg0.DATAIN
arb_to_row[3] => bg_to_row[3]~reg0.DATAIN
arb_to_row[4] => bg_to_row[4]~reg0.DATAIN
arb_to_row[5] => bg_to_row[5]~reg0.DATAIN
arb_to_row[6] => bg_to_row[6]~reg0.DATAIN
arb_to_row[7] => bg_to_row[7]~reg0.DATAIN
arb_to_row[8] => bg_to_row[8]~reg0.DATAIN
arb_to_row[9] => bg_to_row[9]~reg0.DATAIN
arb_to_row[10] => bg_to_row[10]~reg0.DATAIN
arb_to_row[11] => bg_to_row[11]~reg0.DATAIN
arb_to_row[12] => bg_to_row[12]~reg0.DATAIN
arb_to_row[13] => bg_to_row[13]~reg0.DATAIN
arb_to_row[14] => bg_to_row[14]~reg0.DATAIN
arb_to_row[15] => bg_to_row[15]~reg0.DATAIN
arb_to_row[16] => bg_to_row[16]~reg0.DATAIN
arb_to_row[17] => bg_to_row[17]~reg0.DATAIN
arb_to_row[18] => bg_to_row[18]~reg0.DATAIN
arb_to_row[19] => bg_to_row[19]~reg0.DATAIN
arb_to_row[20] => bg_to_row[20]~reg0.DATAIN
arb_to_row[21] => bg_to_row[21]~reg0.DATAIN
arb_to_row[22] => bg_to_row[22]~reg0.DATAIN
arb_to_row[23] => bg_to_row[23]~reg0.DATAIN
arb_to_row[24] => bg_to_row[24]~reg0.DATAIN
arb_to_row[25] => bg_to_row[25]~reg0.DATAIN
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAB
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[2] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => modified_to_col[2].DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[3] => modified_to_col.DATAA
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col[3].DATAB
arb_to_col[3] => int_col_address.DATAB
arb_to_col[4] => bg_to_col[4]~reg0.DATAIN
arb_to_col[5] => bg_to_col[5]~reg0.DATAIN
arb_to_col[6] => bg_to_col[6]~reg0.DATAIN
arb_to_col[7] => bg_to_col[7]~reg0.DATAIN
arb_to_col[8] => bg_to_col[8]~reg0.DATAIN
arb_to_col[9] => bg_to_col[9]~reg0.DATAIN
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAB
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col[12].DATAB
arb_to_col[13] => modified_to_col.DATAA
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col[13].DATAB
arb_to_col[14] => bg_to_col[14]~reg0.DATAIN
arb_to_col[15] => bg_to_col[15]~reg0.DATAIN
arb_to_col[16] => bg_to_col[16]~reg0.DATAIN
arb_to_col[17] => bg_to_col[17]~reg0.DATAIN
arb_to_col[18] => bg_to_col[18]~reg0.DATAIN
arb_to_col[19] => bg_to_col[19]~reg0.DATAIN
arb_localid[0] => bg_localid[0]~reg0.DATAIN
arb_localid[1] => bg_localid[1]~reg0.DATAIN
arb_localid[2] => bg_localid[2]~reg0.DATAIN
arb_localid[3] => bg_localid[3]~reg0.DATAIN
arb_localid[4] => bg_localid[4]~reg0.DATAIN
arb_localid[5] => bg_localid[5]~reg0.DATAIN
arb_localid[6] => bg_localid[6]~reg0.DATAIN
arb_localid[7] => bg_localid[7]~reg0.DATAIN
arb_dataid[0] => combined_dataid[0].DATAB
arb_dataid[0] => delayed_dataid[0].DATAIN
arb_dataid[1] => combined_dataid[1].DATAB
arb_dataid[1] => delayed_dataid[1].DATAIN
arb_dataid[2] => combined_dataid[2].DATAB
arb_dataid[2] => delayed_dataid[2].DATAIN
arb_dataid[3] => combined_dataid[3].DATAB
arb_dataid[3] => delayed_dataid[3].DATAIN
arb_size[0] => LessThan1.IN8
arb_size[0] => burst_left.DATAB
arb_size[0] => Add5.IN8
arb_size[0] => burst_left.DATAA
arb_size[0] => bg_size[0]~reg0.DATAIN
arb_size[0] => Equal9.IN0
arb_size[1] => LessThan1.IN7
arb_size[1] => Add4.IN6
arb_size[1] => Add5.IN7
arb_size[1] => burst_left.DATAA
arb_size[1] => bg_size[1]~reg0.DATAIN
arb_size[1] => Equal9.IN3
arb_size[2] => LessThan1.IN6
arb_size[2] => Add4.IN5
arb_size[2] => Add5.IN6
arb_size[2] => burst_left.DATAA
arb_size[2] => bg_size[2]~reg0.DATAIN
arb_size[2] => Equal9.IN2
arb_size[3] => LessThan1.IN5
arb_size[3] => Add4.IN4
arb_size[3] => Add5.IN5
arb_size[3] => burst_left.DATAA
arb_size[3] => bg_size[3]~reg0.DATAIN
arb_size[3] => Equal9.IN1
bg_do_write_combi[0] <= arb_do_write[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_write_combi[1] <= arb_do_write[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[0] <= arb_do_read[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[1] <= arb_do_read[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[0] <= arb_do_burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[1] <= arb_do_burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate_combi[0] <= <GND>
bg_do_burst_terminate_combi[1] <= do_burst_terminate.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[0] <= arb_do_activate[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[1] <= arb_do_activate[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[0] <= arb_do_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[1] <= arb_do_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[0] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[1] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[0] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[1] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[2] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[3] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready_combi <= interrupt_ready.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[0] <= bg_do_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[1] <= bg_do_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] <= bg_do_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[1] <= bg_do_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[0] <= bg_do_burst_chop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[1] <= bg_do_burst_chop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[0] <= bg_do_burst_terminate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[1] <= bg_do_burst_terminate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[0] <= bg_do_auto_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[1] <= bg_do_auto_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[0] <= bg_do_rmw_correct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[1] <= bg_do_rmw_correct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[0] <= bg_do_rmw_partial[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[1] <= bg_do_rmw_partial[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[0] <= bg_do_activate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[1] <= bg_do_activate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[0] <= bg_do_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[1] <= bg_do_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[0] <= bg_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[1] <= bg_do_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[0] <= bg_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[1] <= bg_do_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[0] <= bg_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[1] <= bg_do_self_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[0] <= bg_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[1] <= bg_do_power_down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[0] <= bg_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[1] <= bg_do_deep_pdown[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[0] <= bg_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[1] <= bg_do_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[0] <= bg_do_lmr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[1] <= bg_do_lmr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[0] <= bg_to_chipsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[1] <= bg_to_chipsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[0] <= bg_to_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[1] <= bg_to_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[0] <= bg_to_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[1] <= bg_to_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[2] <= bg_to_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[3] <= bg_to_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[0] <= bg_to_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[1] <= bg_to_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[2] <= bg_to_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[3] <= bg_to_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[4] <= bg_to_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[5] <= bg_to_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[6] <= bg_to_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[7] <= bg_to_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[8] <= bg_to_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[9] <= bg_to_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[10] <= bg_to_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[11] <= bg_to_row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[12] <= bg_to_row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[13] <= bg_to_row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[14] <= bg_to_row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[15] <= bg_to_row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[16] <= bg_to_row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[17] <= bg_to_row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[18] <= bg_to_row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[19] <= bg_to_row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[20] <= bg_to_row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[21] <= bg_to_row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[22] <= bg_to_row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[23] <= bg_to_row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[24] <= bg_to_row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[25] <= bg_to_row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[0] <= bg_to_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[1] <= bg_to_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[2] <= bg_to_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[3] <= bg_to_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[4] <= bg_to_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[5] <= bg_to_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[6] <= bg_to_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[7] <= bg_to_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[8] <= bg_to_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[9] <= bg_to_col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[10] <= bg_to_col[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[11] <= bg_to_col[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[12] <= bg_to_col[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[13] <= bg_to_col[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[14] <= bg_to_col[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[15] <= bg_to_col[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[16] <= bg_to_col[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[17] <= bg_to_col[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[18] <= bg_to_col[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[19] <= bg_to_col[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_write <= bg_doing_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_read <= bg_doing_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_rdwr_data_valid <= bg_rdwr_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready <= bg_interrupt_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[0] <= bg_localid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[1] <= bg_localid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[2] <= bg_localid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[3] <= bg_localid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[4] <= bg_localid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[5] <= bg_localid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[6] <= bg_localid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[7] <= bg_localid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[0] <= bg_dataid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[1] <= bg_dataid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[2] <= bg_dataid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[3] <= bg_dataid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[0] <= bg_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[1] <= bg_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[2] <= bg_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[3] <= bg_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[0] <= bg_effective_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[1] <= bg_effective_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[2] <= bg_effective_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[3] <= bg_effective_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n => ctl_reset_n.IN4
ctl_cal_success => ctl_cal_success.IN2
cfg_type[0] => cfg_type[0].IN4
cfg_type[1] => cfg_type[1].IN4
cfg_type[2] => cfg_type[2].IN4
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN2
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN2
cfg_burst_length[1] => cfg_burst_length[1].IN2
cfg_burst_length[2] => cfg_burst_length[2].IN2
cfg_burst_length[3] => cfg_burst_length[3].IN2
cfg_burst_length[4] => cfg_burst_length[4].IN2
cfg_output_regd_for_afi_output[0] => cfg_output_regd_for_afi_output[0].IN4
cfg_output_regd_for_afi_output[1] => cfg_output_regd_for_afi_output[1].IN4
bg_do_write[0] => int_bg_do_write[0].IN2
bg_do_write[1] => int_bg_do_write[1].IN2
bg_do_read[0] => int_bg_do_read[0].IN2
bg_do_read[1] => int_bg_do_read[1].IN2
bg_do_burst_chop[0] => int_bg_do_burst_chop[0].IN2
bg_do_burst_chop[1] => int_bg_do_burst_chop[1].IN2
bg_do_burst_terminate[0] => int_bg_do_burst_terminate[0].IN1
bg_do_burst_terminate[1] => int_bg_do_burst_terminate[1].IN1
bg_do_auto_precharge[0] => int_bg_do_auto_precharge[0].IN1
bg_do_auto_precharge[1] => int_bg_do_auto_precharge[1].IN1
bg_do_activate[0] => int_bg_do_activate[0].IN1
bg_do_activate[1] => int_bg_do_activate[1].IN1
bg_do_precharge[0] => int_bg_do_precharge[0].IN1
bg_do_precharge[1] => int_bg_do_precharge[1].IN1
bg_do_precharge_all[0] => int_bg_do_precharge_all[0][0].IN1
bg_do_precharge_all[1] => int_bg_do_precharge_all[1][0].IN1
bg_do_refresh[0] => int_bg_do_refresh[0][0].IN1
bg_do_refresh[1] => int_bg_do_refresh[1][0].IN1
bg_do_self_refresh[0] => int_bg_do_self_refresh[0][0].IN1
bg_do_self_refresh[1] => int_bg_do_self_refresh[1][0].IN1
bg_do_power_down[0] => int_bg_do_power_down[0][0].IN1
bg_do_power_down[1] => int_bg_do_power_down[1][0].IN1
bg_do_deep_pdown[0] => int_bg_do_deep_pdown[0][0].IN1
bg_do_deep_pdown[1] => int_bg_do_deep_pdown[1][0].IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => ~NO_FANOUT~
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => ~NO_FANOUT~
bg_do_lmr_read => ~NO_FANOUT~
bg_do_refresh_1bank => ~NO_FANOUT~
bg_do_zq_cal[0] => int_bg_do_zq_cal[0][0].IN1
bg_do_zq_cal[1] => int_bg_do_zq_cal[1][0].IN1
bg_do_lmr[0] => int_bg_do_lmr[0].IN1
bg_do_lmr[1] => int_bg_do_lmr[1].IN1
bg_localid[0] => ~NO_FANOUT~
bg_localid[1] => ~NO_FANOUT~
bg_localid[2] => ~NO_FANOUT~
bg_localid[3] => ~NO_FANOUT~
bg_localid[4] => ~NO_FANOUT~
bg_localid[5] => ~NO_FANOUT~
bg_localid[6] => ~NO_FANOUT~
bg_localid[7] => ~NO_FANOUT~
bg_dataid[0] => ~NO_FANOUT~
bg_dataid[1] => ~NO_FANOUT~
bg_dataid[2] => ~NO_FANOUT~
bg_dataid[3] => ~NO_FANOUT~
bg_size[0] => ~NO_FANOUT~
bg_size[1] => ~NO_FANOUT~
bg_size[2] => ~NO_FANOUT~
bg_size[3] => ~NO_FANOUT~
bg_to_chip[0] => int_bg_to_chip[0][0].IN2
bg_to_chip[1] => int_bg_to_chip[1][0].IN2
bg_to_bank[0] => int_bg_to_bank[0][0].IN1
bg_to_bank[1] => int_bg_to_bank[0][1].IN1
bg_to_bank[2] => int_bg_to_bank[1][0].IN1
bg_to_bank[3] => int_bg_to_bank[1][1].IN1
bg_to_row[0] => int_bg_to_row[0][0].IN1
bg_to_row[1] => int_bg_to_row[0][1].IN1
bg_to_row[2] => int_bg_to_row[0][2].IN1
bg_to_row[3] => int_bg_to_row[0][3].IN1
bg_to_row[4] => int_bg_to_row[0][4].IN1
bg_to_row[5] => int_bg_to_row[0][5].IN1
bg_to_row[6] => int_bg_to_row[0][6].IN1
bg_to_row[7] => int_bg_to_row[0][7].IN1
bg_to_row[8] => int_bg_to_row[0][8].IN1
bg_to_row[9] => int_bg_to_row[0][9].IN1
bg_to_row[10] => int_bg_to_row[0][10].IN1
bg_to_row[11] => int_bg_to_row[0][11].IN1
bg_to_row[12] => int_bg_to_row[0][12].IN1
bg_to_row[13] => int_bg_to_row[1][0].IN1
bg_to_row[14] => int_bg_to_row[1][1].IN1
bg_to_row[15] => int_bg_to_row[1][2].IN1
bg_to_row[16] => int_bg_to_row[1][3].IN1
bg_to_row[17] => int_bg_to_row[1][4].IN1
bg_to_row[18] => int_bg_to_row[1][5].IN1
bg_to_row[19] => int_bg_to_row[1][6].IN1
bg_to_row[20] => int_bg_to_row[1][7].IN1
bg_to_row[21] => int_bg_to_row[1][8].IN1
bg_to_row[22] => int_bg_to_row[1][9].IN1
bg_to_row[23] => int_bg_to_row[1][10].IN1
bg_to_row[24] => int_bg_to_row[1][11].IN1
bg_to_row[25] => int_bg_to_row[1][12].IN1
bg_to_col[0] => int_bg_to_col[0][0].IN1
bg_to_col[1] => int_bg_to_col[0][1].IN1
bg_to_col[2] => int_bg_to_col[0][2].IN1
bg_to_col[3] => int_bg_to_col[0][3].IN1
bg_to_col[4] => int_bg_to_col[0][4].IN1
bg_to_col[5] => int_bg_to_col[0][5].IN1
bg_to_col[6] => int_bg_to_col[0][6].IN1
bg_to_col[7] => int_bg_to_col[0][7].IN1
bg_to_col[8] => int_bg_to_col[0][8].IN1
bg_to_col[9] => int_bg_to_col[0][9].IN1
bg_to_col[10] => int_bg_to_col[1][0].IN1
bg_to_col[11] => int_bg_to_col[1][1].IN1
bg_to_col[12] => int_bg_to_col[1][2].IN1
bg_to_col[13] => int_bg_to_col[1][3].IN1
bg_to_col[14] => int_bg_to_col[1][4].IN1
bg_to_col[15] => int_bg_to_col[1][5].IN1
bg_to_col[16] => int_bg_to_col[1][6].IN1
bg_to_col[17] => int_bg_to_col[1][7].IN1
bg_to_col[18] => int_bg_to_col[1][8].IN1
bg_to_col[19] => int_bg_to_col[1][9].IN1
bg_to_lmr[0] => bg_to_lmr[0].IN2
bg_to_lmr[1] => bg_to_lmr[1].IN2
bg_to_lmr[2] => bg_to_lmr[2].IN2
bg_to_lmr[3] => bg_to_lmr[3].IN2
bg_to_lmr[4] => bg_to_lmr[4].IN2
bg_to_lmr[5] => bg_to_lmr[5].IN2
bg_to_lmr[6] => bg_to_lmr[6].IN2
bg_to_lmr[7] => bg_to_lmr[7].IN2
lmr_opcode[0] => lmr_opcode[0].IN2
lmr_opcode[1] => lmr_opcode[1].IN2
lmr_opcode[2] => lmr_opcode[2].IN2
lmr_opcode[3] => lmr_opcode[3].IN2
lmr_opcode[4] => lmr_opcode[4].IN2
lmr_opcode[5] => lmr_opcode[5].IN2
lmr_opcode[6] => lmr_opcode[6].IN2
lmr_opcode[7] => lmr_opcode[7].IN2
lmr_opcode[8] => lmr_opcode[8].IN2
lmr_opcode[9] => lmr_opcode[9].IN2
lmr_opcode[10] => lmr_opcode[10].IN2
lmr_opcode[11] => lmr_opcode[11].IN2
lmr_opcode[12] => lmr_opcode[12].IN2
afi_cke[0] <= afi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= afi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= afi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= afi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= afi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[0] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= afi_rst_n.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[0] <= mux_afi_odt_h_l.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => ~NO_FANOUT~
cfg_type[1] => ~NO_FANOUT~
cfg_type[2] => ~NO_FANOUT~
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => reg_odt_h.ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => LessThan1.IN8
cfg_burst_length[1] => Add5.IN8
cfg_burst_length[2] => LessThan1.IN7
cfg_burst_length[2] => Add5.IN7
cfg_burst_length[3] => LessThan1.IN6
cfg_burst_length[3] => Add5.IN6
cfg_burst_length[4] => LessThan1.IN5
cfg_burst_length[4] => Add5.IN5
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
cfg_output_regd[1] => regd_output.DATAB
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal2.IN30
cfg_output_regd[0] => Equal3.IN61
cfg_output_regd[1] => Equal2.IN61
cfg_output_regd[1] => Equal3.IN30
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => ~NO_FANOUT~
cfg_type[1] => ~NO_FANOUT~
cfg_type[2] => ~NO_FANOUT~
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => reg_odt_h.ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => LessThan1.IN8
cfg_burst_length[1] => Add5.IN8
cfg_burst_length[2] => LessThan1.IN7
cfg_burst_length[2] => Add5.IN7
cfg_burst_length[3] => LessThan1.IN6
cfg_burst_length[3] => Add5.IN6
cfg_burst_length[4] => LessThan1.IN5
cfg_burst_length[4] => Add5.IN5
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
cfg_output_regd[1] => regd_output.DATAB
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal2.IN30
cfg_output_regd[0] => Equal3.IN61
cfg_output_regd[1] => Equal2.IN61
cfg_output_regd[1] => Equal3.IN30
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst
ctl_clk => int_ecc_wdata_fifo_rmw_partial_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_rmw_correct_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][3].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][4].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][5].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][6].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][7].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][8].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][9].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][10].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][11].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][12].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][13].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][14].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][15].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][3].CLK
ctl_clk => int_real_wdata_valid[0].CLK
ctl_clk => ecc_wdata_fifo_read_r1[0].CLK
ctl_clk => int_ecc_wdata_fifo_read_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[1].CLK
ctl_clk => int_wdata_valid_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[1].CLK
ctl_clk => int_dqs_burst_r[0].CLK
ctl_clk => smallest_afi_wlat[0][0].CLK
ctl_clk => smallest_afi_wlat[0][1].CLK
ctl_clk => smallest_afi_wlat[0][2].CLK
ctl_clk => smallest_afi_wlat[0][3].CLK
ctl_clk => smallest_afi_wlat[0][4].CLK
ctl_clk => ecc_wdata_fifo_first_vector[0]~reg0.CLK
ctl_clk => rmw_partial_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => rmw_correct_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_1[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_0[0].CLK
ctl_clk => afi_wlat_minus_3[0][0].CLK
ctl_clk => afi_wlat_minus_3[0][1].CLK
ctl_clk => afi_wlat_minus_3[0][2].CLK
ctl_clk => afi_wlat_minus_3[0][3].CLK
ctl_clk => afi_wlat_minus_3[0][4].CLK
ctl_clk => afi_wlat_minus_2[0][0].CLK
ctl_clk => afi_wlat_minus_2[0][1].CLK
ctl_clk => afi_wlat_minus_2[0][2].CLK
ctl_clk => afi_wlat_minus_2[0][3].CLK
ctl_clk => afi_wlat_minus_2[0][4].CLK
ctl_clk => afi_wlat_minus_1[0][0].CLK
ctl_clk => afi_wlat_minus_1[0][1].CLK
ctl_clk => afi_wlat_minus_1[0][2].CLK
ctl_clk => afi_wlat_minus_1[0][3].CLK
ctl_clk => afi_wlat_minus_1[0][4].CLK
ctl_clk => afi_wlat_eq_0[0].CLK
ctl_clk => rmw_partial_pipe[0].CLK
ctl_clk => rmw_partial_pipe[1].CLK
ctl_clk => rmw_partial_pipe[2].CLK
ctl_clk => rmw_partial_pipe[3].CLK
ctl_clk => rmw_partial_pipe[4].CLK
ctl_clk => rmw_partial_pipe[5].CLK
ctl_clk => rmw_partial_pipe[6].CLK
ctl_clk => rmw_partial_pipe[7].CLK
ctl_clk => rmw_partial_pipe[8].CLK
ctl_clk => rmw_partial_pipe[9].CLK
ctl_clk => rmw_partial_pipe[10].CLK
ctl_clk => rmw_partial_pipe[11].CLK
ctl_clk => rmw_partial_pipe[12].CLK
ctl_clk => rmw_partial_pipe[13].CLK
ctl_clk => rmw_partial_pipe[14].CLK
ctl_clk => rmw_partial_pipe[15].CLK
ctl_clk => rmw_partial_pipe[16].CLK
ctl_clk => rmw_partial_pipe[17].CLK
ctl_clk => rmw_partial_pipe[18].CLK
ctl_clk => rmw_partial_pipe[19].CLK
ctl_clk => rmw_partial_pipe[20].CLK
ctl_clk => rmw_partial_pipe[21].CLK
ctl_clk => rmw_partial_pipe[22].CLK
ctl_clk => rmw_partial_pipe[23].CLK
ctl_clk => rmw_partial_pipe[24].CLK
ctl_clk => rmw_partial_pipe[25].CLK
ctl_clk => rmw_partial_pipe[26].CLK
ctl_clk => rmw_partial_pipe[27].CLK
ctl_clk => rmw_partial_pipe[28].CLK
ctl_clk => rmw_partial_pipe[29].CLK
ctl_clk => rmw_partial_pipe[30].CLK
ctl_clk => rmw_partial_pipe[31].CLK
ctl_clk => rmw_correct_pipe[0].CLK
ctl_clk => rmw_correct_pipe[1].CLK
ctl_clk => rmw_correct_pipe[2].CLK
ctl_clk => rmw_correct_pipe[3].CLK
ctl_clk => rmw_correct_pipe[4].CLK
ctl_clk => rmw_correct_pipe[5].CLK
ctl_clk => rmw_correct_pipe[6].CLK
ctl_clk => rmw_correct_pipe[7].CLK
ctl_clk => rmw_correct_pipe[8].CLK
ctl_clk => rmw_correct_pipe[9].CLK
ctl_clk => rmw_correct_pipe[10].CLK
ctl_clk => rmw_correct_pipe[11].CLK
ctl_clk => rmw_correct_pipe[12].CLK
ctl_clk => rmw_correct_pipe[13].CLK
ctl_clk => rmw_correct_pipe[14].CLK
ctl_clk => rmw_correct_pipe[15].CLK
ctl_clk => rmw_correct_pipe[16].CLK
ctl_clk => rmw_correct_pipe[17].CLK
ctl_clk => rmw_correct_pipe[18].CLK
ctl_clk => rmw_correct_pipe[19].CLK
ctl_clk => rmw_correct_pipe[20].CLK
ctl_clk => rmw_correct_pipe[21].CLK
ctl_clk => rmw_correct_pipe[22].CLK
ctl_clk => rmw_correct_pipe[23].CLK
ctl_clk => rmw_correct_pipe[24].CLK
ctl_clk => rmw_correct_pipe[25].CLK
ctl_clk => rmw_correct_pipe[26].CLK
ctl_clk => rmw_correct_pipe[27].CLK
ctl_clk => rmw_correct_pipe[28].CLK
ctl_clk => rmw_correct_pipe[29].CLK
ctl_clk => rmw_correct_pipe[30].CLK
ctl_clk => rmw_correct_pipe[31].CLK
ctl_clk => dataid_vector_pipe[0][0].CLK
ctl_clk => dataid_vector_pipe[0][1].CLK
ctl_clk => dataid_vector_pipe[0][2].CLK
ctl_clk => dataid_vector_pipe[0][3].CLK
ctl_clk => dataid_vector_pipe[0][4].CLK
ctl_clk => dataid_vector_pipe[0][5].CLK
ctl_clk => dataid_vector_pipe[0][6].CLK
ctl_clk => dataid_vector_pipe[0][7].CLK
ctl_clk => dataid_vector_pipe[0][8].CLK
ctl_clk => dataid_vector_pipe[0][9].CLK
ctl_clk => dataid_vector_pipe[0][10].CLK
ctl_clk => dataid_vector_pipe[0][11].CLK
ctl_clk => dataid_vector_pipe[0][12].CLK
ctl_clk => dataid_vector_pipe[0][13].CLK
ctl_clk => dataid_vector_pipe[0][14].CLK
ctl_clk => dataid_vector_pipe[0][15].CLK
ctl_clk => dataid_vector_pipe[1][0].CLK
ctl_clk => dataid_vector_pipe[1][1].CLK
ctl_clk => dataid_vector_pipe[1][2].CLK
ctl_clk => dataid_vector_pipe[1][3].CLK
ctl_clk => dataid_vector_pipe[1][4].CLK
ctl_clk => dataid_vector_pipe[1][5].CLK
ctl_clk => dataid_vector_pipe[1][6].CLK
ctl_clk => dataid_vector_pipe[1][7].CLK
ctl_clk => dataid_vector_pipe[1][8].CLK
ctl_clk => dataid_vector_pipe[1][9].CLK
ctl_clk => dataid_vector_pipe[1][10].CLK
ctl_clk => dataid_vector_pipe[1][11].CLK
ctl_clk => dataid_vector_pipe[1][12].CLK
ctl_clk => dataid_vector_pipe[1][13].CLK
ctl_clk => dataid_vector_pipe[1][14].CLK
ctl_clk => dataid_vector_pipe[1][15].CLK
ctl_clk => dataid_vector_pipe[2][0].CLK
ctl_clk => dataid_vector_pipe[2][1].CLK
ctl_clk => dataid_vector_pipe[2][2].CLK
ctl_clk => dataid_vector_pipe[2][3].CLK
ctl_clk => dataid_vector_pipe[2][4].CLK
ctl_clk => dataid_vector_pipe[2][5].CLK
ctl_clk => dataid_vector_pipe[2][6].CLK
ctl_clk => dataid_vector_pipe[2][7].CLK
ctl_clk => dataid_vector_pipe[2][8].CLK
ctl_clk => dataid_vector_pipe[2][9].CLK
ctl_clk => dataid_vector_pipe[2][10].CLK
ctl_clk => dataid_vector_pipe[2][11].CLK
ctl_clk => dataid_vector_pipe[2][12].CLK
ctl_clk => dataid_vector_pipe[2][13].CLK
ctl_clk => dataid_vector_pipe[2][14].CLK
ctl_clk => dataid_vector_pipe[2][15].CLK
ctl_clk => dataid_vector_pipe[3][0].CLK
ctl_clk => dataid_vector_pipe[3][1].CLK
ctl_clk => dataid_vector_pipe[3][2].CLK
ctl_clk => dataid_vector_pipe[3][3].CLK
ctl_clk => dataid_vector_pipe[3][4].CLK
ctl_clk => dataid_vector_pipe[3][5].CLK
ctl_clk => dataid_vector_pipe[3][6].CLK
ctl_clk => dataid_vector_pipe[3][7].CLK
ctl_clk => dataid_vector_pipe[3][8].CLK
ctl_clk => dataid_vector_pipe[3][9].CLK
ctl_clk => dataid_vector_pipe[3][10].CLK
ctl_clk => dataid_vector_pipe[3][11].CLK
ctl_clk => dataid_vector_pipe[3][12].CLK
ctl_clk => dataid_vector_pipe[3][13].CLK
ctl_clk => dataid_vector_pipe[3][14].CLK
ctl_clk => dataid_vector_pipe[3][15].CLK
ctl_clk => dataid_vector_pipe[4][0].CLK
ctl_clk => dataid_vector_pipe[4][1].CLK
ctl_clk => dataid_vector_pipe[4][2].CLK
ctl_clk => dataid_vector_pipe[4][3].CLK
ctl_clk => dataid_vector_pipe[4][4].CLK
ctl_clk => dataid_vector_pipe[4][5].CLK
ctl_clk => dataid_vector_pipe[4][6].CLK
ctl_clk => dataid_vector_pipe[4][7].CLK
ctl_clk => dataid_vector_pipe[4][8].CLK
ctl_clk => dataid_vector_pipe[4][9].CLK
ctl_clk => dataid_vector_pipe[4][10].CLK
ctl_clk => dataid_vector_pipe[4][11].CLK
ctl_clk => dataid_vector_pipe[4][12].CLK
ctl_clk => dataid_vector_pipe[4][13].CLK
ctl_clk => dataid_vector_pipe[4][14].CLK
ctl_clk => dataid_vector_pipe[4][15].CLK
ctl_clk => dataid_vector_pipe[5][0].CLK
ctl_clk => dataid_vector_pipe[5][1].CLK
ctl_clk => dataid_vector_pipe[5][2].CLK
ctl_clk => dataid_vector_pipe[5][3].CLK
ctl_clk => dataid_vector_pipe[5][4].CLK
ctl_clk => dataid_vector_pipe[5][5].CLK
ctl_clk => dataid_vector_pipe[5][6].CLK
ctl_clk => dataid_vector_pipe[5][7].CLK
ctl_clk => dataid_vector_pipe[5][8].CLK
ctl_clk => dataid_vector_pipe[5][9].CLK
ctl_clk => dataid_vector_pipe[5][10].CLK
ctl_clk => dataid_vector_pipe[5][11].CLK
ctl_clk => dataid_vector_pipe[5][12].CLK
ctl_clk => dataid_vector_pipe[5][13].CLK
ctl_clk => dataid_vector_pipe[5][14].CLK
ctl_clk => dataid_vector_pipe[5][15].CLK
ctl_clk => dataid_vector_pipe[6][0].CLK
ctl_clk => dataid_vector_pipe[6][1].CLK
ctl_clk => dataid_vector_pipe[6][2].CLK
ctl_clk => dataid_vector_pipe[6][3].CLK
ctl_clk => dataid_vector_pipe[6][4].CLK
ctl_clk => dataid_vector_pipe[6][5].CLK
ctl_clk => dataid_vector_pipe[6][6].CLK
ctl_clk => dataid_vector_pipe[6][7].CLK
ctl_clk => dataid_vector_pipe[6][8].CLK
ctl_clk => dataid_vector_pipe[6][9].CLK
ctl_clk => dataid_vector_pipe[6][10].CLK
ctl_clk => dataid_vector_pipe[6][11].CLK
ctl_clk => dataid_vector_pipe[6][12].CLK
ctl_clk => dataid_vector_pipe[6][13].CLK
ctl_clk => dataid_vector_pipe[6][14].CLK
ctl_clk => dataid_vector_pipe[6][15].CLK
ctl_clk => dataid_vector_pipe[7][0].CLK
ctl_clk => dataid_vector_pipe[7][1].CLK
ctl_clk => dataid_vector_pipe[7][2].CLK
ctl_clk => dataid_vector_pipe[7][3].CLK
ctl_clk => dataid_vector_pipe[7][4].CLK
ctl_clk => dataid_vector_pipe[7][5].CLK
ctl_clk => dataid_vector_pipe[7][6].CLK
ctl_clk => dataid_vector_pipe[7][7].CLK
ctl_clk => dataid_vector_pipe[7][8].CLK
ctl_clk => dataid_vector_pipe[7][9].CLK
ctl_clk => dataid_vector_pipe[7][10].CLK
ctl_clk => dataid_vector_pipe[7][11].CLK
ctl_clk => dataid_vector_pipe[7][12].CLK
ctl_clk => dataid_vector_pipe[7][13].CLK
ctl_clk => dataid_vector_pipe[7][14].CLK
ctl_clk => dataid_vector_pipe[7][15].CLK
ctl_clk => dataid_vector_pipe[8][0].CLK
ctl_clk => dataid_vector_pipe[8][1].CLK
ctl_clk => dataid_vector_pipe[8][2].CLK
ctl_clk => dataid_vector_pipe[8][3].CLK
ctl_clk => dataid_vector_pipe[8][4].CLK
ctl_clk => dataid_vector_pipe[8][5].CLK
ctl_clk => dataid_vector_pipe[8][6].CLK
ctl_clk => dataid_vector_pipe[8][7].CLK
ctl_clk => dataid_vector_pipe[8][8].CLK
ctl_clk => dataid_vector_pipe[8][9].CLK
ctl_clk => dataid_vector_pipe[8][10].CLK
ctl_clk => dataid_vector_pipe[8][11].CLK
ctl_clk => dataid_vector_pipe[8][12].CLK
ctl_clk => dataid_vector_pipe[8][13].CLK
ctl_clk => dataid_vector_pipe[8][14].CLK
ctl_clk => dataid_vector_pipe[8][15].CLK
ctl_clk => dataid_vector_pipe[9][0].CLK
ctl_clk => dataid_vector_pipe[9][1].CLK
ctl_clk => dataid_vector_pipe[9][2].CLK
ctl_clk => dataid_vector_pipe[9][3].CLK
ctl_clk => dataid_vector_pipe[9][4].CLK
ctl_clk => dataid_vector_pipe[9][5].CLK
ctl_clk => dataid_vector_pipe[9][6].CLK
ctl_clk => dataid_vector_pipe[9][7].CLK
ctl_clk => dataid_vector_pipe[9][8].CLK
ctl_clk => dataid_vector_pipe[9][9].CLK
ctl_clk => dataid_vector_pipe[9][10].CLK
ctl_clk => dataid_vector_pipe[9][11].CLK
ctl_clk => dataid_vector_pipe[9][12].CLK
ctl_clk => dataid_vector_pipe[9][13].CLK
ctl_clk => dataid_vector_pipe[9][14].CLK
ctl_clk => dataid_vector_pipe[9][15].CLK
ctl_clk => dataid_vector_pipe[10][0].CLK
ctl_clk => dataid_vector_pipe[10][1].CLK
ctl_clk => dataid_vector_pipe[10][2].CLK
ctl_clk => dataid_vector_pipe[10][3].CLK
ctl_clk => dataid_vector_pipe[10][4].CLK
ctl_clk => dataid_vector_pipe[10][5].CLK
ctl_clk => dataid_vector_pipe[10][6].CLK
ctl_clk => dataid_vector_pipe[10][7].CLK
ctl_clk => dataid_vector_pipe[10][8].CLK
ctl_clk => dataid_vector_pipe[10][9].CLK
ctl_clk => dataid_vector_pipe[10][10].CLK
ctl_clk => dataid_vector_pipe[10][11].CLK
ctl_clk => dataid_vector_pipe[10][12].CLK
ctl_clk => dataid_vector_pipe[10][13].CLK
ctl_clk => dataid_vector_pipe[10][14].CLK
ctl_clk => dataid_vector_pipe[10][15].CLK
ctl_clk => dataid_vector_pipe[11][0].CLK
ctl_clk => dataid_vector_pipe[11][1].CLK
ctl_clk => dataid_vector_pipe[11][2].CLK
ctl_clk => dataid_vector_pipe[11][3].CLK
ctl_clk => dataid_vector_pipe[11][4].CLK
ctl_clk => dataid_vector_pipe[11][5].CLK
ctl_clk => dataid_vector_pipe[11][6].CLK
ctl_clk => dataid_vector_pipe[11][7].CLK
ctl_clk => dataid_vector_pipe[11][8].CLK
ctl_clk => dataid_vector_pipe[11][9].CLK
ctl_clk => dataid_vector_pipe[11][10].CLK
ctl_clk => dataid_vector_pipe[11][11].CLK
ctl_clk => dataid_vector_pipe[11][12].CLK
ctl_clk => dataid_vector_pipe[11][13].CLK
ctl_clk => dataid_vector_pipe[11][14].CLK
ctl_clk => dataid_vector_pipe[11][15].CLK
ctl_clk => dataid_vector_pipe[12][0].CLK
ctl_clk => dataid_vector_pipe[12][1].CLK
ctl_clk => dataid_vector_pipe[12][2].CLK
ctl_clk => dataid_vector_pipe[12][3].CLK
ctl_clk => dataid_vector_pipe[12][4].CLK
ctl_clk => dataid_vector_pipe[12][5].CLK
ctl_clk => dataid_vector_pipe[12][6].CLK
ctl_clk => dataid_vector_pipe[12][7].CLK
ctl_clk => dataid_vector_pipe[12][8].CLK
ctl_clk => dataid_vector_pipe[12][9].CLK
ctl_clk => dataid_vector_pipe[12][10].CLK
ctl_clk => dataid_vector_pipe[12][11].CLK
ctl_clk => dataid_vector_pipe[12][12].CLK
ctl_clk => dataid_vector_pipe[12][13].CLK
ctl_clk => dataid_vector_pipe[12][14].CLK
ctl_clk => dataid_vector_pipe[12][15].CLK
ctl_clk => dataid_vector_pipe[13][0].CLK
ctl_clk => dataid_vector_pipe[13][1].CLK
ctl_clk => dataid_vector_pipe[13][2].CLK
ctl_clk => dataid_vector_pipe[13][3].CLK
ctl_clk => dataid_vector_pipe[13][4].CLK
ctl_clk => dataid_vector_pipe[13][5].CLK
ctl_clk => dataid_vector_pipe[13][6].CLK
ctl_clk => dataid_vector_pipe[13][7].CLK
ctl_clk => dataid_vector_pipe[13][8].CLK
ctl_clk => dataid_vector_pipe[13][9].CLK
ctl_clk => dataid_vector_pipe[13][10].CLK
ctl_clk => dataid_vector_pipe[13][11].CLK
ctl_clk => dataid_vector_pipe[13][12].CLK
ctl_clk => dataid_vector_pipe[13][13].CLK
ctl_clk => dataid_vector_pipe[13][14].CLK
ctl_clk => dataid_vector_pipe[13][15].CLK
ctl_clk => dataid_vector_pipe[14][0].CLK
ctl_clk => dataid_vector_pipe[14][1].CLK
ctl_clk => dataid_vector_pipe[14][2].CLK
ctl_clk => dataid_vector_pipe[14][3].CLK
ctl_clk => dataid_vector_pipe[14][4].CLK
ctl_clk => dataid_vector_pipe[14][5].CLK
ctl_clk => dataid_vector_pipe[14][6].CLK
ctl_clk => dataid_vector_pipe[14][7].CLK
ctl_clk => dataid_vector_pipe[14][8].CLK
ctl_clk => dataid_vector_pipe[14][9].CLK
ctl_clk => dataid_vector_pipe[14][10].CLK
ctl_clk => dataid_vector_pipe[14][11].CLK
ctl_clk => dataid_vector_pipe[14][12].CLK
ctl_clk => dataid_vector_pipe[14][13].CLK
ctl_clk => dataid_vector_pipe[14][14].CLK
ctl_clk => dataid_vector_pipe[14][15].CLK
ctl_clk => dataid_vector_pipe[15][0].CLK
ctl_clk => dataid_vector_pipe[15][1].CLK
ctl_clk => dataid_vector_pipe[15][2].CLK
ctl_clk => dataid_vector_pipe[15][3].CLK
ctl_clk => dataid_vector_pipe[15][4].CLK
ctl_clk => dataid_vector_pipe[15][5].CLK
ctl_clk => dataid_vector_pipe[15][6].CLK
ctl_clk => dataid_vector_pipe[15][7].CLK
ctl_clk => dataid_vector_pipe[15][8].CLK
ctl_clk => dataid_vector_pipe[15][9].CLK
ctl_clk => dataid_vector_pipe[15][10].CLK
ctl_clk => dataid_vector_pipe[15][11].CLK
ctl_clk => dataid_vector_pipe[15][12].CLK
ctl_clk => dataid_vector_pipe[15][13].CLK
ctl_clk => dataid_vector_pipe[15][14].CLK
ctl_clk => dataid_vector_pipe[15][15].CLK
ctl_clk => dataid_vector_pipe[16][0].CLK
ctl_clk => dataid_vector_pipe[16][1].CLK
ctl_clk => dataid_vector_pipe[16][2].CLK
ctl_clk => dataid_vector_pipe[16][3].CLK
ctl_clk => dataid_vector_pipe[16][4].CLK
ctl_clk => dataid_vector_pipe[16][5].CLK
ctl_clk => dataid_vector_pipe[16][6].CLK
ctl_clk => dataid_vector_pipe[16][7].CLK
ctl_clk => dataid_vector_pipe[16][8].CLK
ctl_clk => dataid_vector_pipe[16][9].CLK
ctl_clk => dataid_vector_pipe[16][10].CLK
ctl_clk => dataid_vector_pipe[16][11].CLK
ctl_clk => dataid_vector_pipe[16][12].CLK
ctl_clk => dataid_vector_pipe[16][13].CLK
ctl_clk => dataid_vector_pipe[16][14].CLK
ctl_clk => dataid_vector_pipe[16][15].CLK
ctl_clk => dataid_vector_pipe[17][0].CLK
ctl_clk => dataid_vector_pipe[17][1].CLK
ctl_clk => dataid_vector_pipe[17][2].CLK
ctl_clk => dataid_vector_pipe[17][3].CLK
ctl_clk => dataid_vector_pipe[17][4].CLK
ctl_clk => dataid_vector_pipe[17][5].CLK
ctl_clk => dataid_vector_pipe[17][6].CLK
ctl_clk => dataid_vector_pipe[17][7].CLK
ctl_clk => dataid_vector_pipe[17][8].CLK
ctl_clk => dataid_vector_pipe[17][9].CLK
ctl_clk => dataid_vector_pipe[17][10].CLK
ctl_clk => dataid_vector_pipe[17][11].CLK
ctl_clk => dataid_vector_pipe[17][12].CLK
ctl_clk => dataid_vector_pipe[17][13].CLK
ctl_clk => dataid_vector_pipe[17][14].CLK
ctl_clk => dataid_vector_pipe[17][15].CLK
ctl_clk => dataid_vector_pipe[18][0].CLK
ctl_clk => dataid_vector_pipe[18][1].CLK
ctl_clk => dataid_vector_pipe[18][2].CLK
ctl_clk => dataid_vector_pipe[18][3].CLK
ctl_clk => dataid_vector_pipe[18][4].CLK
ctl_clk => dataid_vector_pipe[18][5].CLK
ctl_clk => dataid_vector_pipe[18][6].CLK
ctl_clk => dataid_vector_pipe[18][7].CLK
ctl_clk => dataid_vector_pipe[18][8].CLK
ctl_clk => dataid_vector_pipe[18][9].CLK
ctl_clk => dataid_vector_pipe[18][10].CLK
ctl_clk => dataid_vector_pipe[18][11].CLK
ctl_clk => dataid_vector_pipe[18][12].CLK
ctl_clk => dataid_vector_pipe[18][13].CLK
ctl_clk => dataid_vector_pipe[18][14].CLK
ctl_clk => dataid_vector_pipe[18][15].CLK
ctl_clk => dataid_vector_pipe[19][0].CLK
ctl_clk => dataid_vector_pipe[19][1].CLK
ctl_clk => dataid_vector_pipe[19][2].CLK
ctl_clk => dataid_vector_pipe[19][3].CLK
ctl_clk => dataid_vector_pipe[19][4].CLK
ctl_clk => dataid_vector_pipe[19][5].CLK
ctl_clk => dataid_vector_pipe[19][6].CLK
ctl_clk => dataid_vector_pipe[19][7].CLK
ctl_clk => dataid_vector_pipe[19][8].CLK
ctl_clk => dataid_vector_pipe[19][9].CLK
ctl_clk => dataid_vector_pipe[19][10].CLK
ctl_clk => dataid_vector_pipe[19][11].CLK
ctl_clk => dataid_vector_pipe[19][12].CLK
ctl_clk => dataid_vector_pipe[19][13].CLK
ctl_clk => dataid_vector_pipe[19][14].CLK
ctl_clk => dataid_vector_pipe[19][15].CLK
ctl_clk => dataid_vector_pipe[20][0].CLK
ctl_clk => dataid_vector_pipe[20][1].CLK
ctl_clk => dataid_vector_pipe[20][2].CLK
ctl_clk => dataid_vector_pipe[20][3].CLK
ctl_clk => dataid_vector_pipe[20][4].CLK
ctl_clk => dataid_vector_pipe[20][5].CLK
ctl_clk => dataid_vector_pipe[20][6].CLK
ctl_clk => dataid_vector_pipe[20][7].CLK
ctl_clk => dataid_vector_pipe[20][8].CLK
ctl_clk => dataid_vector_pipe[20][9].CLK
ctl_clk => dataid_vector_pipe[20][10].CLK
ctl_clk => dataid_vector_pipe[20][11].CLK
ctl_clk => dataid_vector_pipe[20][12].CLK
ctl_clk => dataid_vector_pipe[20][13].CLK
ctl_clk => dataid_vector_pipe[20][14].CLK
ctl_clk => dataid_vector_pipe[20][15].CLK
ctl_clk => dataid_vector_pipe[21][0].CLK
ctl_clk => dataid_vector_pipe[21][1].CLK
ctl_clk => dataid_vector_pipe[21][2].CLK
ctl_clk => dataid_vector_pipe[21][3].CLK
ctl_clk => dataid_vector_pipe[21][4].CLK
ctl_clk => dataid_vector_pipe[21][5].CLK
ctl_clk => dataid_vector_pipe[21][6].CLK
ctl_clk => dataid_vector_pipe[21][7].CLK
ctl_clk => dataid_vector_pipe[21][8].CLK
ctl_clk => dataid_vector_pipe[21][9].CLK
ctl_clk => dataid_vector_pipe[21][10].CLK
ctl_clk => dataid_vector_pipe[21][11].CLK
ctl_clk => dataid_vector_pipe[21][12].CLK
ctl_clk => dataid_vector_pipe[21][13].CLK
ctl_clk => dataid_vector_pipe[21][14].CLK
ctl_clk => dataid_vector_pipe[21][15].CLK
ctl_clk => dataid_vector_pipe[22][0].CLK
ctl_clk => dataid_vector_pipe[22][1].CLK
ctl_clk => dataid_vector_pipe[22][2].CLK
ctl_clk => dataid_vector_pipe[22][3].CLK
ctl_clk => dataid_vector_pipe[22][4].CLK
ctl_clk => dataid_vector_pipe[22][5].CLK
ctl_clk => dataid_vector_pipe[22][6].CLK
ctl_clk => dataid_vector_pipe[22][7].CLK
ctl_clk => dataid_vector_pipe[22][8].CLK
ctl_clk => dataid_vector_pipe[22][9].CLK
ctl_clk => dataid_vector_pipe[22][10].CLK
ctl_clk => dataid_vector_pipe[22][11].CLK
ctl_clk => dataid_vector_pipe[22][12].CLK
ctl_clk => dataid_vector_pipe[22][13].CLK
ctl_clk => dataid_vector_pipe[22][14].CLK
ctl_clk => dataid_vector_pipe[22][15].CLK
ctl_clk => dataid_vector_pipe[23][0].CLK
ctl_clk => dataid_vector_pipe[23][1].CLK
ctl_clk => dataid_vector_pipe[23][2].CLK
ctl_clk => dataid_vector_pipe[23][3].CLK
ctl_clk => dataid_vector_pipe[23][4].CLK
ctl_clk => dataid_vector_pipe[23][5].CLK
ctl_clk => dataid_vector_pipe[23][6].CLK
ctl_clk => dataid_vector_pipe[23][7].CLK
ctl_clk => dataid_vector_pipe[23][8].CLK
ctl_clk => dataid_vector_pipe[23][9].CLK
ctl_clk => dataid_vector_pipe[23][10].CLK
ctl_clk => dataid_vector_pipe[23][11].CLK
ctl_clk => dataid_vector_pipe[23][12].CLK
ctl_clk => dataid_vector_pipe[23][13].CLK
ctl_clk => dataid_vector_pipe[23][14].CLK
ctl_clk => dataid_vector_pipe[23][15].CLK
ctl_clk => dataid_vector_pipe[24][0].CLK
ctl_clk => dataid_vector_pipe[24][1].CLK
ctl_clk => dataid_vector_pipe[24][2].CLK
ctl_clk => dataid_vector_pipe[24][3].CLK
ctl_clk => dataid_vector_pipe[24][4].CLK
ctl_clk => dataid_vector_pipe[24][5].CLK
ctl_clk => dataid_vector_pipe[24][6].CLK
ctl_clk => dataid_vector_pipe[24][7].CLK
ctl_clk => dataid_vector_pipe[24][8].CLK
ctl_clk => dataid_vector_pipe[24][9].CLK
ctl_clk => dataid_vector_pipe[24][10].CLK
ctl_clk => dataid_vector_pipe[24][11].CLK
ctl_clk => dataid_vector_pipe[24][12].CLK
ctl_clk => dataid_vector_pipe[24][13].CLK
ctl_clk => dataid_vector_pipe[24][14].CLK
ctl_clk => dataid_vector_pipe[24][15].CLK
ctl_clk => dataid_vector_pipe[25][0].CLK
ctl_clk => dataid_vector_pipe[25][1].CLK
ctl_clk => dataid_vector_pipe[25][2].CLK
ctl_clk => dataid_vector_pipe[25][3].CLK
ctl_clk => dataid_vector_pipe[25][4].CLK
ctl_clk => dataid_vector_pipe[25][5].CLK
ctl_clk => dataid_vector_pipe[25][6].CLK
ctl_clk => dataid_vector_pipe[25][7].CLK
ctl_clk => dataid_vector_pipe[25][8].CLK
ctl_clk => dataid_vector_pipe[25][9].CLK
ctl_clk => dataid_vector_pipe[25][10].CLK
ctl_clk => dataid_vector_pipe[25][11].CLK
ctl_clk => dataid_vector_pipe[25][12].CLK
ctl_clk => dataid_vector_pipe[25][13].CLK
ctl_clk => dataid_vector_pipe[25][14].CLK
ctl_clk => dataid_vector_pipe[25][15].CLK
ctl_clk => dataid_vector_pipe[26][0].CLK
ctl_clk => dataid_vector_pipe[26][1].CLK
ctl_clk => dataid_vector_pipe[26][2].CLK
ctl_clk => dataid_vector_pipe[26][3].CLK
ctl_clk => dataid_vector_pipe[26][4].CLK
ctl_clk => dataid_vector_pipe[26][5].CLK
ctl_clk => dataid_vector_pipe[26][6].CLK
ctl_clk => dataid_vector_pipe[26][7].CLK
ctl_clk => dataid_vector_pipe[26][8].CLK
ctl_clk => dataid_vector_pipe[26][9].CLK
ctl_clk => dataid_vector_pipe[26][10].CLK
ctl_clk => dataid_vector_pipe[26][11].CLK
ctl_clk => dataid_vector_pipe[26][12].CLK
ctl_clk => dataid_vector_pipe[26][13].CLK
ctl_clk => dataid_vector_pipe[26][14].CLK
ctl_clk => dataid_vector_pipe[26][15].CLK
ctl_clk => dataid_vector_pipe[27][0].CLK
ctl_clk => dataid_vector_pipe[27][1].CLK
ctl_clk => dataid_vector_pipe[27][2].CLK
ctl_clk => dataid_vector_pipe[27][3].CLK
ctl_clk => dataid_vector_pipe[27][4].CLK
ctl_clk => dataid_vector_pipe[27][5].CLK
ctl_clk => dataid_vector_pipe[27][6].CLK
ctl_clk => dataid_vector_pipe[27][7].CLK
ctl_clk => dataid_vector_pipe[27][8].CLK
ctl_clk => dataid_vector_pipe[27][9].CLK
ctl_clk => dataid_vector_pipe[27][10].CLK
ctl_clk => dataid_vector_pipe[27][11].CLK
ctl_clk => dataid_vector_pipe[27][12].CLK
ctl_clk => dataid_vector_pipe[27][13].CLK
ctl_clk => dataid_vector_pipe[27][14].CLK
ctl_clk => dataid_vector_pipe[27][15].CLK
ctl_clk => dataid_vector_pipe[28][0].CLK
ctl_clk => dataid_vector_pipe[28][1].CLK
ctl_clk => dataid_vector_pipe[28][2].CLK
ctl_clk => dataid_vector_pipe[28][3].CLK
ctl_clk => dataid_vector_pipe[28][4].CLK
ctl_clk => dataid_vector_pipe[28][5].CLK
ctl_clk => dataid_vector_pipe[28][6].CLK
ctl_clk => dataid_vector_pipe[28][7].CLK
ctl_clk => dataid_vector_pipe[28][8].CLK
ctl_clk => dataid_vector_pipe[28][9].CLK
ctl_clk => dataid_vector_pipe[28][10].CLK
ctl_clk => dataid_vector_pipe[28][11].CLK
ctl_clk => dataid_vector_pipe[28][12].CLK
ctl_clk => dataid_vector_pipe[28][13].CLK
ctl_clk => dataid_vector_pipe[28][14].CLK
ctl_clk => dataid_vector_pipe[28][15].CLK
ctl_clk => dataid_vector_pipe[29][0].CLK
ctl_clk => dataid_vector_pipe[29][1].CLK
ctl_clk => dataid_vector_pipe[29][2].CLK
ctl_clk => dataid_vector_pipe[29][3].CLK
ctl_clk => dataid_vector_pipe[29][4].CLK
ctl_clk => dataid_vector_pipe[29][5].CLK
ctl_clk => dataid_vector_pipe[29][6].CLK
ctl_clk => dataid_vector_pipe[29][7].CLK
ctl_clk => dataid_vector_pipe[29][8].CLK
ctl_clk => dataid_vector_pipe[29][9].CLK
ctl_clk => dataid_vector_pipe[29][10].CLK
ctl_clk => dataid_vector_pipe[29][11].CLK
ctl_clk => dataid_vector_pipe[29][12].CLK
ctl_clk => dataid_vector_pipe[29][13].CLK
ctl_clk => dataid_vector_pipe[29][14].CLK
ctl_clk => dataid_vector_pipe[29][15].CLK
ctl_clk => dataid_vector_pipe[30][0].CLK
ctl_clk => dataid_vector_pipe[30][1].CLK
ctl_clk => dataid_vector_pipe[30][2].CLK
ctl_clk => dataid_vector_pipe[30][3].CLK
ctl_clk => dataid_vector_pipe[30][4].CLK
ctl_clk => dataid_vector_pipe[30][5].CLK
ctl_clk => dataid_vector_pipe[30][6].CLK
ctl_clk => dataid_vector_pipe[30][7].CLK
ctl_clk => dataid_vector_pipe[30][8].CLK
ctl_clk => dataid_vector_pipe[30][9].CLK
ctl_clk => dataid_vector_pipe[30][10].CLK
ctl_clk => dataid_vector_pipe[30][11].CLK
ctl_clk => dataid_vector_pipe[30][12].CLK
ctl_clk => dataid_vector_pipe[30][13].CLK
ctl_clk => dataid_vector_pipe[30][14].CLK
ctl_clk => dataid_vector_pipe[30][15].CLK
ctl_clk => dataid_vector_pipe[31][0].CLK
ctl_clk => dataid_vector_pipe[31][1].CLK
ctl_clk => dataid_vector_pipe[31][2].CLK
ctl_clk => dataid_vector_pipe[31][3].CLK
ctl_clk => dataid_vector_pipe[31][4].CLK
ctl_clk => dataid_vector_pipe[31][5].CLK
ctl_clk => dataid_vector_pipe[31][6].CLK
ctl_clk => dataid_vector_pipe[31][7].CLK
ctl_clk => dataid_vector_pipe[31][8].CLK
ctl_clk => dataid_vector_pipe[31][9].CLK
ctl_clk => dataid_vector_pipe[31][10].CLK
ctl_clk => dataid_vector_pipe[31][11].CLK
ctl_clk => dataid_vector_pipe[31][12].CLK
ctl_clk => dataid_vector_pipe[31][13].CLK
ctl_clk => dataid_vector_pipe[31][14].CLK
ctl_clk => dataid_vector_pipe[31][15].CLK
ctl_clk => dataid_pipe[0][0].CLK
ctl_clk => dataid_pipe[0][1].CLK
ctl_clk => dataid_pipe[0][2].CLK
ctl_clk => dataid_pipe[0][3].CLK
ctl_clk => dataid_pipe[1][0].CLK
ctl_clk => dataid_pipe[1][1].CLK
ctl_clk => dataid_pipe[1][2].CLK
ctl_clk => dataid_pipe[1][3].CLK
ctl_clk => dataid_pipe[2][0].CLK
ctl_clk => dataid_pipe[2][1].CLK
ctl_clk => dataid_pipe[2][2].CLK
ctl_clk => dataid_pipe[2][3].CLK
ctl_clk => dataid_pipe[3][0].CLK
ctl_clk => dataid_pipe[3][1].CLK
ctl_clk => dataid_pipe[3][2].CLK
ctl_clk => dataid_pipe[3][3].CLK
ctl_clk => dataid_pipe[4][0].CLK
ctl_clk => dataid_pipe[4][1].CLK
ctl_clk => dataid_pipe[4][2].CLK
ctl_clk => dataid_pipe[4][3].CLK
ctl_clk => dataid_pipe[5][0].CLK
ctl_clk => dataid_pipe[5][1].CLK
ctl_clk => dataid_pipe[5][2].CLK
ctl_clk => dataid_pipe[5][3].CLK
ctl_clk => dataid_pipe[6][0].CLK
ctl_clk => dataid_pipe[6][1].CLK
ctl_clk => dataid_pipe[6][2].CLK
ctl_clk => dataid_pipe[6][3].CLK
ctl_clk => dataid_pipe[7][0].CLK
ctl_clk => dataid_pipe[7][1].CLK
ctl_clk => dataid_pipe[7][2].CLK
ctl_clk => dataid_pipe[7][3].CLK
ctl_clk => dataid_pipe[8][0].CLK
ctl_clk => dataid_pipe[8][1].CLK
ctl_clk => dataid_pipe[8][2].CLK
ctl_clk => dataid_pipe[8][3].CLK
ctl_clk => dataid_pipe[9][0].CLK
ctl_clk => dataid_pipe[9][1].CLK
ctl_clk => dataid_pipe[9][2].CLK
ctl_clk => dataid_pipe[9][3].CLK
ctl_clk => dataid_pipe[10][0].CLK
ctl_clk => dataid_pipe[10][1].CLK
ctl_clk => dataid_pipe[10][2].CLK
ctl_clk => dataid_pipe[10][3].CLK
ctl_clk => dataid_pipe[11][0].CLK
ctl_clk => dataid_pipe[11][1].CLK
ctl_clk => dataid_pipe[11][2].CLK
ctl_clk => dataid_pipe[11][3].CLK
ctl_clk => dataid_pipe[12][0].CLK
ctl_clk => dataid_pipe[12][1].CLK
ctl_clk => dataid_pipe[12][2].CLK
ctl_clk => dataid_pipe[12][3].CLK
ctl_clk => dataid_pipe[13][0].CLK
ctl_clk => dataid_pipe[13][1].CLK
ctl_clk => dataid_pipe[13][2].CLK
ctl_clk => dataid_pipe[13][3].CLK
ctl_clk => dataid_pipe[14][0].CLK
ctl_clk => dataid_pipe[14][1].CLK
ctl_clk => dataid_pipe[14][2].CLK
ctl_clk => dataid_pipe[14][3].CLK
ctl_clk => dataid_pipe[15][0].CLK
ctl_clk => dataid_pipe[15][1].CLK
ctl_clk => dataid_pipe[15][2].CLK
ctl_clk => dataid_pipe[15][3].CLK
ctl_clk => dataid_pipe[16][0].CLK
ctl_clk => dataid_pipe[16][1].CLK
ctl_clk => dataid_pipe[16][2].CLK
ctl_clk => dataid_pipe[16][3].CLK
ctl_clk => dataid_pipe[17][0].CLK
ctl_clk => dataid_pipe[17][1].CLK
ctl_clk => dataid_pipe[17][2].CLK
ctl_clk => dataid_pipe[17][3].CLK
ctl_clk => dataid_pipe[18][0].CLK
ctl_clk => dataid_pipe[18][1].CLK
ctl_clk => dataid_pipe[18][2].CLK
ctl_clk => dataid_pipe[18][3].CLK
ctl_clk => dataid_pipe[19][0].CLK
ctl_clk => dataid_pipe[19][1].CLK
ctl_clk => dataid_pipe[19][2].CLK
ctl_clk => dataid_pipe[19][3].CLK
ctl_clk => dataid_pipe[20][0].CLK
ctl_clk => dataid_pipe[20][1].CLK
ctl_clk => dataid_pipe[20][2].CLK
ctl_clk => dataid_pipe[20][3].CLK
ctl_clk => dataid_pipe[21][0].CLK
ctl_clk => dataid_pipe[21][1].CLK
ctl_clk => dataid_pipe[21][2].CLK
ctl_clk => dataid_pipe[21][3].CLK
ctl_clk => dataid_pipe[22][0].CLK
ctl_clk => dataid_pipe[22][1].CLK
ctl_clk => dataid_pipe[22][2].CLK
ctl_clk => dataid_pipe[22][3].CLK
ctl_clk => dataid_pipe[23][0].CLK
ctl_clk => dataid_pipe[23][1].CLK
ctl_clk => dataid_pipe[23][2].CLK
ctl_clk => dataid_pipe[23][3].CLK
ctl_clk => dataid_pipe[24][0].CLK
ctl_clk => dataid_pipe[24][1].CLK
ctl_clk => dataid_pipe[24][2].CLK
ctl_clk => dataid_pipe[24][3].CLK
ctl_clk => dataid_pipe[25][0].CLK
ctl_clk => dataid_pipe[25][1].CLK
ctl_clk => dataid_pipe[25][2].CLK
ctl_clk => dataid_pipe[25][3].CLK
ctl_clk => dataid_pipe[26][0].CLK
ctl_clk => dataid_pipe[26][1].CLK
ctl_clk => dataid_pipe[26][2].CLK
ctl_clk => dataid_pipe[26][3].CLK
ctl_clk => dataid_pipe[27][0].CLK
ctl_clk => dataid_pipe[27][1].CLK
ctl_clk => dataid_pipe[27][2].CLK
ctl_clk => dataid_pipe[27][3].CLK
ctl_clk => dataid_pipe[28][0].CLK
ctl_clk => dataid_pipe[28][1].CLK
ctl_clk => dataid_pipe[28][2].CLK
ctl_clk => dataid_pipe[28][3].CLK
ctl_clk => dataid_pipe[29][0].CLK
ctl_clk => dataid_pipe[29][1].CLK
ctl_clk => dataid_pipe[29][2].CLK
ctl_clk => dataid_pipe[29][3].CLK
ctl_clk => dataid_pipe[30][0].CLK
ctl_clk => dataid_pipe[30][1].CLK
ctl_clk => dataid_pipe[30][2].CLK
ctl_clk => dataid_pipe[30][3].CLK
ctl_clk => dataid_pipe[31][0].CLK
ctl_clk => dataid_pipe[31][1].CLK
ctl_clk => dataid_pipe[31][2].CLK
ctl_clk => dataid_pipe[31][3].CLK
ctl_clk => rdwr_data_valid_pipe[0].CLK
ctl_clk => rdwr_data_valid_pipe[1].CLK
ctl_clk => rdwr_data_valid_pipe[2].CLK
ctl_clk => rdwr_data_valid_pipe[3].CLK
ctl_clk => rdwr_data_valid_pipe[4].CLK
ctl_clk => rdwr_data_valid_pipe[5].CLK
ctl_clk => rdwr_data_valid_pipe[6].CLK
ctl_clk => rdwr_data_valid_pipe[7].CLK
ctl_clk => rdwr_data_valid_pipe[8].CLK
ctl_clk => rdwr_data_valid_pipe[9].CLK
ctl_clk => rdwr_data_valid_pipe[10].CLK
ctl_clk => rdwr_data_valid_pipe[11].CLK
ctl_clk => rdwr_data_valid_pipe[12].CLK
ctl_clk => rdwr_data_valid_pipe[13].CLK
ctl_clk => rdwr_data_valid_pipe[14].CLK
ctl_clk => rdwr_data_valid_pipe[15].CLK
ctl_clk => rdwr_data_valid_pipe[16].CLK
ctl_clk => rdwr_data_valid_pipe[17].CLK
ctl_clk => rdwr_data_valid_pipe[18].CLK
ctl_clk => rdwr_data_valid_pipe[19].CLK
ctl_clk => rdwr_data_valid_pipe[20].CLK
ctl_clk => rdwr_data_valid_pipe[21].CLK
ctl_clk => rdwr_data_valid_pipe[22].CLK
ctl_clk => rdwr_data_valid_pipe[23].CLK
ctl_clk => rdwr_data_valid_pipe[24].CLK
ctl_clk => rdwr_data_valid_pipe[25].CLK
ctl_clk => rdwr_data_valid_pipe[26].CLK
ctl_clk => rdwr_data_valid_pipe[27].CLK
ctl_clk => rdwr_data_valid_pipe[28].CLK
ctl_clk => rdwr_data_valid_pipe[29].CLK
ctl_clk => rdwr_data_valid_pipe[30].CLK
ctl_clk => rdwr_data_valid_pipe[31].CLK
ctl_clk => doing_write_pipe[0].CLK
ctl_clk => doing_write_pipe[1].CLK
ctl_clk => doing_write_pipe[2].CLK
ctl_clk => doing_write_pipe[3].CLK
ctl_clk => doing_write_pipe[4].CLK
ctl_clk => doing_write_pipe[5].CLK
ctl_clk => doing_write_pipe[6].CLK
ctl_clk => doing_write_pipe[7].CLK
ctl_clk => doing_write_pipe[8].CLK
ctl_clk => doing_write_pipe[9].CLK
ctl_clk => doing_write_pipe[10].CLK
ctl_clk => doing_write_pipe[11].CLK
ctl_clk => doing_write_pipe[12].CLK
ctl_clk => doing_write_pipe[13].CLK
ctl_clk => doing_write_pipe[14].CLK
ctl_clk => doing_write_pipe[15].CLK
ctl_clk => doing_write_pipe[16].CLK
ctl_clk => doing_write_pipe[17].CLK
ctl_clk => doing_write_pipe[18].CLK
ctl_clk => doing_write_pipe[19].CLK
ctl_clk => doing_write_pipe[20].CLK
ctl_clk => doing_write_pipe[21].CLK
ctl_clk => doing_write_pipe[22].CLK
ctl_clk => doing_write_pipe[23].CLK
ctl_clk => doing_write_pipe[24].CLK
ctl_clk => doing_write_pipe[25].CLK
ctl_clk => doing_write_pipe[26].CLK
ctl_clk => doing_write_pipe[27].CLK
ctl_clk => doing_write_pipe[28].CLK
ctl_clk => doing_write_pipe[29].CLK
ctl_clk => doing_write_pipe[30].CLK
ctl_clk => doing_write_pipe[31].CLK
ctl_clk => int_afi_doing_read_full_r[0].CLK
ctl_clk => int_afi_doing_read_full_r[1].CLK
ctl_clk => int_afi_doing_read_r[0].CLK
ctl_clk => int_afi_doing_read_r[1].CLK
ctl_clk => doing_read_full_r.CLK
ctl_clk => doing_read_r.CLK
ctl_clk => cfg_output_regd_for_wdata_path[0].CLK
ctl_clk => cfg_output_regd_for_wdata_path[1].CLK
ctl_clk => cfg_output_regd_for_afi_output[0]~reg0.CLK
ctl_clk => cfg_output_regd_for_afi_output[1]~reg0.CLK
ctl_reset_n => dataid_vector_pipe[0][0].ACLR
ctl_reset_n => dataid_vector_pipe[0][1].ACLR
ctl_reset_n => dataid_vector_pipe[0][2].ACLR
ctl_reset_n => dataid_vector_pipe[0][3].ACLR
ctl_reset_n => dataid_vector_pipe[0][4].ACLR
ctl_reset_n => dataid_vector_pipe[0][5].ACLR
ctl_reset_n => dataid_vector_pipe[0][6].ACLR
ctl_reset_n => dataid_vector_pipe[0][7].ACLR
ctl_reset_n => dataid_vector_pipe[0][8].ACLR
ctl_reset_n => dataid_vector_pipe[0][9].ACLR
ctl_reset_n => dataid_vector_pipe[0][10].ACLR
ctl_reset_n => dataid_vector_pipe[0][11].ACLR
ctl_reset_n => dataid_vector_pipe[0][12].ACLR
ctl_reset_n => dataid_vector_pipe[0][13].ACLR
ctl_reset_n => dataid_vector_pipe[0][14].ACLR
ctl_reset_n => dataid_vector_pipe[0][15].ACLR
ctl_reset_n => dataid_vector_pipe[1][0].ACLR
ctl_reset_n => dataid_vector_pipe[1][1].ACLR
ctl_reset_n => dataid_vector_pipe[1][2].ACLR
ctl_reset_n => dataid_vector_pipe[1][3].ACLR
ctl_reset_n => dataid_vector_pipe[1][4].ACLR
ctl_reset_n => dataid_vector_pipe[1][5].ACLR
ctl_reset_n => dataid_vector_pipe[1][6].ACLR
ctl_reset_n => dataid_vector_pipe[1][7].ACLR
ctl_reset_n => dataid_vector_pipe[1][8].ACLR
ctl_reset_n => dataid_vector_pipe[1][9].ACLR
ctl_reset_n => dataid_vector_pipe[1][10].ACLR
ctl_reset_n => dataid_vector_pipe[1][11].ACLR
ctl_reset_n => dataid_vector_pipe[1][12].ACLR
ctl_reset_n => dataid_vector_pipe[1][13].ACLR
ctl_reset_n => dataid_vector_pipe[1][14].ACLR
ctl_reset_n => dataid_vector_pipe[1][15].ACLR
ctl_reset_n => dataid_vector_pipe[2][0].ACLR
ctl_reset_n => dataid_vector_pipe[2][1].ACLR
ctl_reset_n => dataid_vector_pipe[2][2].ACLR
ctl_reset_n => dataid_vector_pipe[2][3].ACLR
ctl_reset_n => dataid_vector_pipe[2][4].ACLR
ctl_reset_n => dataid_vector_pipe[2][5].ACLR
ctl_reset_n => dataid_vector_pipe[2][6].ACLR
ctl_reset_n => dataid_vector_pipe[2][7].ACLR
ctl_reset_n => dataid_vector_pipe[2][8].ACLR
ctl_reset_n => dataid_vector_pipe[2][9].ACLR
ctl_reset_n => dataid_vector_pipe[2][10].ACLR
ctl_reset_n => dataid_vector_pipe[2][11].ACLR
ctl_reset_n => dataid_vector_pipe[2][12].ACLR
ctl_reset_n => dataid_vector_pipe[2][13].ACLR
ctl_reset_n => dataid_vector_pipe[2][14].ACLR
ctl_reset_n => dataid_vector_pipe[2][15].ACLR
ctl_reset_n => dataid_vector_pipe[3][0].ACLR
ctl_reset_n => dataid_vector_pipe[3][1].ACLR
ctl_reset_n => dataid_vector_pipe[3][2].ACLR
ctl_reset_n => dataid_vector_pipe[3][3].ACLR
ctl_reset_n => dataid_vector_pipe[3][4].ACLR
ctl_reset_n => dataid_vector_pipe[3][5].ACLR
ctl_reset_n => dataid_vector_pipe[3][6].ACLR
ctl_reset_n => dataid_vector_pipe[3][7].ACLR
ctl_reset_n => dataid_vector_pipe[3][8].ACLR
ctl_reset_n => dataid_vector_pipe[3][9].ACLR
ctl_reset_n => dataid_vector_pipe[3][10].ACLR
ctl_reset_n => dataid_vector_pipe[3][11].ACLR
ctl_reset_n => dataid_vector_pipe[3][12].ACLR
ctl_reset_n => dataid_vector_pipe[3][13].ACLR
ctl_reset_n => dataid_vector_pipe[3][14].ACLR
ctl_reset_n => dataid_vector_pipe[3][15].ACLR
ctl_reset_n => dataid_vector_pipe[4][0].ACLR
ctl_reset_n => dataid_vector_pipe[4][1].ACLR
ctl_reset_n => dataid_vector_pipe[4][2].ACLR
ctl_reset_n => dataid_vector_pipe[4][3].ACLR
ctl_reset_n => dataid_vector_pipe[4][4].ACLR
ctl_reset_n => dataid_vector_pipe[4][5].ACLR
ctl_reset_n => dataid_vector_pipe[4][6].ACLR
ctl_reset_n => dataid_vector_pipe[4][7].ACLR
ctl_reset_n => dataid_vector_pipe[4][8].ACLR
ctl_reset_n => dataid_vector_pipe[4][9].ACLR
ctl_reset_n => dataid_vector_pipe[4][10].ACLR
ctl_reset_n => dataid_vector_pipe[4][11].ACLR
ctl_reset_n => dataid_vector_pipe[4][12].ACLR
ctl_reset_n => dataid_vector_pipe[4][13].ACLR
ctl_reset_n => dataid_vector_pipe[4][14].ACLR
ctl_reset_n => dataid_vector_pipe[4][15].ACLR
ctl_reset_n => dataid_vector_pipe[5][0].ACLR
ctl_reset_n => dataid_vector_pipe[5][1].ACLR
ctl_reset_n => dataid_vector_pipe[5][2].ACLR
ctl_reset_n => dataid_vector_pipe[5][3].ACLR
ctl_reset_n => dataid_vector_pipe[5][4].ACLR
ctl_reset_n => dataid_vector_pipe[5][5].ACLR
ctl_reset_n => dataid_vector_pipe[5][6].ACLR
ctl_reset_n => dataid_vector_pipe[5][7].ACLR
ctl_reset_n => dataid_vector_pipe[5][8].ACLR
ctl_reset_n => dataid_vector_pipe[5][9].ACLR
ctl_reset_n => dataid_vector_pipe[5][10].ACLR
ctl_reset_n => dataid_vector_pipe[5][11].ACLR
ctl_reset_n => dataid_vector_pipe[5][12].ACLR
ctl_reset_n => dataid_vector_pipe[5][13].ACLR
ctl_reset_n => dataid_vector_pipe[5][14].ACLR
ctl_reset_n => dataid_vector_pipe[5][15].ACLR
ctl_reset_n => dataid_vector_pipe[6][0].ACLR
ctl_reset_n => dataid_vector_pipe[6][1].ACLR
ctl_reset_n => dataid_vector_pipe[6][2].ACLR
ctl_reset_n => dataid_vector_pipe[6][3].ACLR
ctl_reset_n => dataid_vector_pipe[6][4].ACLR
ctl_reset_n => dataid_vector_pipe[6][5].ACLR
ctl_reset_n => dataid_vector_pipe[6][6].ACLR
ctl_reset_n => dataid_vector_pipe[6][7].ACLR
ctl_reset_n => dataid_vector_pipe[6][8].ACLR
ctl_reset_n => dataid_vector_pipe[6][9].ACLR
ctl_reset_n => dataid_vector_pipe[6][10].ACLR
ctl_reset_n => dataid_vector_pipe[6][11].ACLR
ctl_reset_n => dataid_vector_pipe[6][12].ACLR
ctl_reset_n => dataid_vector_pipe[6][13].ACLR
ctl_reset_n => dataid_vector_pipe[6][14].ACLR
ctl_reset_n => dataid_vector_pipe[6][15].ACLR
ctl_reset_n => dataid_vector_pipe[7][0].ACLR
ctl_reset_n => dataid_vector_pipe[7][1].ACLR
ctl_reset_n => dataid_vector_pipe[7][2].ACLR
ctl_reset_n => dataid_vector_pipe[7][3].ACLR
ctl_reset_n => dataid_vector_pipe[7][4].ACLR
ctl_reset_n => dataid_vector_pipe[7][5].ACLR
ctl_reset_n => dataid_vector_pipe[7][6].ACLR
ctl_reset_n => dataid_vector_pipe[7][7].ACLR
ctl_reset_n => dataid_vector_pipe[7][8].ACLR
ctl_reset_n => dataid_vector_pipe[7][9].ACLR
ctl_reset_n => dataid_vector_pipe[7][10].ACLR
ctl_reset_n => dataid_vector_pipe[7][11].ACLR
ctl_reset_n => dataid_vector_pipe[7][12].ACLR
ctl_reset_n => dataid_vector_pipe[7][13].ACLR
ctl_reset_n => dataid_vector_pipe[7][14].ACLR
ctl_reset_n => dataid_vector_pipe[7][15].ACLR
ctl_reset_n => dataid_vector_pipe[8][0].ACLR
ctl_reset_n => dataid_vector_pipe[8][1].ACLR
ctl_reset_n => dataid_vector_pipe[8][2].ACLR
ctl_reset_n => dataid_vector_pipe[8][3].ACLR
ctl_reset_n => dataid_vector_pipe[8][4].ACLR
ctl_reset_n => dataid_vector_pipe[8][5].ACLR
ctl_reset_n => dataid_vector_pipe[8][6].ACLR
ctl_reset_n => dataid_vector_pipe[8][7].ACLR
ctl_reset_n => dataid_vector_pipe[8][8].ACLR
ctl_reset_n => dataid_vector_pipe[8][9].ACLR
ctl_reset_n => dataid_vector_pipe[8][10].ACLR
ctl_reset_n => dataid_vector_pipe[8][11].ACLR
ctl_reset_n => dataid_vector_pipe[8][12].ACLR
ctl_reset_n => dataid_vector_pipe[8][13].ACLR
ctl_reset_n => dataid_vector_pipe[8][14].ACLR
ctl_reset_n => dataid_vector_pipe[8][15].ACLR
ctl_reset_n => dataid_vector_pipe[9][0].ACLR
ctl_reset_n => dataid_vector_pipe[9][1].ACLR
ctl_reset_n => dataid_vector_pipe[9][2].ACLR
ctl_reset_n => dataid_vector_pipe[9][3].ACLR
ctl_reset_n => dataid_vector_pipe[9][4].ACLR
ctl_reset_n => dataid_vector_pipe[9][5].ACLR
ctl_reset_n => dataid_vector_pipe[9][6].ACLR
ctl_reset_n => dataid_vector_pipe[9][7].ACLR
ctl_reset_n => dataid_vector_pipe[9][8].ACLR
ctl_reset_n => dataid_vector_pipe[9][9].ACLR
ctl_reset_n => dataid_vector_pipe[9][10].ACLR
ctl_reset_n => dataid_vector_pipe[9][11].ACLR
ctl_reset_n => dataid_vector_pipe[9][12].ACLR
ctl_reset_n => dataid_vector_pipe[9][13].ACLR
ctl_reset_n => dataid_vector_pipe[9][14].ACLR
ctl_reset_n => dataid_vector_pipe[9][15].ACLR
ctl_reset_n => dataid_vector_pipe[10][0].ACLR
ctl_reset_n => dataid_vector_pipe[10][1].ACLR
ctl_reset_n => dataid_vector_pipe[10][2].ACLR
ctl_reset_n => dataid_vector_pipe[10][3].ACLR
ctl_reset_n => dataid_vector_pipe[10][4].ACLR
ctl_reset_n => dataid_vector_pipe[10][5].ACLR
ctl_reset_n => dataid_vector_pipe[10][6].ACLR
ctl_reset_n => dataid_vector_pipe[10][7].ACLR
ctl_reset_n => dataid_vector_pipe[10][8].ACLR
ctl_reset_n => dataid_vector_pipe[10][9].ACLR
ctl_reset_n => dataid_vector_pipe[10][10].ACLR
ctl_reset_n => dataid_vector_pipe[10][11].ACLR
ctl_reset_n => dataid_vector_pipe[10][12].ACLR
ctl_reset_n => dataid_vector_pipe[10][13].ACLR
ctl_reset_n => dataid_vector_pipe[10][14].ACLR
ctl_reset_n => dataid_vector_pipe[10][15].ACLR
ctl_reset_n => dataid_vector_pipe[11][0].ACLR
ctl_reset_n => dataid_vector_pipe[11][1].ACLR
ctl_reset_n => dataid_vector_pipe[11][2].ACLR
ctl_reset_n => dataid_vector_pipe[11][3].ACLR
ctl_reset_n => dataid_vector_pipe[11][4].ACLR
ctl_reset_n => dataid_vector_pipe[11][5].ACLR
ctl_reset_n => dataid_vector_pipe[11][6].ACLR
ctl_reset_n => dataid_vector_pipe[11][7].ACLR
ctl_reset_n => dataid_vector_pipe[11][8].ACLR
ctl_reset_n => dataid_vector_pipe[11][9].ACLR
ctl_reset_n => dataid_vector_pipe[11][10].ACLR
ctl_reset_n => dataid_vector_pipe[11][11].ACLR
ctl_reset_n => dataid_vector_pipe[11][12].ACLR
ctl_reset_n => dataid_vector_pipe[11][13].ACLR
ctl_reset_n => dataid_vector_pipe[11][14].ACLR
ctl_reset_n => dataid_vector_pipe[11][15].ACLR
ctl_reset_n => dataid_vector_pipe[12][0].ACLR
ctl_reset_n => dataid_vector_pipe[12][1].ACLR
ctl_reset_n => dataid_vector_pipe[12][2].ACLR
ctl_reset_n => dataid_vector_pipe[12][3].ACLR
ctl_reset_n => dataid_vector_pipe[12][4].ACLR
ctl_reset_n => dataid_vector_pipe[12][5].ACLR
ctl_reset_n => dataid_vector_pipe[12][6].ACLR
ctl_reset_n => dataid_vector_pipe[12][7].ACLR
ctl_reset_n => dataid_vector_pipe[12][8].ACLR
ctl_reset_n => dataid_vector_pipe[12][9].ACLR
ctl_reset_n => dataid_vector_pipe[12][10].ACLR
ctl_reset_n => dataid_vector_pipe[12][11].ACLR
ctl_reset_n => dataid_vector_pipe[12][12].ACLR
ctl_reset_n => dataid_vector_pipe[12][13].ACLR
ctl_reset_n => dataid_vector_pipe[12][14].ACLR
ctl_reset_n => dataid_vector_pipe[12][15].ACLR
ctl_reset_n => dataid_vector_pipe[13][0].ACLR
ctl_reset_n => dataid_vector_pipe[13][1].ACLR
ctl_reset_n => dataid_vector_pipe[13][2].ACLR
ctl_reset_n => dataid_vector_pipe[13][3].ACLR
ctl_reset_n => dataid_vector_pipe[13][4].ACLR
ctl_reset_n => dataid_vector_pipe[13][5].ACLR
ctl_reset_n => dataid_vector_pipe[13][6].ACLR
ctl_reset_n => dataid_vector_pipe[13][7].ACLR
ctl_reset_n => dataid_vector_pipe[13][8].ACLR
ctl_reset_n => dataid_vector_pipe[13][9].ACLR
ctl_reset_n => dataid_vector_pipe[13][10].ACLR
ctl_reset_n => dataid_vector_pipe[13][11].ACLR
ctl_reset_n => dataid_vector_pipe[13][12].ACLR
ctl_reset_n => dataid_vector_pipe[13][13].ACLR
ctl_reset_n => dataid_vector_pipe[13][14].ACLR
ctl_reset_n => dataid_vector_pipe[13][15].ACLR
ctl_reset_n => dataid_vector_pipe[14][0].ACLR
ctl_reset_n => dataid_vector_pipe[14][1].ACLR
ctl_reset_n => dataid_vector_pipe[14][2].ACLR
ctl_reset_n => dataid_vector_pipe[14][3].ACLR
ctl_reset_n => dataid_vector_pipe[14][4].ACLR
ctl_reset_n => dataid_vector_pipe[14][5].ACLR
ctl_reset_n => dataid_vector_pipe[14][6].ACLR
ctl_reset_n => dataid_vector_pipe[14][7].ACLR
ctl_reset_n => dataid_vector_pipe[14][8].ACLR
ctl_reset_n => dataid_vector_pipe[14][9].ACLR
ctl_reset_n => dataid_vector_pipe[14][10].ACLR
ctl_reset_n => dataid_vector_pipe[14][11].ACLR
ctl_reset_n => dataid_vector_pipe[14][12].ACLR
ctl_reset_n => dataid_vector_pipe[14][13].ACLR
ctl_reset_n => dataid_vector_pipe[14][14].ACLR
ctl_reset_n => dataid_vector_pipe[14][15].ACLR
ctl_reset_n => dataid_vector_pipe[15][0].ACLR
ctl_reset_n => dataid_vector_pipe[15][1].ACLR
ctl_reset_n => dataid_vector_pipe[15][2].ACLR
ctl_reset_n => dataid_vector_pipe[15][3].ACLR
ctl_reset_n => dataid_vector_pipe[15][4].ACLR
ctl_reset_n => dataid_vector_pipe[15][5].ACLR
ctl_reset_n => dataid_vector_pipe[15][6].ACLR
ctl_reset_n => dataid_vector_pipe[15][7].ACLR
ctl_reset_n => dataid_vector_pipe[15][8].ACLR
ctl_reset_n => dataid_vector_pipe[15][9].ACLR
ctl_reset_n => dataid_vector_pipe[15][10].ACLR
ctl_reset_n => dataid_vector_pipe[15][11].ACLR
ctl_reset_n => dataid_vector_pipe[15][12].ACLR
ctl_reset_n => dataid_vector_pipe[15][13].ACLR
ctl_reset_n => dataid_vector_pipe[15][14].ACLR
ctl_reset_n => dataid_vector_pipe[15][15].ACLR
ctl_reset_n => dataid_vector_pipe[16][0].ACLR
ctl_reset_n => dataid_vector_pipe[16][1].ACLR
ctl_reset_n => dataid_vector_pipe[16][2].ACLR
ctl_reset_n => dataid_vector_pipe[16][3].ACLR
ctl_reset_n => dataid_vector_pipe[16][4].ACLR
ctl_reset_n => dataid_vector_pipe[16][5].ACLR
ctl_reset_n => dataid_vector_pipe[16][6].ACLR
ctl_reset_n => dataid_vector_pipe[16][7].ACLR
ctl_reset_n => dataid_vector_pipe[16][8].ACLR
ctl_reset_n => dataid_vector_pipe[16][9].ACLR
ctl_reset_n => dataid_vector_pipe[16][10].ACLR
ctl_reset_n => dataid_vector_pipe[16][11].ACLR
ctl_reset_n => dataid_vector_pipe[16][12].ACLR
ctl_reset_n => dataid_vector_pipe[16][13].ACLR
ctl_reset_n => dataid_vector_pipe[16][14].ACLR
ctl_reset_n => dataid_vector_pipe[16][15].ACLR
ctl_reset_n => dataid_vector_pipe[17][0].ACLR
ctl_reset_n => dataid_vector_pipe[17][1].ACLR
ctl_reset_n => dataid_vector_pipe[17][2].ACLR
ctl_reset_n => dataid_vector_pipe[17][3].ACLR
ctl_reset_n => dataid_vector_pipe[17][4].ACLR
ctl_reset_n => dataid_vector_pipe[17][5].ACLR
ctl_reset_n => dataid_vector_pipe[17][6].ACLR
ctl_reset_n => dataid_vector_pipe[17][7].ACLR
ctl_reset_n => dataid_vector_pipe[17][8].ACLR
ctl_reset_n => dataid_vector_pipe[17][9].ACLR
ctl_reset_n => dataid_vector_pipe[17][10].ACLR
ctl_reset_n => dataid_vector_pipe[17][11].ACLR
ctl_reset_n => dataid_vector_pipe[17][12].ACLR
ctl_reset_n => dataid_vector_pipe[17][13].ACLR
ctl_reset_n => dataid_vector_pipe[17][14].ACLR
ctl_reset_n => dataid_vector_pipe[17][15].ACLR
ctl_reset_n => dataid_vector_pipe[18][0].ACLR
ctl_reset_n => dataid_vector_pipe[18][1].ACLR
ctl_reset_n => dataid_vector_pipe[18][2].ACLR
ctl_reset_n => dataid_vector_pipe[18][3].ACLR
ctl_reset_n => dataid_vector_pipe[18][4].ACLR
ctl_reset_n => dataid_vector_pipe[18][5].ACLR
ctl_reset_n => dataid_vector_pipe[18][6].ACLR
ctl_reset_n => dataid_vector_pipe[18][7].ACLR
ctl_reset_n => dataid_vector_pipe[18][8].ACLR
ctl_reset_n => dataid_vector_pipe[18][9].ACLR
ctl_reset_n => dataid_vector_pipe[18][10].ACLR
ctl_reset_n => dataid_vector_pipe[18][11].ACLR
ctl_reset_n => dataid_vector_pipe[18][12].ACLR
ctl_reset_n => dataid_vector_pipe[18][13].ACLR
ctl_reset_n => dataid_vector_pipe[18][14].ACLR
ctl_reset_n => dataid_vector_pipe[18][15].ACLR
ctl_reset_n => dataid_vector_pipe[19][0].ACLR
ctl_reset_n => dataid_vector_pipe[19][1].ACLR
ctl_reset_n => dataid_vector_pipe[19][2].ACLR
ctl_reset_n => dataid_vector_pipe[19][3].ACLR
ctl_reset_n => dataid_vector_pipe[19][4].ACLR
ctl_reset_n => dataid_vector_pipe[19][5].ACLR
ctl_reset_n => dataid_vector_pipe[19][6].ACLR
ctl_reset_n => dataid_vector_pipe[19][7].ACLR
ctl_reset_n => dataid_vector_pipe[19][8].ACLR
ctl_reset_n => dataid_vector_pipe[19][9].ACLR
ctl_reset_n => dataid_vector_pipe[19][10].ACLR
ctl_reset_n => dataid_vector_pipe[19][11].ACLR
ctl_reset_n => dataid_vector_pipe[19][12].ACLR
ctl_reset_n => dataid_vector_pipe[19][13].ACLR
ctl_reset_n => dataid_vector_pipe[19][14].ACLR
ctl_reset_n => dataid_vector_pipe[19][15].ACLR
ctl_reset_n => dataid_vector_pipe[20][0].ACLR
ctl_reset_n => dataid_vector_pipe[20][1].ACLR
ctl_reset_n => dataid_vector_pipe[20][2].ACLR
ctl_reset_n => dataid_vector_pipe[20][3].ACLR
ctl_reset_n => dataid_vector_pipe[20][4].ACLR
ctl_reset_n => dataid_vector_pipe[20][5].ACLR
ctl_reset_n => dataid_vector_pipe[20][6].ACLR
ctl_reset_n => dataid_vector_pipe[20][7].ACLR
ctl_reset_n => dataid_vector_pipe[20][8].ACLR
ctl_reset_n => dataid_vector_pipe[20][9].ACLR
ctl_reset_n => dataid_vector_pipe[20][10].ACLR
ctl_reset_n => dataid_vector_pipe[20][11].ACLR
ctl_reset_n => dataid_vector_pipe[20][12].ACLR
ctl_reset_n => dataid_vector_pipe[20][13].ACLR
ctl_reset_n => dataid_vector_pipe[20][14].ACLR
ctl_reset_n => dataid_vector_pipe[20][15].ACLR
ctl_reset_n => dataid_vector_pipe[21][0].ACLR
ctl_reset_n => dataid_vector_pipe[21][1].ACLR
ctl_reset_n => dataid_vector_pipe[21][2].ACLR
ctl_reset_n => dataid_vector_pipe[21][3].ACLR
ctl_reset_n => dataid_vector_pipe[21][4].ACLR
ctl_reset_n => dataid_vector_pipe[21][5].ACLR
ctl_reset_n => dataid_vector_pipe[21][6].ACLR
ctl_reset_n => dataid_vector_pipe[21][7].ACLR
ctl_reset_n => dataid_vector_pipe[21][8].ACLR
ctl_reset_n => dataid_vector_pipe[21][9].ACLR
ctl_reset_n => dataid_vector_pipe[21][10].ACLR
ctl_reset_n => dataid_vector_pipe[21][11].ACLR
ctl_reset_n => dataid_vector_pipe[21][12].ACLR
ctl_reset_n => dataid_vector_pipe[21][13].ACLR
ctl_reset_n => dataid_vector_pipe[21][14].ACLR
ctl_reset_n => dataid_vector_pipe[21][15].ACLR
ctl_reset_n => dataid_vector_pipe[22][0].ACLR
ctl_reset_n => dataid_vector_pipe[22][1].ACLR
ctl_reset_n => dataid_vector_pipe[22][2].ACLR
ctl_reset_n => dataid_vector_pipe[22][3].ACLR
ctl_reset_n => dataid_vector_pipe[22][4].ACLR
ctl_reset_n => dataid_vector_pipe[22][5].ACLR
ctl_reset_n => dataid_vector_pipe[22][6].ACLR
ctl_reset_n => dataid_vector_pipe[22][7].ACLR
ctl_reset_n => dataid_vector_pipe[22][8].ACLR
ctl_reset_n => dataid_vector_pipe[22][9].ACLR
ctl_reset_n => dataid_vector_pipe[22][10].ACLR
ctl_reset_n => dataid_vector_pipe[22][11].ACLR
ctl_reset_n => dataid_vector_pipe[22][12].ACLR
ctl_reset_n => dataid_vector_pipe[22][13].ACLR
ctl_reset_n => dataid_vector_pipe[22][14].ACLR
ctl_reset_n => dataid_vector_pipe[22][15].ACLR
ctl_reset_n => dataid_vector_pipe[23][0].ACLR
ctl_reset_n => dataid_vector_pipe[23][1].ACLR
ctl_reset_n => dataid_vector_pipe[23][2].ACLR
ctl_reset_n => dataid_vector_pipe[23][3].ACLR
ctl_reset_n => dataid_vector_pipe[23][4].ACLR
ctl_reset_n => dataid_vector_pipe[23][5].ACLR
ctl_reset_n => dataid_vector_pipe[23][6].ACLR
ctl_reset_n => dataid_vector_pipe[23][7].ACLR
ctl_reset_n => dataid_vector_pipe[23][8].ACLR
ctl_reset_n => dataid_vector_pipe[23][9].ACLR
ctl_reset_n => dataid_vector_pipe[23][10].ACLR
ctl_reset_n => dataid_vector_pipe[23][11].ACLR
ctl_reset_n => dataid_vector_pipe[23][12].ACLR
ctl_reset_n => dataid_vector_pipe[23][13].ACLR
ctl_reset_n => dataid_vector_pipe[23][14].ACLR
ctl_reset_n => dataid_vector_pipe[23][15].ACLR
ctl_reset_n => dataid_vector_pipe[24][0].ACLR
ctl_reset_n => dataid_vector_pipe[24][1].ACLR
ctl_reset_n => dataid_vector_pipe[24][2].ACLR
ctl_reset_n => dataid_vector_pipe[24][3].ACLR
ctl_reset_n => dataid_vector_pipe[24][4].ACLR
ctl_reset_n => dataid_vector_pipe[24][5].ACLR
ctl_reset_n => dataid_vector_pipe[24][6].ACLR
ctl_reset_n => dataid_vector_pipe[24][7].ACLR
ctl_reset_n => dataid_vector_pipe[24][8].ACLR
ctl_reset_n => dataid_vector_pipe[24][9].ACLR
ctl_reset_n => dataid_vector_pipe[24][10].ACLR
ctl_reset_n => dataid_vector_pipe[24][11].ACLR
ctl_reset_n => dataid_vector_pipe[24][12].ACLR
ctl_reset_n => dataid_vector_pipe[24][13].ACLR
ctl_reset_n => dataid_vector_pipe[24][14].ACLR
ctl_reset_n => dataid_vector_pipe[24][15].ACLR
ctl_reset_n => dataid_vector_pipe[25][0].ACLR
ctl_reset_n => dataid_vector_pipe[25][1].ACLR
ctl_reset_n => dataid_vector_pipe[25][2].ACLR
ctl_reset_n => dataid_vector_pipe[25][3].ACLR
ctl_reset_n => dataid_vector_pipe[25][4].ACLR
ctl_reset_n => dataid_vector_pipe[25][5].ACLR
ctl_reset_n => dataid_vector_pipe[25][6].ACLR
ctl_reset_n => dataid_vector_pipe[25][7].ACLR
ctl_reset_n => dataid_vector_pipe[25][8].ACLR
ctl_reset_n => dataid_vector_pipe[25][9].ACLR
ctl_reset_n => dataid_vector_pipe[25][10].ACLR
ctl_reset_n => dataid_vector_pipe[25][11].ACLR
ctl_reset_n => dataid_vector_pipe[25][12].ACLR
ctl_reset_n => dataid_vector_pipe[25][13].ACLR
ctl_reset_n => dataid_vector_pipe[25][14].ACLR
ctl_reset_n => dataid_vector_pipe[25][15].ACLR
ctl_reset_n => dataid_vector_pipe[26][0].ACLR
ctl_reset_n => dataid_vector_pipe[26][1].ACLR
ctl_reset_n => dataid_vector_pipe[26][2].ACLR
ctl_reset_n => dataid_vector_pipe[26][3].ACLR
ctl_reset_n => dataid_vector_pipe[26][4].ACLR
ctl_reset_n => dataid_vector_pipe[26][5].ACLR
ctl_reset_n => dataid_vector_pipe[26][6].ACLR
ctl_reset_n => dataid_vector_pipe[26][7].ACLR
ctl_reset_n => dataid_vector_pipe[26][8].ACLR
ctl_reset_n => dataid_vector_pipe[26][9].ACLR
ctl_reset_n => dataid_vector_pipe[26][10].ACLR
ctl_reset_n => dataid_vector_pipe[26][11].ACLR
ctl_reset_n => dataid_vector_pipe[26][12].ACLR
ctl_reset_n => dataid_vector_pipe[26][13].ACLR
ctl_reset_n => dataid_vector_pipe[26][14].ACLR
ctl_reset_n => dataid_vector_pipe[26][15].ACLR
ctl_reset_n => dataid_vector_pipe[27][0].ACLR
ctl_reset_n => dataid_vector_pipe[27][1].ACLR
ctl_reset_n => dataid_vector_pipe[27][2].ACLR
ctl_reset_n => dataid_vector_pipe[27][3].ACLR
ctl_reset_n => dataid_vector_pipe[27][4].ACLR
ctl_reset_n => dataid_vector_pipe[27][5].ACLR
ctl_reset_n => dataid_vector_pipe[27][6].ACLR
ctl_reset_n => dataid_vector_pipe[27][7].ACLR
ctl_reset_n => dataid_vector_pipe[27][8].ACLR
ctl_reset_n => dataid_vector_pipe[27][9].ACLR
ctl_reset_n => dataid_vector_pipe[27][10].ACLR
ctl_reset_n => dataid_vector_pipe[27][11].ACLR
ctl_reset_n => dataid_vector_pipe[27][12].ACLR
ctl_reset_n => dataid_vector_pipe[27][13].ACLR
ctl_reset_n => dataid_vector_pipe[27][14].ACLR
ctl_reset_n => dataid_vector_pipe[27][15].ACLR
ctl_reset_n => dataid_vector_pipe[28][0].ACLR
ctl_reset_n => dataid_vector_pipe[28][1].ACLR
ctl_reset_n => dataid_vector_pipe[28][2].ACLR
ctl_reset_n => dataid_vector_pipe[28][3].ACLR
ctl_reset_n => dataid_vector_pipe[28][4].ACLR
ctl_reset_n => dataid_vector_pipe[28][5].ACLR
ctl_reset_n => dataid_vector_pipe[28][6].ACLR
ctl_reset_n => dataid_vector_pipe[28][7].ACLR
ctl_reset_n => dataid_vector_pipe[28][8].ACLR
ctl_reset_n => dataid_vector_pipe[28][9].ACLR
ctl_reset_n => dataid_vector_pipe[28][10].ACLR
ctl_reset_n => dataid_vector_pipe[28][11].ACLR
ctl_reset_n => dataid_vector_pipe[28][12].ACLR
ctl_reset_n => dataid_vector_pipe[28][13].ACLR
ctl_reset_n => dataid_vector_pipe[28][14].ACLR
ctl_reset_n => dataid_vector_pipe[28][15].ACLR
ctl_reset_n => dataid_vector_pipe[29][0].ACLR
ctl_reset_n => dataid_vector_pipe[29][1].ACLR
ctl_reset_n => dataid_vector_pipe[29][2].ACLR
ctl_reset_n => dataid_vector_pipe[29][3].ACLR
ctl_reset_n => dataid_vector_pipe[29][4].ACLR
ctl_reset_n => dataid_vector_pipe[29][5].ACLR
ctl_reset_n => dataid_vector_pipe[29][6].ACLR
ctl_reset_n => dataid_vector_pipe[29][7].ACLR
ctl_reset_n => dataid_vector_pipe[29][8].ACLR
ctl_reset_n => dataid_vector_pipe[29][9].ACLR
ctl_reset_n => dataid_vector_pipe[29][10].ACLR
ctl_reset_n => dataid_vector_pipe[29][11].ACLR
ctl_reset_n => dataid_vector_pipe[29][12].ACLR
ctl_reset_n => dataid_vector_pipe[29][13].ACLR
ctl_reset_n => dataid_vector_pipe[29][14].ACLR
ctl_reset_n => dataid_vector_pipe[29][15].ACLR
ctl_reset_n => dataid_vector_pipe[30][0].ACLR
ctl_reset_n => dataid_vector_pipe[30][1].ACLR
ctl_reset_n => dataid_vector_pipe[30][2].ACLR
ctl_reset_n => dataid_vector_pipe[30][3].ACLR
ctl_reset_n => dataid_vector_pipe[30][4].ACLR
ctl_reset_n => dataid_vector_pipe[30][5].ACLR
ctl_reset_n => dataid_vector_pipe[30][6].ACLR
ctl_reset_n => dataid_vector_pipe[30][7].ACLR
ctl_reset_n => dataid_vector_pipe[30][8].ACLR
ctl_reset_n => dataid_vector_pipe[30][9].ACLR
ctl_reset_n => dataid_vector_pipe[30][10].ACLR
ctl_reset_n => dataid_vector_pipe[30][11].ACLR
ctl_reset_n => dataid_vector_pipe[30][12].ACLR
ctl_reset_n => dataid_vector_pipe[30][13].ACLR
ctl_reset_n => dataid_vector_pipe[30][14].ACLR
ctl_reset_n => dataid_vector_pipe[30][15].ACLR
ctl_reset_n => dataid_vector_pipe[31][0].ACLR
ctl_reset_n => dataid_vector_pipe[31][1].ACLR
ctl_reset_n => dataid_vector_pipe[31][2].ACLR
ctl_reset_n => dataid_vector_pipe[31][3].ACLR
ctl_reset_n => dataid_vector_pipe[31][4].ACLR
ctl_reset_n => dataid_vector_pipe[31][5].ACLR
ctl_reset_n => dataid_vector_pipe[31][6].ACLR
ctl_reset_n => dataid_vector_pipe[31][7].ACLR
ctl_reset_n => dataid_vector_pipe[31][8].ACLR
ctl_reset_n => dataid_vector_pipe[31][9].ACLR
ctl_reset_n => dataid_vector_pipe[31][10].ACLR
ctl_reset_n => dataid_vector_pipe[31][11].ACLR
ctl_reset_n => dataid_vector_pipe[31][12].ACLR
ctl_reset_n => dataid_vector_pipe[31][13].ACLR
ctl_reset_n => dataid_vector_pipe[31][14].ACLR
ctl_reset_n => dataid_vector_pipe[31][15].ACLR
ctl_reset_n => dataid_pipe[0][0].ACLR
ctl_reset_n => dataid_pipe[0][1].ACLR
ctl_reset_n => dataid_pipe[0][2].ACLR
ctl_reset_n => dataid_pipe[0][3].ACLR
ctl_reset_n => dataid_pipe[1][0].ACLR
ctl_reset_n => dataid_pipe[1][1].ACLR
ctl_reset_n => dataid_pipe[1][2].ACLR
ctl_reset_n => dataid_pipe[1][3].ACLR
ctl_reset_n => dataid_pipe[2][0].ACLR
ctl_reset_n => dataid_pipe[2][1].ACLR
ctl_reset_n => dataid_pipe[2][2].ACLR
ctl_reset_n => dataid_pipe[2][3].ACLR
ctl_reset_n => dataid_pipe[3][0].ACLR
ctl_reset_n => dataid_pipe[3][1].ACLR
ctl_reset_n => dataid_pipe[3][2].ACLR
ctl_reset_n => dataid_pipe[3][3].ACLR
ctl_reset_n => dataid_pipe[4][0].ACLR
ctl_reset_n => dataid_pipe[4][1].ACLR
ctl_reset_n => dataid_pipe[4][2].ACLR
ctl_reset_n => dataid_pipe[4][3].ACLR
ctl_reset_n => dataid_pipe[5][0].ACLR
ctl_reset_n => dataid_pipe[5][1].ACLR
ctl_reset_n => dataid_pipe[5][2].ACLR
ctl_reset_n => dataid_pipe[5][3].ACLR
ctl_reset_n => dataid_pipe[6][0].ACLR
ctl_reset_n => dataid_pipe[6][1].ACLR
ctl_reset_n => dataid_pipe[6][2].ACLR
ctl_reset_n => dataid_pipe[6][3].ACLR
ctl_reset_n => dataid_pipe[7][0].ACLR
ctl_reset_n => dataid_pipe[7][1].ACLR
ctl_reset_n => dataid_pipe[7][2].ACLR
ctl_reset_n => dataid_pipe[7][3].ACLR
ctl_reset_n => dataid_pipe[8][0].ACLR
ctl_reset_n => dataid_pipe[8][1].ACLR
ctl_reset_n => dataid_pipe[8][2].ACLR
ctl_reset_n => dataid_pipe[8][3].ACLR
ctl_reset_n => dataid_pipe[9][0].ACLR
ctl_reset_n => dataid_pipe[9][1].ACLR
ctl_reset_n => dataid_pipe[9][2].ACLR
ctl_reset_n => dataid_pipe[9][3].ACLR
ctl_reset_n => dataid_pipe[10][0].ACLR
ctl_reset_n => dataid_pipe[10][1].ACLR
ctl_reset_n => dataid_pipe[10][2].ACLR
ctl_reset_n => dataid_pipe[10][3].ACLR
ctl_reset_n => dataid_pipe[11][0].ACLR
ctl_reset_n => dataid_pipe[11][1].ACLR
ctl_reset_n => dataid_pipe[11][2].ACLR
ctl_reset_n => dataid_pipe[11][3].ACLR
ctl_reset_n => dataid_pipe[12][0].ACLR
ctl_reset_n => dataid_pipe[12][1].ACLR
ctl_reset_n => dataid_pipe[12][2].ACLR
ctl_reset_n => dataid_pipe[12][3].ACLR
ctl_reset_n => dataid_pipe[13][0].ACLR
ctl_reset_n => dataid_pipe[13][1].ACLR
ctl_reset_n => dataid_pipe[13][2].ACLR
ctl_reset_n => dataid_pipe[13][3].ACLR
ctl_reset_n => dataid_pipe[14][0].ACLR
ctl_reset_n => dataid_pipe[14][1].ACLR
ctl_reset_n => dataid_pipe[14][2].ACLR
ctl_reset_n => dataid_pipe[14][3].ACLR
ctl_reset_n => dataid_pipe[15][0].ACLR
ctl_reset_n => dataid_pipe[15][1].ACLR
ctl_reset_n => dataid_pipe[15][2].ACLR
ctl_reset_n => dataid_pipe[15][3].ACLR
ctl_reset_n => dataid_pipe[16][0].ACLR
ctl_reset_n => dataid_pipe[16][1].ACLR
ctl_reset_n => dataid_pipe[16][2].ACLR
ctl_reset_n => dataid_pipe[16][3].ACLR
ctl_reset_n => dataid_pipe[17][0].ACLR
ctl_reset_n => dataid_pipe[17][1].ACLR
ctl_reset_n => dataid_pipe[17][2].ACLR
ctl_reset_n => dataid_pipe[17][3].ACLR
ctl_reset_n => dataid_pipe[18][0].ACLR
ctl_reset_n => dataid_pipe[18][1].ACLR
ctl_reset_n => dataid_pipe[18][2].ACLR
ctl_reset_n => dataid_pipe[18][3].ACLR
ctl_reset_n => dataid_pipe[19][0].ACLR
ctl_reset_n => dataid_pipe[19][1].ACLR
ctl_reset_n => dataid_pipe[19][2].ACLR
ctl_reset_n => dataid_pipe[19][3].ACLR
ctl_reset_n => dataid_pipe[20][0].ACLR
ctl_reset_n => dataid_pipe[20][1].ACLR
ctl_reset_n => dataid_pipe[20][2].ACLR
ctl_reset_n => dataid_pipe[20][3].ACLR
ctl_reset_n => dataid_pipe[21][0].ACLR
ctl_reset_n => dataid_pipe[21][1].ACLR
ctl_reset_n => dataid_pipe[21][2].ACLR
ctl_reset_n => dataid_pipe[21][3].ACLR
ctl_reset_n => dataid_pipe[22][0].ACLR
ctl_reset_n => dataid_pipe[22][1].ACLR
ctl_reset_n => dataid_pipe[22][2].ACLR
ctl_reset_n => dataid_pipe[22][3].ACLR
ctl_reset_n => dataid_pipe[23][0].ACLR
ctl_reset_n => dataid_pipe[23][1].ACLR
ctl_reset_n => dataid_pipe[23][2].ACLR
ctl_reset_n => dataid_pipe[23][3].ACLR
ctl_reset_n => dataid_pipe[24][0].ACLR
ctl_reset_n => dataid_pipe[24][1].ACLR
ctl_reset_n => dataid_pipe[24][2].ACLR
ctl_reset_n => dataid_pipe[24][3].ACLR
ctl_reset_n => dataid_pipe[25][0].ACLR
ctl_reset_n => dataid_pipe[25][1].ACLR
ctl_reset_n => dataid_pipe[25][2].ACLR
ctl_reset_n => dataid_pipe[25][3].ACLR
ctl_reset_n => dataid_pipe[26][0].ACLR
ctl_reset_n => dataid_pipe[26][1].ACLR
ctl_reset_n => dataid_pipe[26][2].ACLR
ctl_reset_n => dataid_pipe[26][3].ACLR
ctl_reset_n => dataid_pipe[27][0].ACLR
ctl_reset_n => dataid_pipe[27][1].ACLR
ctl_reset_n => dataid_pipe[27][2].ACLR
ctl_reset_n => dataid_pipe[27][3].ACLR
ctl_reset_n => dataid_pipe[28][0].ACLR
ctl_reset_n => dataid_pipe[28][1].ACLR
ctl_reset_n => dataid_pipe[28][2].ACLR
ctl_reset_n => dataid_pipe[28][3].ACLR
ctl_reset_n => dataid_pipe[29][0].ACLR
ctl_reset_n => dataid_pipe[29][1].ACLR
ctl_reset_n => dataid_pipe[29][2].ACLR
ctl_reset_n => dataid_pipe[29][3].ACLR
ctl_reset_n => dataid_pipe[30][0].ACLR
ctl_reset_n => dataid_pipe[30][1].ACLR
ctl_reset_n => dataid_pipe[30][2].ACLR
ctl_reset_n => dataid_pipe[30][3].ACLR
ctl_reset_n => dataid_pipe[31][0].ACLR
ctl_reset_n => dataid_pipe[31][1].ACLR
ctl_reset_n => dataid_pipe[31][2].ACLR
ctl_reset_n => dataid_pipe[31][3].ACLR
ctl_reset_n => doing_write_pipe[0].ACLR
ctl_reset_n => doing_write_pipe[1].ACLR
ctl_reset_n => doing_write_pipe[2].ACLR
ctl_reset_n => doing_write_pipe[3].ACLR
ctl_reset_n => doing_write_pipe[4].ACLR
ctl_reset_n => doing_write_pipe[5].ACLR
ctl_reset_n => doing_write_pipe[6].ACLR
ctl_reset_n => doing_write_pipe[7].ACLR
ctl_reset_n => doing_write_pipe[8].ACLR
ctl_reset_n => doing_write_pipe[9].ACLR
ctl_reset_n => doing_write_pipe[10].ACLR
ctl_reset_n => doing_write_pipe[11].ACLR
ctl_reset_n => doing_write_pipe[12].ACLR
ctl_reset_n => doing_write_pipe[13].ACLR
ctl_reset_n => doing_write_pipe[14].ACLR
ctl_reset_n => doing_write_pipe[15].ACLR
ctl_reset_n => doing_write_pipe[16].ACLR
ctl_reset_n => doing_write_pipe[17].ACLR
ctl_reset_n => doing_write_pipe[18].ACLR
ctl_reset_n => doing_write_pipe[19].ACLR
ctl_reset_n => doing_write_pipe[20].ACLR
ctl_reset_n => doing_write_pipe[21].ACLR
ctl_reset_n => doing_write_pipe[22].ACLR
ctl_reset_n => doing_write_pipe[23].ACLR
ctl_reset_n => doing_write_pipe[24].ACLR
ctl_reset_n => doing_write_pipe[25].ACLR
ctl_reset_n => doing_write_pipe[26].ACLR
ctl_reset_n => doing_write_pipe[27].ACLR
ctl_reset_n => doing_write_pipe[28].ACLR
ctl_reset_n => doing_write_pipe[29].ACLR
ctl_reset_n => doing_write_pipe[30].ACLR
ctl_reset_n => doing_write_pipe[31].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[0].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[1].ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[0]~reg0.ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[1]~reg0.ACLR
ctl_reset_n => ecc_wdata_fifo_first_vector[0]~reg0.ACLR
ctl_reset_n => doing_read_full_r.ACLR
ctl_reset_n => doing_read_r.ACLR
ctl_reset_n => int_afi_doing_read_full_r[0].ACLR
ctl_reset_n => int_afi_doing_read_full_r[1].ACLR
ctl_reset_n => int_afi_doing_read_r[0].ACLR
ctl_reset_n => int_afi_doing_read_r[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[2].ACLR
ctl_reset_n => rdwr_data_valid_pipe[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[4].ACLR
ctl_reset_n => rdwr_data_valid_pipe[5].ACLR
ctl_reset_n => rdwr_data_valid_pipe[6].ACLR
ctl_reset_n => rdwr_data_valid_pipe[7].ACLR
ctl_reset_n => rdwr_data_valid_pipe[8].ACLR
ctl_reset_n => rdwr_data_valid_pipe[9].ACLR
ctl_reset_n => rdwr_data_valid_pipe[10].ACLR
ctl_reset_n => rdwr_data_valid_pipe[11].ACLR
ctl_reset_n => rdwr_data_valid_pipe[12].ACLR
ctl_reset_n => rdwr_data_valid_pipe[13].ACLR
ctl_reset_n => rdwr_data_valid_pipe[14].ACLR
ctl_reset_n => rdwr_data_valid_pipe[15].ACLR
ctl_reset_n => rdwr_data_valid_pipe[16].ACLR
ctl_reset_n => rdwr_data_valid_pipe[17].ACLR
ctl_reset_n => rdwr_data_valid_pipe[18].ACLR
ctl_reset_n => rdwr_data_valid_pipe[19].ACLR
ctl_reset_n => rdwr_data_valid_pipe[20].ACLR
ctl_reset_n => rdwr_data_valid_pipe[21].ACLR
ctl_reset_n => rdwr_data_valid_pipe[22].ACLR
ctl_reset_n => rdwr_data_valid_pipe[23].ACLR
ctl_reset_n => rdwr_data_valid_pipe[24].ACLR
ctl_reset_n => rdwr_data_valid_pipe[25].ACLR
ctl_reset_n => rdwr_data_valid_pipe[26].ACLR
ctl_reset_n => rdwr_data_valid_pipe[27].ACLR
ctl_reset_n => rdwr_data_valid_pipe[28].ACLR
ctl_reset_n => rdwr_data_valid_pipe[29].ACLR
ctl_reset_n => rdwr_data_valid_pipe[30].ACLR
ctl_reset_n => rdwr_data_valid_pipe[31].ACLR
ctl_reset_n => rmw_correct_pipe[0].ACLR
ctl_reset_n => rmw_correct_pipe[1].ACLR
ctl_reset_n => rmw_correct_pipe[2].ACLR
ctl_reset_n => rmw_correct_pipe[3].ACLR
ctl_reset_n => rmw_correct_pipe[4].ACLR
ctl_reset_n => rmw_correct_pipe[5].ACLR
ctl_reset_n => rmw_correct_pipe[6].ACLR
ctl_reset_n => rmw_correct_pipe[7].ACLR
ctl_reset_n => rmw_correct_pipe[8].ACLR
ctl_reset_n => rmw_correct_pipe[9].ACLR
ctl_reset_n => rmw_correct_pipe[10].ACLR
ctl_reset_n => rmw_correct_pipe[11].ACLR
ctl_reset_n => rmw_correct_pipe[12].ACLR
ctl_reset_n => rmw_correct_pipe[13].ACLR
ctl_reset_n => rmw_correct_pipe[14].ACLR
ctl_reset_n => rmw_correct_pipe[15].ACLR
ctl_reset_n => rmw_correct_pipe[16].ACLR
ctl_reset_n => rmw_correct_pipe[17].ACLR
ctl_reset_n => rmw_correct_pipe[18].ACLR
ctl_reset_n => rmw_correct_pipe[19].ACLR
ctl_reset_n => rmw_correct_pipe[20].ACLR
ctl_reset_n => rmw_correct_pipe[21].ACLR
ctl_reset_n => rmw_correct_pipe[22].ACLR
ctl_reset_n => rmw_correct_pipe[23].ACLR
ctl_reset_n => rmw_correct_pipe[24].ACLR
ctl_reset_n => rmw_correct_pipe[25].ACLR
ctl_reset_n => rmw_correct_pipe[26].ACLR
ctl_reset_n => rmw_correct_pipe[27].ACLR
ctl_reset_n => rmw_correct_pipe[28].ACLR
ctl_reset_n => rmw_correct_pipe[29].ACLR
ctl_reset_n => rmw_correct_pipe[30].ACLR
ctl_reset_n => rmw_correct_pipe[31].ACLR
ctl_reset_n => rmw_partial_pipe[0].ACLR
ctl_reset_n => rmw_partial_pipe[1].ACLR
ctl_reset_n => rmw_partial_pipe[2].ACLR
ctl_reset_n => rmw_partial_pipe[3].ACLR
ctl_reset_n => rmw_partial_pipe[4].ACLR
ctl_reset_n => rmw_partial_pipe[5].ACLR
ctl_reset_n => rmw_partial_pipe[6].ACLR
ctl_reset_n => rmw_partial_pipe[7].ACLR
ctl_reset_n => rmw_partial_pipe[8].ACLR
ctl_reset_n => rmw_partial_pipe[9].ACLR
ctl_reset_n => rmw_partial_pipe[10].ACLR
ctl_reset_n => rmw_partial_pipe[11].ACLR
ctl_reset_n => rmw_partial_pipe[12].ACLR
ctl_reset_n => rmw_partial_pipe[13].ACLR
ctl_reset_n => rmw_partial_pipe[14].ACLR
ctl_reset_n => rmw_partial_pipe[15].ACLR
ctl_reset_n => rmw_partial_pipe[16].ACLR
ctl_reset_n => rmw_partial_pipe[17].ACLR
ctl_reset_n => rmw_partial_pipe[18].ACLR
ctl_reset_n => rmw_partial_pipe[19].ACLR
ctl_reset_n => rmw_partial_pipe[20].ACLR
ctl_reset_n => rmw_partial_pipe[21].ACLR
ctl_reset_n => rmw_partial_pipe[22].ACLR
ctl_reset_n => rmw_partial_pipe[23].ACLR
ctl_reset_n => rmw_partial_pipe[24].ACLR
ctl_reset_n => rmw_partial_pipe[25].ACLR
ctl_reset_n => rmw_partial_pipe[26].ACLR
ctl_reset_n => rmw_partial_pipe[27].ACLR
ctl_reset_n => rmw_partial_pipe[28].ACLR
ctl_reset_n => rmw_partial_pipe[29].ACLR
ctl_reset_n => rmw_partial_pipe[30].ACLR
ctl_reset_n => rmw_partial_pipe[31].ACLR
ctl_reset_n => afi_wlat_minus_3[0][0].ACLR
ctl_reset_n => afi_wlat_minus_3[0][1].ACLR
ctl_reset_n => afi_wlat_minus_3[0][2].ACLR
ctl_reset_n => afi_wlat_minus_3[0][3].ACLR
ctl_reset_n => afi_wlat_minus_3[0][4].ACLR
ctl_reset_n => afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => afi_wlat_minus_1[0][0].ACLR
ctl_reset_n => afi_wlat_minus_1[0][1].ACLR
ctl_reset_n => afi_wlat_minus_1[0][2].ACLR
ctl_reset_n => afi_wlat_minus_1[0][3].ACLR
ctl_reset_n => afi_wlat_minus_1[0][4].ACLR
ctl_reset_n => afi_wlat_eq_0[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_1[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_0[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => rmw_partial_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => rmw_correct_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => smallest_afi_wlat[0][0].ACLR
ctl_reset_n => smallest_afi_wlat[0][1].ACLR
ctl_reset_n => smallest_afi_wlat[0][2].ACLR
ctl_reset_n => smallest_afi_wlat[0][3].ACLR
ctl_reset_n => smallest_afi_wlat[0][4].ACLR
ctl_reset_n => int_dqs_burst_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[1].ACLR
ctl_reset_n => int_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_read_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_partial_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_correct_r[0].ACLR
ctl_reset_n => ecc_wdata_fifo_read_r1[0].ACLR
ctl_reset_n => int_real_wdata_valid[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][3].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][4].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][5].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][6].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][7].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][8].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][9].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][10].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][11].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][12].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][13].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][14].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][15].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][3].ACLR
cfg_enable_ecc[0] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd_for_afi_output_combi[0][0].DATAA
cfg_output_regd[0] => cfg_output_regd_for_wdata_path_combi[0][0].DATAA
cfg_output_regd[1] => cfg_output_regd_for_afi_output_combi[0][1].DATAA
cfg_output_regd[1] => cfg_output_regd_for_wdata_path_combi[0][1].DATAA
cfg_output_regd_for_afi_output[0] <= cfg_output_regd_for_afi_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_output_regd_for_afi_output[1] <= cfg_output_regd_for_afi_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => ~NO_FANOUT~
bg_do_write[0] => ~NO_FANOUT~
bg_do_write[1] => ~NO_FANOUT~
bg_doing_read => int_afi_doing_read_full[0].DATAA
bg_doing_read => int_afi_doing_read_full[1].DATAA
bg_doing_read => doing_read_full_r.DATAIN
bg_doing_read => always3.IN0
bg_doing_write => always34.IN1
bg_doing_write => always42.IN0
bg_doing_write => doing_write_pipe[0].DATAIN
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_1.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => always3.IN1
bg_rdwr_data_valid => always42.IN1
bg_rdwr_data_valid => rdwr_data_valid_pipe[0].DATAIN
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => int_ecc_wdata_fifo_dataid.DATAB
dataid[0] => dataid_pipe[0][0].DATAIN
dataid[0] => Equal1.IN31
dataid[0] => Equal2.IN0
dataid[0] => Equal3.IN31
dataid[0] => Equal4.IN1
dataid[0] => Equal5.IN31
dataid[0] => Equal6.IN1
dataid[0] => Equal7.IN31
dataid[0] => Equal8.IN2
dataid[0] => Equal9.IN31
dataid[0] => Equal10.IN1
dataid[0] => Equal11.IN31
dataid[0] => Equal12.IN2
dataid[0] => Equal13.IN31
dataid[0] => Equal14.IN2
dataid[0] => Equal15.IN31
dataid[0] => Equal16.IN3
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => int_ecc_wdata_fifo_dataid.DATAB
dataid[1] => dataid_pipe[0][1].DATAIN
dataid[1] => Equal1.IN30
dataid[1] => Equal2.IN31
dataid[1] => Equal3.IN0
dataid[1] => Equal4.IN0
dataid[1] => Equal5.IN30
dataid[1] => Equal6.IN31
dataid[1] => Equal7.IN1
dataid[1] => Equal8.IN1
dataid[1] => Equal9.IN30
dataid[1] => Equal10.IN31
dataid[1] => Equal11.IN1
dataid[1] => Equal12.IN1
dataid[1] => Equal13.IN30
dataid[1] => Equal14.IN31
dataid[1] => Equal15.IN2
dataid[1] => Equal16.IN2
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => int_ecc_wdata_fifo_dataid.DATAB
dataid[2] => dataid_pipe[0][2].DATAIN
dataid[2] => Equal1.IN29
dataid[2] => Equal2.IN30
dataid[2] => Equal3.IN30
dataid[2] => Equal4.IN31
dataid[2] => Equal5.IN0
dataid[2] => Equal6.IN0
dataid[2] => Equal7.IN0
dataid[2] => Equal8.IN0
dataid[2] => Equal9.IN29
dataid[2] => Equal10.IN30
dataid[2] => Equal11.IN30
dataid[2] => Equal12.IN31
dataid[2] => Equal13.IN1
dataid[2] => Equal14.IN1
dataid[2] => Equal15.IN1
dataid[2] => Equal16.IN1
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => int_ecc_wdata_fifo_dataid.DATAB
dataid[3] => dataid_pipe[0][3].DATAIN
dataid[3] => Equal1.IN28
dataid[3] => Equal2.IN29
dataid[3] => Equal3.IN29
dataid[3] => Equal4.IN30
dataid[3] => Equal5.IN29
dataid[3] => Equal6.IN30
dataid[3] => Equal7.IN30
dataid[3] => Equal8.IN31
dataid[3] => Equal9.IN0
dataid[3] => Equal10.IN0
dataid[3] => Equal11.IN0
dataid[3] => Equal12.IN0
dataid[3] => Equal13.IN0
dataid[3] => Equal14.IN0
dataid[3] => Equal15.IN0
dataid[3] => Equal16.IN0
bg_do_rmw_correct[0] => WideOr1.IN0
bg_do_rmw_correct[1] => WideOr1.IN1
bg_do_rmw_partial[0] => WideOr2.IN0
bg_do_rmw_partial[1] => WideOr2.IN1
bg_to_chip[0] => ~NO_FANOUT~
bg_to_chip[1] => ~NO_FANOUT~
ecc_wdata[0] => afi_wdata[0].DATAIN
ecc_wdata[1] => afi_wdata[1].DATAIN
ecc_wdata[2] => afi_wdata[2].DATAIN
ecc_wdata[3] => afi_wdata[3].DATAIN
ecc_wdata[4] => afi_wdata[4].DATAIN
ecc_wdata[5] => afi_wdata[5].DATAIN
ecc_wdata[6] => afi_wdata[6].DATAIN
ecc_wdata[7] => afi_wdata[7].DATAIN
ecc_wdata[8] => afi_wdata[8].DATAIN
ecc_wdata[9] => afi_wdata[9].DATAIN
ecc_wdata[10] => afi_wdata[10].DATAIN
ecc_wdata[11] => afi_wdata[11].DATAIN
ecc_wdata[12] => afi_wdata[12].DATAIN
ecc_wdata[13] => afi_wdata[13].DATAIN
ecc_wdata[14] => afi_wdata[14].DATAIN
ecc_wdata[15] => afi_wdata[15].DATAIN
ecc_wdata[16] => afi_wdata[16].DATAIN
ecc_wdata[17] => afi_wdata[17].DATAIN
ecc_wdata[18] => afi_wdata[18].DATAIN
ecc_wdata[19] => afi_wdata[19].DATAIN
ecc_wdata[20] => afi_wdata[20].DATAIN
ecc_wdata[21] => afi_wdata[21].DATAIN
ecc_wdata[22] => afi_wdata[22].DATAIN
ecc_wdata[23] => afi_wdata[23].DATAIN
ecc_wdata[24] => afi_wdata[24].DATAIN
ecc_wdata[25] => afi_wdata[25].DATAIN
ecc_wdata[26] => afi_wdata[26].DATAIN
ecc_wdata[27] => afi_wdata[27].DATAIN
ecc_wdata[28] => afi_wdata[28].DATAIN
ecc_wdata[29] => afi_wdata[29].DATAIN
ecc_wdata[30] => afi_wdata[30].DATAIN
ecc_wdata[31] => afi_wdata[31].DATAIN
ecc_dm[0] => afi_dm.IN1
ecc_dm[1] => afi_dm.IN1
ecc_dm[2] => afi_dm.IN1
ecc_dm[3] => afi_dm.IN1
afi_wlat[0] => Add0.IN10
afi_wlat[0] => Add2.IN10
afi_wlat[0] => Equal21.IN9
afi_wlat[0] => afi_wlat_minus_2[0][0].DATAIN
afi_wlat[0] => LessThan0.IN10
afi_wlat[0] => smallest_afi_wlat[0][0].DATAIN
afi_wlat[0] => Equal17.IN31
afi_wlat[0] => Equal18.IN0
afi_wlat[0] => Equal19.IN31
afi_wlat[0] => Equal20.IN1
afi_wlat[1] => Add0.IN9
afi_wlat[1] => Add1.IN8
afi_wlat[1] => Add2.IN9
afi_wlat[1] => Equal21.IN8
afi_wlat[1] => LessThan0.IN9
afi_wlat[1] => smallest_afi_wlat[0][1].DATAIN
afi_wlat[1] => Equal17.IN30
afi_wlat[1] => Equal18.IN31
afi_wlat[1] => Equal19.IN0
afi_wlat[1] => Equal20.IN0
afi_wlat[2] => Add0.IN8
afi_wlat[2] => Add1.IN7
afi_wlat[2] => Add2.IN8
afi_wlat[2] => Equal21.IN7
afi_wlat[2] => LessThan0.IN8
afi_wlat[2] => smallest_afi_wlat[0][2].DATAIN
afi_wlat[2] => Equal17.IN29
afi_wlat[2] => Equal18.IN30
afi_wlat[2] => Equal19.IN30
afi_wlat[2] => Equal20.IN31
afi_wlat[3] => Add0.IN7
afi_wlat[3] => Add1.IN6
afi_wlat[3] => Add2.IN7
afi_wlat[3] => Equal21.IN6
afi_wlat[3] => LessThan0.IN7
afi_wlat[3] => smallest_afi_wlat[0][3].DATAIN
afi_wlat[3] => Equal17.IN28
afi_wlat[3] => Equal18.IN29
afi_wlat[3] => Equal19.IN29
afi_wlat[3] => Equal20.IN30
afi_wlat[4] => Add0.IN6
afi_wlat[4] => Add1.IN5
afi_wlat[4] => Add2.IN6
afi_wlat[4] => Equal21.IN5
afi_wlat[4] => LessThan0.IN6
afi_wlat[4] => smallest_afi_wlat[0][4].DATAIN
afi_wlat[4] => Equal17.IN27
afi_wlat[4] => Equal18.IN28
afi_wlat[4] => Equal19.IN28
afi_wlat[4] => Equal20.IN29
afi_doing_read[0] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[1] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[0] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[1] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read[0] <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct[0] <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial[0] <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_first <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_first <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_first <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_first_vector[0] <= ecc_wdata_fifo_first_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_last <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_last <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_last <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[0] <= <GND>
afi_rrank[1] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[1] <= <GND>
afi_dqs_burst[0] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[1] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[0] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[1] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[0] <= ecc_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[1] <= ecc_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[2] <= ecc_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[3] <= ecc_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[4] <= ecc_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[5] <= ecc_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[6] <= ecc_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[7] <= ecc_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[8] <= ecc_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[9] <= ecc_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[10] <= ecc_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[11] <= ecc_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[12] <= ecc_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[13] <= ecc_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[14] <= ecc_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[15] <= ecc_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[16] <= ecc_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[17] <= ecc_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[18] <= ecc_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[19] <= ecc_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[20] <= ecc_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[21] <= ecc_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[22] <= ecc_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[23] <= ecc_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[24] <= ecc_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[25] <= ecc_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[26] <= ecc_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[27] <= ecc_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[28] <= ecc_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[29] <= ecc_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[30] <= ecc_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[31] <= ecc_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_dm[0] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[1] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[2] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[3] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst
ctl_clk => ctl_clk.IN9
ctl_reset_n => ctl_reset_n.IN9
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN1
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN1
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_interface_width[0] => ~NO_FANOUT~
cfg_interface_width[1] => ~NO_FANOUT~
cfg_interface_width[2] => ~NO_FANOUT~
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_dram_data_width.DATAA
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_dram_data_width.DATAA
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_dram_data_width.DATAA
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_dram_data_width.DATAA
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_dram_data_width.DATAA
wdatap_free_id_valid <= wdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[0] <= wdatap_free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[1] <= wdatap_free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[2] <= wdatap_free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => wdatap_cmdload_valid.IN0
proc_load => wdatap_cmdload_valid.IN1
proc_load_dataid => wdatap_cmdload_valid.IN1
proc_write => wdatap_cmdload_valid.IN1
tbp_load_index[0] => wdatap_cmdload_tbp_index[0].IN1
tbp_load_index[1] => wdatap_cmdload_tbp_index[1].IN1
tbp_load_index[2] => wdatap_cmdload_tbp_index[2].IN1
tbp_load_index[3] => wdatap_cmdload_tbp_index[3].IN1
proc_size[0] => wdatap_cmdload_burstcount[0].IN1
proc_size[1] => wdatap_cmdload_burstcount[1].IN1
proc_size[2] => wdatap_cmdload_burstcount[2].IN1
proc_size[3] => wdatap_cmdload_burstcount[3].IN1
wr_data_mem_full <= wdatap_datawrite_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_en => wdatap_datawrite_valid.IN2
write_data[0] => wdatap_datawrite_data[0].IN1
write_data[1] => wdatap_datawrite_data[1].IN1
write_data[2] => wdatap_datawrite_data[2].IN1
write_data[3] => wdatap_datawrite_data[3].IN1
write_data[4] => wdatap_datawrite_data[4].IN1
write_data[5] => wdatap_datawrite_data[5].IN1
write_data[6] => wdatap_datawrite_data[6].IN1
write_data[7] => wdatap_datawrite_data[7].IN1
write_data[8] => wdatap_datawrite_data[8].IN1
write_data[9] => wdatap_datawrite_data[9].IN1
write_data[10] => wdatap_datawrite_data[10].IN1
write_data[11] => wdatap_datawrite_data[11].IN1
write_data[12] => wdatap_datawrite_data[12].IN1
write_data[13] => wdatap_datawrite_data[13].IN1
write_data[14] => wdatap_datawrite_data[14].IN1
write_data[15] => wdatap_datawrite_data[15].IN1
write_data[16] => wdatap_datawrite_data[16].IN1
write_data[17] => wdatap_datawrite_data[17].IN1
write_data[18] => wdatap_datawrite_data[18].IN1
write_data[19] => wdatap_datawrite_data[19].IN1
write_data[20] => wdatap_datawrite_data[20].IN1
write_data[21] => wdatap_datawrite_data[21].IN1
write_data[22] => wdatap_datawrite_data[22].IN1
write_data[23] => wdatap_datawrite_data[23].IN1
write_data[24] => wdatap_datawrite_data[24].IN1
write_data[25] => wdatap_datawrite_data[25].IN1
write_data[26] => wdatap_datawrite_data[26].IN1
write_data[27] => wdatap_datawrite_data[27].IN1
write_data[28] => wdatap_datawrite_data[28].IN1
write_data[29] => wdatap_datawrite_data[29].IN1
write_data[30] => wdatap_datawrite_data[30].IN1
write_data[31] => wdatap_datawrite_data[31].IN1
byte_en[0] => int_datawrite_dm_unused1[0][0].DATAB
byte_en[0] => int_datawrite_dm_unused0[0][0].DATAB
byte_en[1] => int_datawrite_dm_unused1[0][1].DATAB
byte_en[1] => int_datawrite_dm_unused0[0][1].DATAB
byte_en[2] => int_datawrite_dm_unused1[1][0].DATAB
byte_en[2] => int_datawrite_dm_unused0[1][0].DATAB
byte_en[3] => int_datawrite_dm_unused1[1][1].DATAB
byte_en[3] => int_datawrite_dm_unused0[1][1].DATAB
data_complete[0] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[1] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[2] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[3] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_rmw_complete <= data_rmw_complete.DB_MAX_OUTPUT_PORT_TYPE
data_rmw_fetch => rmwfifo_output_valid_handshake.OUTPUTSELECT
data_partial_be <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_partial_be
doing_write[0] => wdatap_dataread_valid.IN0
dataid[0] => wdatap_dataread_dataid[0].IN1
dataid[1] => wdatap_dataread_dataid[1].IN1
dataid[2] => wdatap_dataread_dataid[2].IN1
dataid_vector[0] => wdatap_dataread_dataid_vector[0].IN1
dataid_vector[1] => wdatap_dataread_dataid_vector[1].IN1
dataid_vector[2] => wdatap_dataread_dataid_vector[2].IN1
dataid_vector[3] => wdatap_dataread_dataid_vector[3].IN1
dataid_vector[4] => wdatap_dataread_dataid_vector[4].IN1
dataid_vector[5] => wdatap_dataread_dataid_vector[5].IN1
dataid_vector[6] => wdatap_dataread_dataid_vector[6].IN1
dataid_vector[7] => wdatap_dataread_dataid_vector[7].IN1
rdwr_data_valid[0] => wdatap_dataread_valid.IN1
rmw_correct[0] => rmw_correct_r1.DATAIN
rmw_correct[0] => wdatap_dataread_valid.IN1
rmw_partial[0] => rmw_partial_r1.DATAIN
doing_write_first => wdatap_dataread_valid_first.IN0
dataid_first[0] => wdatap_dataread_dataid_first[0].IN1
dataid_first[1] => wdatap_dataread_dataid_first[1].IN1
dataid_first[2] => wdatap_dataread_dataid_first[2].IN1
dataid_vector_first[0] => wdatap_dataread_dataid_vector_first[0].IN1
dataid_vector_first[1] => wdatap_dataread_dataid_vector_first[1].IN1
dataid_vector_first[2] => wdatap_dataread_dataid_vector_first[2].IN1
dataid_vector_first[3] => wdatap_dataread_dataid_vector_first[3].IN1
dataid_vector_first[4] => wdatap_dataread_dataid_vector_first[4].IN1
dataid_vector_first[5] => wdatap_dataread_dataid_vector_first[5].IN1
dataid_vector_first[6] => wdatap_dataread_dataid_vector_first[6].IN1
dataid_vector_first[7] => wdatap_dataread_dataid_vector_first[7].IN1
rdwr_data_valid_first => wdatap_dataread_valid_first.IN1
rmw_correct_first => wdatap_dataread_valid_first.IN1
rmw_partial_first => ~NO_FANOUT~
doing_write_first_vector[0] => ~NO_FANOUT~
rdwr_data_valid_first_vector[0] => wdatap_dataread_valid_first_vector[0].IN1
doing_write_last => wdatap_dataread_valid_last.IN0
dataid_last[0] => wdatap_dataread_dataid_last[0].IN1
dataid_last[1] => wdatap_dataread_dataid_last[1].IN1
dataid_last[2] => wdatap_dataread_dataid_last[2].IN1
dataid_vector_last[0] => wdatap_dataread_dataid_vector_last[0].IN1
dataid_vector_last[1] => wdatap_dataread_dataid_vector_last[1].IN1
dataid_vector_last[2] => wdatap_dataread_dataid_vector_last[2].IN1
dataid_vector_last[3] => wdatap_dataread_dataid_vector_last[3].IN1
dataid_vector_last[4] => wdatap_dataread_dataid_vector_last[4].IN1
dataid_vector_last[5] => wdatap_dataread_dataid_vector_last[5].IN1
dataid_vector_last[6] => wdatap_dataread_dataid_vector_last[6].IN1
dataid_vector_last[7] => wdatap_dataread_dataid_vector_last[7].IN1
rdwr_data_valid_last => wdatap_dataread_valid_last.IN1
rmw_correct_last => wdatap_dataread_valid_last.IN1
rmw_partial_last => ~NO_FANOUT~
wdatap_data[0] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[1] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[2] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[3] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[4] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[5] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[6] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[7] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[8] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[9] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[10] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[11] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[12] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[13] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[14] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[15] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[16] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[17] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[18] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[19] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[20] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[21] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[22] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[23] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[24] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[25] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[26] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[27] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[28] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[29] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[30] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[31] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_rmw_partial_data[0] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[1] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[2] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[3] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[4] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[5] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[6] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[7] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[8] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[9] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[10] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[11] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[12] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[13] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[14] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[15] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[16] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[17] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[18] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[19] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[20] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[21] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[22] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[23] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[24] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[25] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[26] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[27] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[28] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[29] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[30] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[31] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[0] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[1] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[2] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[3] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[4] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[5] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[6] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[7] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[8] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[9] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[10] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[11] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[12] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[13] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[14] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[15] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[16] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[17] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[18] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[19] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[20] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[21] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[22] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[23] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[24] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[25] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[26] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[27] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[28] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[29] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[30] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[31] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial <= wdatap_dataread_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct <= wdatap_dataread_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[0] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[1] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[2] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[3] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code[0] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[1] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[2] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[3] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[4] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[5] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[6] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[7] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[8] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[9] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[10] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[11] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[12] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[13] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[14] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[15] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code_overwrite[0] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[1] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid => rmwfifo_data_valid.IN1
rmwfifo_data[0] => rmwfifo_input[0].IN1
rmwfifo_data[1] => rmwfifo_input[1].IN1
rmwfifo_data[2] => rmwfifo_input[2].IN1
rmwfifo_data[3] => rmwfifo_input[3].IN1
rmwfifo_data[4] => rmwfifo_input[4].IN1
rmwfifo_data[5] => rmwfifo_input[5].IN1
rmwfifo_data[6] => rmwfifo_input[6].IN1
rmwfifo_data[7] => rmwfifo_input[7].IN1
rmwfifo_data[8] => rmwfifo_input[8].IN1
rmwfifo_data[9] => rmwfifo_input[9].IN1
rmwfifo_data[10] => rmwfifo_input[10].IN1
rmwfifo_data[11] => rmwfifo_input[11].IN1
rmwfifo_data[12] => rmwfifo_input[12].IN1
rmwfifo_data[13] => rmwfifo_input[13].IN1
rmwfifo_data[14] => rmwfifo_input[14].IN1
rmwfifo_data[15] => rmwfifo_input[15].IN1
rmwfifo_data[16] => rmwfifo_input[16].IN1
rmwfifo_data[17] => rmwfifo_input[17].IN1
rmwfifo_data[18] => rmwfifo_input[18].IN1
rmwfifo_data[19] => rmwfifo_input[19].IN1
rmwfifo_data[20] => rmwfifo_input[20].IN1
rmwfifo_data[21] => rmwfifo_input[21].IN1
rmwfifo_data[22] => rmwfifo_input[22].IN1
rmwfifo_data[23] => rmwfifo_input[23].IN1
rmwfifo_data[24] => rmwfifo_input[24].IN1
rmwfifo_data[25] => rmwfifo_input[25].IN1
rmwfifo_data[26] => rmwfifo_input[26].IN1
rmwfifo_data[27] => rmwfifo_input[27].IN1
rmwfifo_data[28] => rmwfifo_input[28].IN1
rmwfifo_data[29] => rmwfifo_input[29].IN1
rmwfifo_data[30] => rmwfifo_input[30].IN1
rmwfifo_data[31] => rmwfifo_input[31].IN1
rmwfifo_ecc_dbe[0] => rmwfifo_input[32].IN1
rmwfifo_ecc_dbe[1] => rmwfifo_input[33].IN1
rmwfifo_ecc_code[0] => rmwfifo_input[34].IN1
rmwfifo_ecc_code[1] => rmwfifo_input[35].IN1
rmwfifo_ecc_code[2] => rmwfifo_input[36].IN1
rmwfifo_ecc_code[3] => rmwfifo_input[37].IN1
rmwfifo_ecc_code[4] => rmwfifo_input[38].IN1
rmwfifo_ecc_code[5] => rmwfifo_input[39].IN1
rmwfifo_ecc_code[6] => rmwfifo_input[40].IN1
rmwfifo_ecc_code[7] => rmwfifo_input[41].IN1
rmwfifo_ecc_code[8] => rmwfifo_input[42].IN1
rmwfifo_ecc_code[9] => rmwfifo_input[43].IN1
rmwfifo_ecc_code[10] => rmwfifo_input[44].IN1
rmwfifo_ecc_code[11] => rmwfifo_input[45].IN1
rmwfifo_ecc_code[12] => rmwfifo_input[46].IN1
rmwfifo_ecc_code[13] => rmwfifo_input[47].IN1
rmwfifo_ecc_code[14] => rmwfifo_input[48].IN1
rmwfifo_ecc_code[15] => rmwfifo_input[49].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_clk => burst_counter[2].CLK
ctl_clk => burst_counter[3].CLK
ctl_clk => burst_counter[4].CLK
ctl_clk => burst_counter[5].CLK
ctl_clk => burst_counter[6].CLK
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_reset_n => burst_counter[2].ACLR
ctl_reset_n => burst_counter[3].ACLR
ctl_reset_n => burst_counter[4].ACLR
ctl_reset_n => burst_counter[5].ACLR
ctl_reset_n => burst_counter[6].ACLR
burst_ready => burst_accepted.IN0
burst_valid => burst_accepted.IN1
burst_pending_burstcount[0] <= burst_counter[0].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[1] <= burst_counter[1].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[2] <= burst_counter[2].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[3] <= burst_counter[3].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[4] <= burst_counter[4].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[5] <= burst_counter[5].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[6] <= burst_counter[6].DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[0] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[1] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[2] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[3] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[4] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[5] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[6] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_consumed_valid => always0.IN1
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_counsumed_burstcount[0] => Add2.IN7
burst_counsumed_burstcount[0] => Add0.IN16
burst_counsumed_burstcount[1] => Add2.IN6
burst_counsumed_burstcount[1] => Add0.IN15
burst_counsumed_burstcount[2] => Add2.IN5
burst_counsumed_burstcount[2] => Add0.IN14
burst_counsumed_burstcount[3] => Add2.IN4
burst_counsumed_burstcount[3] => Add0.IN13


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => Add19.IN12
cfg_burst_length[2] => Add19.IN11
cfg_burst_length[3] => Add19.IN10
cfg_burst_length[4] => Add19.IN9
cfg_enable_ecc => cfg_enable_partial_be_notification.IN0
cfg_enable_auto_corr => cfg_enable_partial_be_notification.IN1
cfg_enable_no_dm => cfg_enable_partial_be_notification.IN1
update_cmd_if_ready <= update_cmd_if_address_blocked.DB_MAX_OUTPUT_PORT_TYPE
update_cmd_if_valid => update_cmd_if_accepted.IN1
update_cmd_if_data_id[0] => Equal1.IN31
update_cmd_if_data_id[0] => Equal3.IN0
update_cmd_if_data_id[0] => Equal5.IN31
update_cmd_if_data_id[0] => Equal7.IN1
update_cmd_if_data_id[0] => Equal9.IN31
update_cmd_if_data_id[0] => Equal11.IN1
update_cmd_if_data_id[0] => Equal13.IN31
update_cmd_if_data_id[0] => Equal15.IN2
update_cmd_if_data_id[1] => Equal1.IN30
update_cmd_if_data_id[1] => Equal3.IN31
update_cmd_if_data_id[1] => Equal5.IN0
update_cmd_if_data_id[1] => Equal7.IN0
update_cmd_if_data_id[1] => Equal9.IN30
update_cmd_if_data_id[1] => Equal11.IN31
update_cmd_if_data_id[1] => Equal13.IN1
update_cmd_if_data_id[1] => Equal15.IN1
update_cmd_if_data_id[2] => Equal1.IN29
update_cmd_if_data_id[2] => Equal3.IN30
update_cmd_if_data_id[2] => Equal5.IN30
update_cmd_if_data_id[2] => Equal7.IN31
update_cmd_if_data_id[2] => Equal9.IN0
update_cmd_if_data_id[2] => Equal11.IN0
update_cmd_if_data_id[2] => Equal13.IN0
update_cmd_if_data_id[2] => Equal15.IN0
update_cmd_if_burstcount[0] => burstcount_list_write_data[0].IN1
update_cmd_if_burstcount[1] => burstcount_list_write_data[1].IN1
update_cmd_if_burstcount[2] => burstcount_list_write_data[2].IN1
update_cmd_if_burstcount[3] => burstcount_list_write_data[3].IN1
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[0][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[1][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[2][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[3][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[4][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[5][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[6][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[7][0].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[0][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[1][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[2][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[3][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[4][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[5][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[6][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[7][1].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[0][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[1][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[2][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[3][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[4][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[5][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[6][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[7][2].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[0][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[1][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[2][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[3][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[4][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[5][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[6][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[7][3].DATAIN
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => notify_tbp_data_partial_be.IN1
update_data_if_valid => always43.IN0
update_data_if_valid => always43.IN0
update_data_if_valid => update_data_bc_gt_update_cmd_unnotified_bc.IN1
update_data_if_data_id[0] => ~NO_FANOUT~
update_data_if_data_id[1] => ~NO_FANOUT~
update_data_if_data_id[2] => ~NO_FANOUT~
update_data_if_data_id_vector[0] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[1] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[2] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[3] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[4] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[5] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[6] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[7] => update_data_if_burstcount_greatereq.IN1
update_data_if_burstcount[0] => LessThan0.IN10
update_data_if_burstcount[0] => Equal0.IN9
update_data_if_burstcount[0] => LessThan34.IN7
update_data_if_burstcount[1] => LessThan0.IN9
update_data_if_burstcount[1] => Equal0.IN8
update_data_if_burstcount[1] => LessThan34.IN6
update_data_if_burstcount[2] => LessThan0.IN8
update_data_if_burstcount[2] => Equal0.IN7
update_data_if_burstcount[2] => LessThan34.IN5
update_data_if_burstcount[3] => LessThan0.IN7
update_data_if_burstcount[3] => Equal0.IN6
update_data_if_burstcount[3] => LessThan34.IN4
update_data_if_burstcount[4] => LessThan0.IN6
update_data_if_burstcount[4] => LessThan34.IN3
update_data_if_burstcount[4] => Equal0.IN2
update_data_if_burstcount[5] => LessThan0.IN5
update_data_if_burstcount[5] => LessThan34.IN2
update_data_if_burstcount[5] => Equal0.IN1
update_data_if_burstcount[6] => LessThan0.IN4
update_data_if_burstcount[6] => LessThan34.IN1
update_data_if_burstcount[6] => Equal0.IN0
update_data_if_next_burstcount[0] => ~NO_FANOUT~
update_data_if_next_burstcount[1] => ~NO_FANOUT~
update_data_if_next_burstcount[2] => ~NO_FANOUT~
update_data_if_next_burstcount[3] => ~NO_FANOUT~
update_data_if_next_burstcount[4] => ~NO_FANOUT~
update_data_if_next_burstcount[5] => ~NO_FANOUT~
update_data_if_next_burstcount[6] => ~NO_FANOUT~
notify_data_if_valid <= burstcount_list_read.DB_MAX_OUTPUT_PORT_TYPE
notify_data_if_burstcount[0] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[1] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[2] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[3] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_tbp_data_ready[0] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[1] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[2] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[3] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_partial_be <= notify_tbp_data_partial_be.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_ready <= write_data_if_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_valid => write_data_if_accepted.IN1
write_data_if_accepted <= write_data_if_accepted.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[0] <= write_data_if_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[1] <= write_data_if_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[2] <= write_data_if_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[3] <= write_data_if_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[4] <= write_data_if_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[5] <= write_data_if_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_partial_be => partial_be_detected.IN1
write_data_if_allzeros_be => ~NO_FANOUT~
read_data_if_valid[0] => read_data_if_datavalid[0]~reg0.DATAIN
read_data_if_data_id[0] => ~NO_FANOUT~
read_data_if_data_id[1] => ~NO_FANOUT~
read_data_if_data_id[2] => ~NO_FANOUT~
read_data_if_data_id_vector[0] => ~NO_FANOUT~
read_data_if_data_id_vector[1] => ~NO_FANOUT~
read_data_if_data_id_vector[2] => ~NO_FANOUT~
read_data_if_data_id_vector[3] => ~NO_FANOUT~
read_data_if_data_id_vector[4] => ~NO_FANOUT~
read_data_if_data_id_vector[5] => ~NO_FANOUT~
read_data_if_data_id_vector[6] => ~NO_FANOUT~
read_data_if_data_id_vector[7] => ~NO_FANOUT~
read_data_if_valid_first => always3.IN0
read_data_if_valid_first => always5.IN0
read_data_if_valid_first => always7.IN0
read_data_if_valid_first => always9.IN0
read_data_if_valid_first => always11.IN0
read_data_if_valid_first => always13.IN0
read_data_if_valid_first => always15.IN0
read_data_if_valid_first => always17.IN0
read_data_if_data_id_first[0] => ~NO_FANOUT~
read_data_if_data_id_first[1] => ~NO_FANOUT~
read_data_if_data_id_first[2] => ~NO_FANOUT~
read_data_if_data_id_vector_first[0] => always3.IN1
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][5].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][4].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][3].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][2].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][1].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][0].OUTPUTSELECT
read_data_if_data_id_vector_first[1] => always5.IN1
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => always7.IN1
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => always9.IN1
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => always11.IN1
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => always13.IN1
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => always15.IN1
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => always17.IN1
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_valid_first_vector[0] => ~NO_FANOUT~
read_data_if_valid_last => always41.IN1
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter_full.OUTPUTSELECT
read_data_if_data_id_last[0] => ~NO_FANOUT~
read_data_if_data_id_last[1] => ~NO_FANOUT~
read_data_if_data_id_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[0] => ~NO_FANOUT~
read_data_if_data_id_vector_last[1] => ~NO_FANOUT~
read_data_if_data_id_vector_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[3] => ~NO_FANOUT~
read_data_if_data_id_vector_last[4] => ~NO_FANOUT~
read_data_if_data_id_vector_last[5] => ~NO_FANOUT~
read_data_if_data_id_vector_last[6] => ~NO_FANOUT~
read_data_if_data_id_vector_last[7] => ~NO_FANOUT~
read_data_if_address[0] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[1] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[2] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[3] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[4] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[5] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_datavalid[0] <= read_data_if_datavalid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_done <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[7][3].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal8.IN60
list_put_entry_id[3] => Equal9.IN60
list_put_entry_id[3] => Equal10.IN60
list_put_entry_id[3] => Equal11.IN60
list_put_entry_id[3] => Equal12.IN60
list_put_entry_id[3] => Equal13.IN60
list_put_entry_id[3] => Equal14.IN60
list_put_entry_id[3] => Equal15.IN60


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_vll1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vll1:auto_generated.data_a[0]
data_a[1] => altsyncram_vll1:auto_generated.data_a[1]
data_a[2] => altsyncram_vll1:auto_generated.data_a[2]
data_a[3] => altsyncram_vll1:auto_generated.data_a[3]
data_a[4] => altsyncram_vll1:auto_generated.data_a[4]
data_a[5] => altsyncram_vll1:auto_generated.data_a[5]
data_a[6] => altsyncram_vll1:auto_generated.data_a[6]
data_a[7] => altsyncram_vll1:auto_generated.data_a[7]
data_a[8] => altsyncram_vll1:auto_generated.data_a[8]
data_a[9] => altsyncram_vll1:auto_generated.data_a[9]
data_a[10] => altsyncram_vll1:auto_generated.data_a[10]
data_a[11] => altsyncram_vll1:auto_generated.data_a[11]
data_a[12] => altsyncram_vll1:auto_generated.data_a[12]
data_a[13] => altsyncram_vll1:auto_generated.data_a[13]
data_a[14] => altsyncram_vll1:auto_generated.data_a[14]
data_a[15] => altsyncram_vll1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_vll1:auto_generated.address_a[0]
address_a[1] => altsyncram_vll1:auto_generated.address_a[1]
address_a[2] => altsyncram_vll1:auto_generated.address_a[2]
address_a[3] => altsyncram_vll1:auto_generated.address_a[3]
address_a[4] => altsyncram_vll1:auto_generated.address_a[4]
address_a[5] => altsyncram_vll1:auto_generated.address_a[5]
address_b[0] => altsyncram_vll1:auto_generated.address_b[0]
address_b[1] => altsyncram_vll1:auto_generated.address_b[1]
address_b[2] => altsyncram_vll1:auto_generated.address_b[2]
address_b[3] => altsyncram_vll1:auto_generated.address_b[3]
address_b[4] => altsyncram_vll1:auto_generated.address_b[4]
address_b[5] => altsyncram_vll1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vll1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_vll1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vll1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vll1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vll1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vll1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vll1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vll1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vll1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vll1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vll1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vll1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vll1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vll1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vll1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vll1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vll1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_lil1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lil1:auto_generated.data_a[0]
data_a[1] => altsyncram_lil1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_lil1:auto_generated.address_a[0]
address_a[1] => altsyncram_lil1:auto_generated.address_a[1]
address_a[2] => altsyncram_lil1:auto_generated.address_a[2]
address_a[3] => altsyncram_lil1:auto_generated.address_a[3]
address_a[4] => altsyncram_lil1:auto_generated.address_a[4]
address_a[5] => altsyncram_lil1:auto_generated.address_a[5]
address_b[0] => altsyncram_lil1:auto_generated.address_b[0]
address_b[1] => altsyncram_lil1:auto_generated.address_b[1]
address_b[2] => altsyncram_lil1:auto_generated.address_b[2]
address_b[3] => altsyncram_lil1:auto_generated.address_b[3]
address_b[4] => altsyncram_lil1:auto_generated.address_b[4]
address_b[5] => altsyncram_lil1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lil1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_lil1:auto_generated.q_b[0]
q_b[1] <= altsyncram_lil1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_vll1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vll1:auto_generated.data_a[0]
data_a[1] => altsyncram_vll1:auto_generated.data_a[1]
data_a[2] => altsyncram_vll1:auto_generated.data_a[2]
data_a[3] => altsyncram_vll1:auto_generated.data_a[3]
data_a[4] => altsyncram_vll1:auto_generated.data_a[4]
data_a[5] => altsyncram_vll1:auto_generated.data_a[5]
data_a[6] => altsyncram_vll1:auto_generated.data_a[6]
data_a[7] => altsyncram_vll1:auto_generated.data_a[7]
data_a[8] => altsyncram_vll1:auto_generated.data_a[8]
data_a[9] => altsyncram_vll1:auto_generated.data_a[9]
data_a[10] => altsyncram_vll1:auto_generated.data_a[10]
data_a[11] => altsyncram_vll1:auto_generated.data_a[11]
data_a[12] => altsyncram_vll1:auto_generated.data_a[12]
data_a[13] => altsyncram_vll1:auto_generated.data_a[13]
data_a[14] => altsyncram_vll1:auto_generated.data_a[14]
data_a[15] => altsyncram_vll1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_vll1:auto_generated.address_a[0]
address_a[1] => altsyncram_vll1:auto_generated.address_a[1]
address_a[2] => altsyncram_vll1:auto_generated.address_a[2]
address_a[3] => altsyncram_vll1:auto_generated.address_a[3]
address_a[4] => altsyncram_vll1:auto_generated.address_a[4]
address_a[5] => altsyncram_vll1:auto_generated.address_a[5]
address_b[0] => altsyncram_vll1:auto_generated.address_b[0]
address_b[1] => altsyncram_vll1:auto_generated.address_b[1]
address_b[2] => altsyncram_vll1:auto_generated.address_b[2]
address_b[3] => altsyncram_vll1:auto_generated.address_b[3]
address_b[4] => altsyncram_vll1:auto_generated.address_b[4]
address_b[5] => altsyncram_vll1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vll1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_vll1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vll1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vll1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vll1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vll1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vll1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vll1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vll1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vll1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vll1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vll1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vll1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vll1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vll1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vll1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vll1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_lil1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lil1:auto_generated.data_a[0]
data_a[1] => altsyncram_lil1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_lil1:auto_generated.address_a[0]
address_a[1] => altsyncram_lil1:auto_generated.address_a[1]
address_a[2] => altsyncram_lil1:auto_generated.address_a[2]
address_a[3] => altsyncram_lil1:auto_generated.address_a[3]
address_a[4] => altsyncram_lil1:auto_generated.address_a[4]
address_a[5] => altsyncram_lil1:auto_generated.address_a[5]
address_b[0] => altsyncram_lil1:auto_generated.address_b[0]
address_b[1] => altsyncram_lil1:auto_generated.address_b[1]
address_b[2] => altsyncram_lil1:auto_generated.address_b[2]
address_b[3] => altsyncram_lil1:auto_generated.address_b[3]
address_b[4] => altsyncram_lil1:auto_generated.address_b[4]
address_b[5] => altsyncram_lil1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lil1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_lil1:auto_generated.q_b[0]
q_b[1] <= altsyncram_lil1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[44] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[45] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[46] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[47] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[48] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[49] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1
put_data[44] => put_data[44].IN1
put_data[45] => put_data[45].IN1
put_data[46] => put_data[46].IN1
put_data[47] => put_data[47].IN1
put_data[48] => put_data[48].IN1
put_data[49] => put_data[49].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_5841:auto_generated.data[0]
data[1] => scfifo_5841:auto_generated.data[1]
data[2] => scfifo_5841:auto_generated.data[2]
data[3] => scfifo_5841:auto_generated.data[3]
data[4] => scfifo_5841:auto_generated.data[4]
data[5] => scfifo_5841:auto_generated.data[5]
data[6] => scfifo_5841:auto_generated.data[6]
data[7] => scfifo_5841:auto_generated.data[7]
data[8] => scfifo_5841:auto_generated.data[8]
data[9] => scfifo_5841:auto_generated.data[9]
data[10] => scfifo_5841:auto_generated.data[10]
data[11] => scfifo_5841:auto_generated.data[11]
data[12] => scfifo_5841:auto_generated.data[12]
data[13] => scfifo_5841:auto_generated.data[13]
data[14] => scfifo_5841:auto_generated.data[14]
data[15] => scfifo_5841:auto_generated.data[15]
data[16] => scfifo_5841:auto_generated.data[16]
data[17] => scfifo_5841:auto_generated.data[17]
data[18] => scfifo_5841:auto_generated.data[18]
data[19] => scfifo_5841:auto_generated.data[19]
data[20] => scfifo_5841:auto_generated.data[20]
data[21] => scfifo_5841:auto_generated.data[21]
data[22] => scfifo_5841:auto_generated.data[22]
data[23] => scfifo_5841:auto_generated.data[23]
data[24] => scfifo_5841:auto_generated.data[24]
data[25] => scfifo_5841:auto_generated.data[25]
data[26] => scfifo_5841:auto_generated.data[26]
data[27] => scfifo_5841:auto_generated.data[27]
data[28] => scfifo_5841:auto_generated.data[28]
data[29] => scfifo_5841:auto_generated.data[29]
data[30] => scfifo_5841:auto_generated.data[30]
data[31] => scfifo_5841:auto_generated.data[31]
data[32] => scfifo_5841:auto_generated.data[32]
data[33] => scfifo_5841:auto_generated.data[33]
data[34] => scfifo_5841:auto_generated.data[34]
data[35] => scfifo_5841:auto_generated.data[35]
data[36] => scfifo_5841:auto_generated.data[36]
data[37] => scfifo_5841:auto_generated.data[37]
data[38] => scfifo_5841:auto_generated.data[38]
data[39] => scfifo_5841:auto_generated.data[39]
data[40] => scfifo_5841:auto_generated.data[40]
data[41] => scfifo_5841:auto_generated.data[41]
data[42] => scfifo_5841:auto_generated.data[42]
data[43] => scfifo_5841:auto_generated.data[43]
data[44] => scfifo_5841:auto_generated.data[44]
data[45] => scfifo_5841:auto_generated.data[45]
data[46] => scfifo_5841:auto_generated.data[46]
data[47] => scfifo_5841:auto_generated.data[47]
data[48] => scfifo_5841:auto_generated.data[48]
data[49] => scfifo_5841:auto_generated.data[49]
q[0] <= scfifo_5841:auto_generated.q[0]
q[1] <= scfifo_5841:auto_generated.q[1]
q[2] <= scfifo_5841:auto_generated.q[2]
q[3] <= scfifo_5841:auto_generated.q[3]
q[4] <= scfifo_5841:auto_generated.q[4]
q[5] <= scfifo_5841:auto_generated.q[5]
q[6] <= scfifo_5841:auto_generated.q[6]
q[7] <= scfifo_5841:auto_generated.q[7]
q[8] <= scfifo_5841:auto_generated.q[8]
q[9] <= scfifo_5841:auto_generated.q[9]
q[10] <= scfifo_5841:auto_generated.q[10]
q[11] <= scfifo_5841:auto_generated.q[11]
q[12] <= scfifo_5841:auto_generated.q[12]
q[13] <= scfifo_5841:auto_generated.q[13]
q[14] <= scfifo_5841:auto_generated.q[14]
q[15] <= scfifo_5841:auto_generated.q[15]
q[16] <= scfifo_5841:auto_generated.q[16]
q[17] <= scfifo_5841:auto_generated.q[17]
q[18] <= scfifo_5841:auto_generated.q[18]
q[19] <= scfifo_5841:auto_generated.q[19]
q[20] <= scfifo_5841:auto_generated.q[20]
q[21] <= scfifo_5841:auto_generated.q[21]
q[22] <= scfifo_5841:auto_generated.q[22]
q[23] <= scfifo_5841:auto_generated.q[23]
q[24] <= scfifo_5841:auto_generated.q[24]
q[25] <= scfifo_5841:auto_generated.q[25]
q[26] <= scfifo_5841:auto_generated.q[26]
q[27] <= scfifo_5841:auto_generated.q[27]
q[28] <= scfifo_5841:auto_generated.q[28]
q[29] <= scfifo_5841:auto_generated.q[29]
q[30] <= scfifo_5841:auto_generated.q[30]
q[31] <= scfifo_5841:auto_generated.q[31]
q[32] <= scfifo_5841:auto_generated.q[32]
q[33] <= scfifo_5841:auto_generated.q[33]
q[34] <= scfifo_5841:auto_generated.q[34]
q[35] <= scfifo_5841:auto_generated.q[35]
q[36] <= scfifo_5841:auto_generated.q[36]
q[37] <= scfifo_5841:auto_generated.q[37]
q[38] <= scfifo_5841:auto_generated.q[38]
q[39] <= scfifo_5841:auto_generated.q[39]
q[40] <= scfifo_5841:auto_generated.q[40]
q[41] <= scfifo_5841:auto_generated.q[41]
q[42] <= scfifo_5841:auto_generated.q[42]
q[43] <= scfifo_5841:auto_generated.q[43]
q[44] <= scfifo_5841:auto_generated.q[44]
q[45] <= scfifo_5841:auto_generated.q[45]
q[46] <= scfifo_5841:auto_generated.q[46]
q[47] <= scfifo_5841:auto_generated.q[47]
q[48] <= scfifo_5841:auto_generated.q[48]
q[49] <= scfifo_5841:auto_generated.q[49]
wrreq => scfifo_5841:auto_generated.wrreq
rdreq => scfifo_5841:auto_generated.rdreq
clock => scfifo_5841:auto_generated.clock
aclr => scfifo_5841:auto_generated.aclr
sclr => scfifo_5841:auto_generated.sclr
empty <= scfifo_5841:auto_generated.empty
full <= scfifo_5841:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated
aclr => a_dpfifo_ej31:dpfifo.aclr
clock => a_dpfifo_ej31:dpfifo.clock
data[0] => a_dpfifo_ej31:dpfifo.data[0]
data[1] => a_dpfifo_ej31:dpfifo.data[1]
data[2] => a_dpfifo_ej31:dpfifo.data[2]
data[3] => a_dpfifo_ej31:dpfifo.data[3]
data[4] => a_dpfifo_ej31:dpfifo.data[4]
data[5] => a_dpfifo_ej31:dpfifo.data[5]
data[6] => a_dpfifo_ej31:dpfifo.data[6]
data[7] => a_dpfifo_ej31:dpfifo.data[7]
data[8] => a_dpfifo_ej31:dpfifo.data[8]
data[9] => a_dpfifo_ej31:dpfifo.data[9]
data[10] => a_dpfifo_ej31:dpfifo.data[10]
data[11] => a_dpfifo_ej31:dpfifo.data[11]
data[12] => a_dpfifo_ej31:dpfifo.data[12]
data[13] => a_dpfifo_ej31:dpfifo.data[13]
data[14] => a_dpfifo_ej31:dpfifo.data[14]
data[15] => a_dpfifo_ej31:dpfifo.data[15]
data[16] => a_dpfifo_ej31:dpfifo.data[16]
data[17] => a_dpfifo_ej31:dpfifo.data[17]
data[18] => a_dpfifo_ej31:dpfifo.data[18]
data[19] => a_dpfifo_ej31:dpfifo.data[19]
data[20] => a_dpfifo_ej31:dpfifo.data[20]
data[21] => a_dpfifo_ej31:dpfifo.data[21]
data[22] => a_dpfifo_ej31:dpfifo.data[22]
data[23] => a_dpfifo_ej31:dpfifo.data[23]
data[24] => a_dpfifo_ej31:dpfifo.data[24]
data[25] => a_dpfifo_ej31:dpfifo.data[25]
data[26] => a_dpfifo_ej31:dpfifo.data[26]
data[27] => a_dpfifo_ej31:dpfifo.data[27]
data[28] => a_dpfifo_ej31:dpfifo.data[28]
data[29] => a_dpfifo_ej31:dpfifo.data[29]
data[30] => a_dpfifo_ej31:dpfifo.data[30]
data[31] => a_dpfifo_ej31:dpfifo.data[31]
data[32] => a_dpfifo_ej31:dpfifo.data[32]
data[33] => a_dpfifo_ej31:dpfifo.data[33]
data[34] => a_dpfifo_ej31:dpfifo.data[34]
data[35] => a_dpfifo_ej31:dpfifo.data[35]
data[36] => a_dpfifo_ej31:dpfifo.data[36]
data[37] => a_dpfifo_ej31:dpfifo.data[37]
data[38] => a_dpfifo_ej31:dpfifo.data[38]
data[39] => a_dpfifo_ej31:dpfifo.data[39]
data[40] => a_dpfifo_ej31:dpfifo.data[40]
data[41] => a_dpfifo_ej31:dpfifo.data[41]
data[42] => a_dpfifo_ej31:dpfifo.data[42]
data[43] => a_dpfifo_ej31:dpfifo.data[43]
data[44] => a_dpfifo_ej31:dpfifo.data[44]
data[45] => a_dpfifo_ej31:dpfifo.data[45]
data[46] => a_dpfifo_ej31:dpfifo.data[46]
data[47] => a_dpfifo_ej31:dpfifo.data[47]
data[48] => a_dpfifo_ej31:dpfifo.data[48]
data[49] => a_dpfifo_ej31:dpfifo.data[49]
empty <= a_dpfifo_ej31:dpfifo.empty
full <= a_dpfifo_ej31:dpfifo.full
q[0] <= a_dpfifo_ej31:dpfifo.q[0]
q[1] <= a_dpfifo_ej31:dpfifo.q[1]
q[2] <= a_dpfifo_ej31:dpfifo.q[2]
q[3] <= a_dpfifo_ej31:dpfifo.q[3]
q[4] <= a_dpfifo_ej31:dpfifo.q[4]
q[5] <= a_dpfifo_ej31:dpfifo.q[5]
q[6] <= a_dpfifo_ej31:dpfifo.q[6]
q[7] <= a_dpfifo_ej31:dpfifo.q[7]
q[8] <= a_dpfifo_ej31:dpfifo.q[8]
q[9] <= a_dpfifo_ej31:dpfifo.q[9]
q[10] <= a_dpfifo_ej31:dpfifo.q[10]
q[11] <= a_dpfifo_ej31:dpfifo.q[11]
q[12] <= a_dpfifo_ej31:dpfifo.q[12]
q[13] <= a_dpfifo_ej31:dpfifo.q[13]
q[14] <= a_dpfifo_ej31:dpfifo.q[14]
q[15] <= a_dpfifo_ej31:dpfifo.q[15]
q[16] <= a_dpfifo_ej31:dpfifo.q[16]
q[17] <= a_dpfifo_ej31:dpfifo.q[17]
q[18] <= a_dpfifo_ej31:dpfifo.q[18]
q[19] <= a_dpfifo_ej31:dpfifo.q[19]
q[20] <= a_dpfifo_ej31:dpfifo.q[20]
q[21] <= a_dpfifo_ej31:dpfifo.q[21]
q[22] <= a_dpfifo_ej31:dpfifo.q[22]
q[23] <= a_dpfifo_ej31:dpfifo.q[23]
q[24] <= a_dpfifo_ej31:dpfifo.q[24]
q[25] <= a_dpfifo_ej31:dpfifo.q[25]
q[26] <= a_dpfifo_ej31:dpfifo.q[26]
q[27] <= a_dpfifo_ej31:dpfifo.q[27]
q[28] <= a_dpfifo_ej31:dpfifo.q[28]
q[29] <= a_dpfifo_ej31:dpfifo.q[29]
q[30] <= a_dpfifo_ej31:dpfifo.q[30]
q[31] <= a_dpfifo_ej31:dpfifo.q[31]
q[32] <= a_dpfifo_ej31:dpfifo.q[32]
q[33] <= a_dpfifo_ej31:dpfifo.q[33]
q[34] <= a_dpfifo_ej31:dpfifo.q[34]
q[35] <= a_dpfifo_ej31:dpfifo.q[35]
q[36] <= a_dpfifo_ej31:dpfifo.q[36]
q[37] <= a_dpfifo_ej31:dpfifo.q[37]
q[38] <= a_dpfifo_ej31:dpfifo.q[38]
q[39] <= a_dpfifo_ej31:dpfifo.q[39]
q[40] <= a_dpfifo_ej31:dpfifo.q[40]
q[41] <= a_dpfifo_ej31:dpfifo.q[41]
q[42] <= a_dpfifo_ej31:dpfifo.q[42]
q[43] <= a_dpfifo_ej31:dpfifo.q[43]
q[44] <= a_dpfifo_ej31:dpfifo.q[44]
q[45] <= a_dpfifo_ej31:dpfifo.q[45]
q[46] <= a_dpfifo_ej31:dpfifo.q[46]
q[47] <= a_dpfifo_ej31:dpfifo.q[47]
q[48] <= a_dpfifo_ej31:dpfifo.q[48]
q[49] <= a_dpfifo_ej31:dpfifo.q[49]
rdreq => a_dpfifo_ej31:dpfifo.rreq
sclr => a_dpfifo_ej31:dpfifo.sclr
wrreq => a_dpfifo_ej31:dpfifo.wreq


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_jrd1:FIFOram.clock0
clock => altsyncram_jrd1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_jrd1:FIFOram.data_a[0]
data[1] => altsyncram_jrd1:FIFOram.data_a[1]
data[2] => altsyncram_jrd1:FIFOram.data_a[2]
data[3] => altsyncram_jrd1:FIFOram.data_a[3]
data[4] => altsyncram_jrd1:FIFOram.data_a[4]
data[5] => altsyncram_jrd1:FIFOram.data_a[5]
data[6] => altsyncram_jrd1:FIFOram.data_a[6]
data[7] => altsyncram_jrd1:FIFOram.data_a[7]
data[8] => altsyncram_jrd1:FIFOram.data_a[8]
data[9] => altsyncram_jrd1:FIFOram.data_a[9]
data[10] => altsyncram_jrd1:FIFOram.data_a[10]
data[11] => altsyncram_jrd1:FIFOram.data_a[11]
data[12] => altsyncram_jrd1:FIFOram.data_a[12]
data[13] => altsyncram_jrd1:FIFOram.data_a[13]
data[14] => altsyncram_jrd1:FIFOram.data_a[14]
data[15] => altsyncram_jrd1:FIFOram.data_a[15]
data[16] => altsyncram_jrd1:FIFOram.data_a[16]
data[17] => altsyncram_jrd1:FIFOram.data_a[17]
data[18] => altsyncram_jrd1:FIFOram.data_a[18]
data[19] => altsyncram_jrd1:FIFOram.data_a[19]
data[20] => altsyncram_jrd1:FIFOram.data_a[20]
data[21] => altsyncram_jrd1:FIFOram.data_a[21]
data[22] => altsyncram_jrd1:FIFOram.data_a[22]
data[23] => altsyncram_jrd1:FIFOram.data_a[23]
data[24] => altsyncram_jrd1:FIFOram.data_a[24]
data[25] => altsyncram_jrd1:FIFOram.data_a[25]
data[26] => altsyncram_jrd1:FIFOram.data_a[26]
data[27] => altsyncram_jrd1:FIFOram.data_a[27]
data[28] => altsyncram_jrd1:FIFOram.data_a[28]
data[29] => altsyncram_jrd1:FIFOram.data_a[29]
data[30] => altsyncram_jrd1:FIFOram.data_a[30]
data[31] => altsyncram_jrd1:FIFOram.data_a[31]
data[32] => altsyncram_jrd1:FIFOram.data_a[32]
data[33] => altsyncram_jrd1:FIFOram.data_a[33]
data[34] => altsyncram_jrd1:FIFOram.data_a[34]
data[35] => altsyncram_jrd1:FIFOram.data_a[35]
data[36] => altsyncram_jrd1:FIFOram.data_a[36]
data[37] => altsyncram_jrd1:FIFOram.data_a[37]
data[38] => altsyncram_jrd1:FIFOram.data_a[38]
data[39] => altsyncram_jrd1:FIFOram.data_a[39]
data[40] => altsyncram_jrd1:FIFOram.data_a[40]
data[41] => altsyncram_jrd1:FIFOram.data_a[41]
data[42] => altsyncram_jrd1:FIFOram.data_a[42]
data[43] => altsyncram_jrd1:FIFOram.data_a[43]
data[44] => altsyncram_jrd1:FIFOram.data_a[44]
data[45] => altsyncram_jrd1:FIFOram.data_a[45]
data[46] => altsyncram_jrd1:FIFOram.data_a[46]
data[47] => altsyncram_jrd1:FIFOram.data_a[47]
data[48] => altsyncram_jrd1:FIFOram.data_a[48]
data[49] => altsyncram_jrd1:FIFOram.data_a[49]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_jrd1:FIFOram.q_b[0]
q[1] <= altsyncram_jrd1:FIFOram.q_b[1]
q[2] <= altsyncram_jrd1:FIFOram.q_b[2]
q[3] <= altsyncram_jrd1:FIFOram.q_b[3]
q[4] <= altsyncram_jrd1:FIFOram.q_b[4]
q[5] <= altsyncram_jrd1:FIFOram.q_b[5]
q[6] <= altsyncram_jrd1:FIFOram.q_b[6]
q[7] <= altsyncram_jrd1:FIFOram.q_b[7]
q[8] <= altsyncram_jrd1:FIFOram.q_b[8]
q[9] <= altsyncram_jrd1:FIFOram.q_b[9]
q[10] <= altsyncram_jrd1:FIFOram.q_b[10]
q[11] <= altsyncram_jrd1:FIFOram.q_b[11]
q[12] <= altsyncram_jrd1:FIFOram.q_b[12]
q[13] <= altsyncram_jrd1:FIFOram.q_b[13]
q[14] <= altsyncram_jrd1:FIFOram.q_b[14]
q[15] <= altsyncram_jrd1:FIFOram.q_b[15]
q[16] <= altsyncram_jrd1:FIFOram.q_b[16]
q[17] <= altsyncram_jrd1:FIFOram.q_b[17]
q[18] <= altsyncram_jrd1:FIFOram.q_b[18]
q[19] <= altsyncram_jrd1:FIFOram.q_b[19]
q[20] <= altsyncram_jrd1:FIFOram.q_b[20]
q[21] <= altsyncram_jrd1:FIFOram.q_b[21]
q[22] <= altsyncram_jrd1:FIFOram.q_b[22]
q[23] <= altsyncram_jrd1:FIFOram.q_b[23]
q[24] <= altsyncram_jrd1:FIFOram.q_b[24]
q[25] <= altsyncram_jrd1:FIFOram.q_b[25]
q[26] <= altsyncram_jrd1:FIFOram.q_b[26]
q[27] <= altsyncram_jrd1:FIFOram.q_b[27]
q[28] <= altsyncram_jrd1:FIFOram.q_b[28]
q[29] <= altsyncram_jrd1:FIFOram.q_b[29]
q[30] <= altsyncram_jrd1:FIFOram.q_b[30]
q[31] <= altsyncram_jrd1:FIFOram.q_b[31]
q[32] <= altsyncram_jrd1:FIFOram.q_b[32]
q[33] <= altsyncram_jrd1:FIFOram.q_b[33]
q[34] <= altsyncram_jrd1:FIFOram.q_b[34]
q[35] <= altsyncram_jrd1:FIFOram.q_b[35]
q[36] <= altsyncram_jrd1:FIFOram.q_b[36]
q[37] <= altsyncram_jrd1:FIFOram.q_b[37]
q[38] <= altsyncram_jrd1:FIFOram.q_b[38]
q[39] <= altsyncram_jrd1:FIFOram.q_b[39]
q[40] <= altsyncram_jrd1:FIFOram.q_b[40]
q[41] <= altsyncram_jrd1:FIFOram.q_b[41]
q[42] <= altsyncram_jrd1:FIFOram.q_b[42]
q[43] <= altsyncram_jrd1:FIFOram.q_b[43]
q[44] <= altsyncram_jrd1:FIFOram.q_b[44]
q[45] <= altsyncram_jrd1:FIFOram.q_b[45]
q[46] <= altsyncram_jrd1:FIFOram.q_b[46]
q[47] <= altsyncram_jrd1:FIFOram.q_b[47]
q[48] <= altsyncram_jrd1:FIFOram.q_b[48]
q[49] <= altsyncram_jrd1:FIFOram.q_b[49]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_jrd1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|altsyncram_jrd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst
ctl_clk => ctl_clk.IN6
ctl_reset_n => ctl_reset_n.IN6
cfg_type[0] => Equal2.IN2
cfg_type[1] => Equal2.IN0
cfg_type[2] => Equal2.IN1
cfg_enable_ecc[0] => always8.IN0
cfg_enable_auto_corr[0] => rout_sbecmd_valid.OUTPUTSELECT
cfg_enable_no_dm[0] => always8.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => errcmd_fifo_in[8].IN1
cfg_burst_length[2] => errcmd_fifo_in[9].IN1
cfg_burst_length[3] => errcmd_fifo_in[10].IN1
cfg_burst_length[4] => errcmd_fifo_in[11].IN1
cfg_addr_order[0] => Equal3.IN0
cfg_addr_order[0] => Equal4.IN1
cfg_addr_order[1] => Equal3.IN1
cfg_addr_order[1] => Equal4.IN0
cfg_col_addr_width[0] => LessThan0.IN10
cfg_col_addr_width[0] => LessThan1.IN10
cfg_col_addr_width[0] => Add18.IN10
cfg_col_addr_width[0] => Add20.IN5
cfg_col_addr_width[0] => Add22.IN10
cfg_col_addr_width[0] => Add23.IN7
cfg_col_addr_width[0] => Add26.IN12
cfg_col_addr_width[1] => LessThan0.IN9
cfg_col_addr_width[1] => LessThan1.IN9
cfg_col_addr_width[1] => Add18.IN9
cfg_col_addr_width[1] => Add20.IN4
cfg_col_addr_width[1] => Add22.IN9
cfg_col_addr_width[1] => Add23.IN6
cfg_col_addr_width[1] => Add26.IN11
cfg_col_addr_width[2] => LessThan0.IN8
cfg_col_addr_width[2] => LessThan1.IN8
cfg_col_addr_width[2] => Add18.IN8
cfg_col_addr_width[2] => Add20.IN3
cfg_col_addr_width[2] => Add22.IN8
cfg_col_addr_width[2] => Add23.IN5
cfg_col_addr_width[2] => Add26.IN10
cfg_col_addr_width[3] => LessThan0.IN7
cfg_col_addr_width[3] => LessThan1.IN7
cfg_col_addr_width[3] => Add18.IN7
cfg_col_addr_width[3] => Add20.IN2
cfg_col_addr_width[3] => Add22.IN7
cfg_col_addr_width[3] => Add23.IN4
cfg_col_addr_width[3] => Add26.IN9
cfg_col_addr_width[4] => LessThan0.IN6
cfg_col_addr_width[4] => LessThan1.IN6
cfg_col_addr_width[4] => Add18.IN6
cfg_col_addr_width[4] => Add20.IN1
cfg_col_addr_width[4] => Add22.IN6
cfg_col_addr_width[4] => Add23.IN3
cfg_col_addr_width[4] => Add26.IN8
cfg_row_addr_width[0] => LessThan13.IN10
cfg_row_addr_width[0] => Add20.IN10
cfg_row_addr_width[0] => Add25.IN7
cfg_row_addr_width[1] => LessThan13.IN9
cfg_row_addr_width[1] => Add20.IN9
cfg_row_addr_width[1] => Add25.IN6
cfg_row_addr_width[2] => LessThan13.IN8
cfg_row_addr_width[2] => Add20.IN8
cfg_row_addr_width[2] => Add25.IN5
cfg_row_addr_width[3] => LessThan13.IN7
cfg_row_addr_width[3] => Add20.IN7
cfg_row_addr_width[3] => Add25.IN4
cfg_row_addr_width[4] => LessThan13.IN6
cfg_row_addr_width[4] => Add20.IN6
cfg_row_addr_width[4] => Add25.IN3
cfg_bank_addr_width[0] => Add17.IN3
cfg_bank_addr_width[0] => Add23.IN10
cfg_bank_addr_width[0] => Add25.IN10
cfg_bank_addr_width[1] => Add17.IN2
cfg_bank_addr_width[1] => Add23.IN9
cfg_bank_addr_width[1] => Add25.IN9
cfg_bank_addr_width[2] => Add17.IN1
cfg_bank_addr_width[2] => Add23.IN8
cfg_bank_addr_width[2] => Add25.IN8
cfg_cs_addr_width[0] => LessThan16.IN6
cfg_cs_addr_width[0] => Add17.IN6
cfg_cs_addr_width[1] => LessThan16.IN5
cfg_cs_addr_width[1] => Add17.IN5
cfg_cs_addr_width[2] => LessThan16.IN4
cfg_cs_addr_width[2] => Add17.IN4
rdatap_free_id_valid <= rdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[0] <= free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[1] <= free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[2] <= free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[3] <= free_id_dataid[3].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => cmd_counter_load.IN0
proc_load => cmd_counter_load.IN1
proc_load_dataid => cmdload_valid.IN1
proc_read => cmd_counter_load.IN1
proc_size[0] => inordr_info_input[0].IN1
proc_size[1] => inordr_info_input[1].IN1
proc_size[2] => inordr_info_input[2].IN1
proc_size[3] => inordr_info_input[3].IN1
proc_localid[0] => inordr_info_input[4].IN1
proc_localid[1] => inordr_info_input[5].IN1
proc_localid[2] => inordr_info_input[6].IN1
proc_localid[3] => inordr_info_input[7].IN1
proc_localid[4] => inordr_info_input[8].IN1
proc_localid[5] => inordr_info_input[9].IN1
proc_localid[6] => inordr_info_input[10].IN1
proc_localid[7] => inordr_info_input[11].IN1
read_data_valid <= inordr_read_data_valid_r.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[1] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[2] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[3] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[4] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[5] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[6] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[7] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[8] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[9] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[10] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[11] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[12] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[13] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[14] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[15] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[16] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[17] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[18] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[19] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[20] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[21] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[22] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[23] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[24] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[25] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[26] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[27] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[28] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[29] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[30] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[31] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data_error <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data_localid[0] <= inordr_id_localid_r[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[1] <= inordr_id_localid_r[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[2] <= inordr_id_localid_r[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[3] <= inordr_id_localid_r[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[4] <= inordr_id_localid_r[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[5] <= inordr_id_localid_r[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[6] <= inordr_id_localid_r[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[7] <= inordr_id_localid_r[7].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => mux_pfifo_input_rmw[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_rmw_partial[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_chipsel[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][12].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][11].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][10].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][0].OUTPUTSELECT
bg_do_read[0] => WideOr0.IN0
bg_do_read[1] => mux_pfifo_input_rmw.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_rmw_partial.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_chipsel.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => WideOr0.IN1
bg_to_chipsel[0] => mux_pfifo_input_chipsel[0][0].DATAB
bg_to_chipsel[1] => mux_pfifo_input_chipsel.DATAB
bg_to_bank[0] => mux_pfifo_input_bank[0][0].DATAB
bg_to_bank[1] => mux_pfifo_input_bank[0][1].DATAB
bg_to_bank[2] => mux_pfifo_input_bank.DATAB
bg_to_bank[3] => mux_pfifo_input_bank.DATAB
bg_to_row[0] => mux_pfifo_input_row[0][0].DATAB
bg_to_row[1] => mux_pfifo_input_row[0][1].DATAB
bg_to_row[2] => mux_pfifo_input_row[0][2].DATAB
bg_to_row[3] => mux_pfifo_input_row[0][3].DATAB
bg_to_row[4] => mux_pfifo_input_row[0][4].DATAB
bg_to_row[5] => mux_pfifo_input_row[0][5].DATAB
bg_to_row[6] => mux_pfifo_input_row[0][6].DATAB
bg_to_row[7] => mux_pfifo_input_row[0][7].DATAB
bg_to_row[8] => mux_pfifo_input_row[0][8].DATAB
bg_to_row[9] => mux_pfifo_input_row[0][9].DATAB
bg_to_row[10] => mux_pfifo_input_row[0][10].DATAB
bg_to_row[11] => mux_pfifo_input_row[0][11].DATAB
bg_to_row[12] => mux_pfifo_input_row[0][12].DATAB
bg_to_row[13] => mux_pfifo_input_row.DATAB
bg_to_row[14] => mux_pfifo_input_row.DATAB
bg_to_row[15] => mux_pfifo_input_row.DATAB
bg_to_row[16] => mux_pfifo_input_row.DATAB
bg_to_row[17] => mux_pfifo_input_row.DATAB
bg_to_row[18] => mux_pfifo_input_row.DATAB
bg_to_row[19] => mux_pfifo_input_row.DATAB
bg_to_row[20] => mux_pfifo_input_row.DATAB
bg_to_row[21] => mux_pfifo_input_row.DATAB
bg_to_row[22] => mux_pfifo_input_row.DATAB
bg_to_row[23] => mux_pfifo_input_row.DATAB
bg_to_row[24] => mux_pfifo_input_row.DATAB
bg_to_row[25] => mux_pfifo_input_row.DATAB
bg_to_column[0] => mux_pfifo_input_column[0][0].DATAB
bg_to_column[1] => mux_pfifo_input_column[0][1].DATAB
bg_to_column[2] => mux_pfifo_input_column[0][2].DATAB
bg_to_column[3] => mux_pfifo_input_column[0][3].DATAB
bg_to_column[4] => mux_pfifo_input_column[0][4].DATAB
bg_to_column[5] => mux_pfifo_input_column[0][5].DATAB
bg_to_column[6] => mux_pfifo_input_column[0][6].DATAB
bg_to_column[7] => mux_pfifo_input_column[0][7].DATAB
bg_to_column[8] => mux_pfifo_input_column[0][8].DATAB
bg_to_column[9] => mux_pfifo_input_column[0][9].DATAB
bg_to_column[10] => mux_pfifo_input_column.DATAB
bg_to_column[11] => mux_pfifo_input_column.DATAB
bg_to_column[12] => mux_pfifo_input_column.DATAB
bg_to_column[13] => mux_pfifo_input_column.DATAB
bg_to_column[14] => mux_pfifo_input_column.DATAB
bg_to_column[15] => mux_pfifo_input_column.DATAB
bg_to_column[16] => mux_pfifo_input_column.DATAB
bg_to_column[17] => mux_pfifo_input_column.DATAB
bg_to_column[18] => mux_pfifo_input_column.DATAB
bg_to_column[19] => mux_pfifo_input_column.DATAB
bg_dataid[0] => pfifo_input[0].IN1
bg_dataid[1] => pfifo_input[1].IN1
bg_dataid[2] => pfifo_input[2].IN1
bg_dataid[3] => pfifo_input[3].IN1
bg_localid[0] => pfifo_input[10].IN1
bg_localid[1] => pfifo_input[11].IN1
bg_localid[2] => pfifo_input[12].IN1
bg_localid[3] => pfifo_input[13].IN1
bg_localid[4] => pfifo_input[14].IN1
bg_localid[5] => pfifo_input[15].IN1
bg_localid[6] => pfifo_input[16].IN1
bg_localid[7] => pfifo_input[17].IN1
bg_size[0] => pfifo_input[6].IN1
bg_size[1] => pfifo_input[7].IN1
bg_size[2] => pfifo_input[8].IN1
bg_size[3] => pfifo_input[9].IN1
bg_do_rmw_correct[0] => mux_pfifo_input_rmw[0].DATAB
bg_do_rmw_correct[1] => mux_pfifo_input_rmw.DATAB
bg_do_rmw_partial[0] => mux_pfifo_input_rmw_partial[0].DATAB
bg_do_rmw_partial[1] => mux_pfifo_input_rmw_partial.DATAB
ecc_rdata[0] => buffwrite_data[0].IN1
ecc_rdata[1] => buffwrite_data[1].IN1
ecc_rdata[2] => buffwrite_data[2].IN1
ecc_rdata[3] => buffwrite_data[3].IN1
ecc_rdata[4] => buffwrite_data[4].IN1
ecc_rdata[5] => buffwrite_data[5].IN1
ecc_rdata[6] => buffwrite_data[6].IN1
ecc_rdata[7] => buffwrite_data[7].IN1
ecc_rdata[8] => buffwrite_data[8].IN1
ecc_rdata[9] => buffwrite_data[9].IN1
ecc_rdata[10] => buffwrite_data[10].IN1
ecc_rdata[11] => buffwrite_data[11].IN1
ecc_rdata[12] => buffwrite_data[12].IN1
ecc_rdata[13] => buffwrite_data[13].IN1
ecc_rdata[14] => buffwrite_data[14].IN1
ecc_rdata[15] => buffwrite_data[15].IN1
ecc_rdata[16] => buffwrite_data[16].IN1
ecc_rdata[17] => buffwrite_data[17].IN1
ecc_rdata[18] => buffwrite_data[18].IN1
ecc_rdata[19] => buffwrite_data[19].IN1
ecc_rdata[20] => buffwrite_data[20].IN1
ecc_rdata[21] => buffwrite_data[21].IN1
ecc_rdata[22] => buffwrite_data[22].IN1
ecc_rdata[23] => buffwrite_data[23].IN1
ecc_rdata[24] => buffwrite_data[24].IN1
ecc_rdata[25] => buffwrite_data[25].IN1
ecc_rdata[26] => buffwrite_data[26].IN1
ecc_rdata[27] => buffwrite_data[27].IN1
ecc_rdata[28] => buffwrite_data[28].IN1
ecc_rdata[29] => buffwrite_data[29].IN1
ecc_rdata[30] => buffwrite_data[30].IN1
ecc_rdata[31] => buffwrite_data[31].IN1
ecc_rdatav => rout_data_rmwfifo_valid.IN1
ecc_rdatav => rout_data_valid.IN1
ecc_rdatav => rout_data_valid.DATAB
ecc_rdatav => int_ecc_sbe.IN1
ecc_rdatav => int_ecc_dbe.IN1
ecc_rdatav => ecc_rdata_current_count[3].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[2].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[1].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[0].OUTPUTSELECT
ecc_sbe[0] => WideOr1.IN0
ecc_sbe[1] => WideOr1.IN1
ecc_dbe[0] => WideOr2.IN0
ecc_dbe[0] => rmwfifo_ecc_dbe[0].DATAIN
ecc_dbe[1] => WideOr2.IN1
ecc_dbe[1] => rmwfifo_ecc_dbe[1].DATAIN
ecc_code[0] => rmwfifo_ecc_code[0].DATAIN
ecc_code[1] => rmwfifo_ecc_code[1].DATAIN
ecc_code[2] => rmwfifo_ecc_code[2].DATAIN
ecc_code[3] => rmwfifo_ecc_code[3].DATAIN
ecc_code[4] => rmwfifo_ecc_code[4].DATAIN
ecc_code[5] => rmwfifo_ecc_code[5].DATAIN
ecc_code[6] => rmwfifo_ecc_code[6].DATAIN
ecc_code[7] => rmwfifo_ecc_code[7].DATAIN
ecc_code[8] => rmwfifo_ecc_code[8].DATAIN
ecc_code[9] => rmwfifo_ecc_code[9].DATAIN
ecc_code[10] => rmwfifo_ecc_code[10].DATAIN
ecc_code[11] => rmwfifo_ecc_code[11].DATAIN
ecc_code[12] => rmwfifo_ecc_code[12].DATAIN
ecc_code[13] => rmwfifo_ecc_code[13].DATAIN
ecc_code[14] => rmwfifo_ecc_code[14].DATAIN
ecc_code[15] => rmwfifo_ecc_code[15].DATAIN
errcmd_ready => errcmd_ready.IN1
errcmd_valid <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_valid
errcmd_chipsel[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[10] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[11] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[12] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
rdatap_rcvd_addr[0] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[1] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[2] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[3] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[4] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[5] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[6] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[7] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[8] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[9] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[10] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[11] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[12] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[13] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[14] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[15] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[16] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[17] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[18] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[19] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[20] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[21] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[22] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[23] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_cmd <= rdatap_rcvd_cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_corr_dropped <= rdatap_rcvd_corr_dropped~reg0.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid <= rout_data_rmwfifo_valid.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[0] <= buffwrite_data[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[1] <= buffwrite_data[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[2] <= buffwrite_data[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[3] <= buffwrite_data[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[4] <= buffwrite_data[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[5] <= buffwrite_data[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[6] <= buffwrite_data[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[7] <= buffwrite_data[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[8] <= buffwrite_data[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[9] <= buffwrite_data[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[10] <= buffwrite_data[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[11] <= buffwrite_data[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[12] <= buffwrite_data[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[13] <= buffwrite_data[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[14] <= buffwrite_data[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[15] <= buffwrite_data[15].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[16] <= buffwrite_data[16].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[17] <= buffwrite_data[17].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[18] <= buffwrite_data[18].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[19] <= buffwrite_data[19].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[20] <= buffwrite_data[20].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[21] <= buffwrite_data[21].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[22] <= buffwrite_data[22].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[23] <= buffwrite_data[23].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[24] <= buffwrite_data[24].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[25] <= buffwrite_data[25].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[26] <= buffwrite_data[26].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[27] <= buffwrite_data[27].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[28] <= buffwrite_data[28].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[29] <= buffwrite_data[29].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[30] <= buffwrite_data[30].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[31] <= buffwrite_data[31].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[0] <= ecc_dbe[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[1] <= ecc_dbe[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[0] <= ecc_code[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[1] <= ecc_code[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[2] <= ecc_code[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[3] <= ecc_code[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[4] <= ecc_code[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[5] <= ecc_code[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[6] <= ecc_code[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[7] <= ecc_code[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[8] <= ecc_code[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[9] <= ecc_code[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[10] <= ecc_code[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[11] <= ecc_code[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[12] <= ecc_code[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[13] <= ecc_code[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[14] <= ecc_code[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[15] <= ecc_code[15].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_o941:auto_generated.data[0]
data[1] => scfifo_o941:auto_generated.data[1]
data[2] => scfifo_o941:auto_generated.data[2]
data[3] => scfifo_o941:auto_generated.data[3]
data[4] => scfifo_o941:auto_generated.data[4]
data[5] => scfifo_o941:auto_generated.data[5]
data[6] => scfifo_o941:auto_generated.data[6]
data[7] => scfifo_o941:auto_generated.data[7]
data[8] => scfifo_o941:auto_generated.data[8]
data[9] => scfifo_o941:auto_generated.data[9]
data[10] => scfifo_o941:auto_generated.data[10]
data[11] => scfifo_o941:auto_generated.data[11]
data[12] => scfifo_o941:auto_generated.data[12]
data[13] => scfifo_o941:auto_generated.data[13]
data[14] => scfifo_o941:auto_generated.data[14]
data[15] => scfifo_o941:auto_generated.data[15]
data[16] => scfifo_o941:auto_generated.data[16]
data[17] => scfifo_o941:auto_generated.data[17]
data[18] => scfifo_o941:auto_generated.data[18]
data[19] => scfifo_o941:auto_generated.data[19]
data[20] => scfifo_o941:auto_generated.data[20]
data[21] => scfifo_o941:auto_generated.data[21]
data[22] => scfifo_o941:auto_generated.data[22]
data[23] => scfifo_o941:auto_generated.data[23]
data[24] => scfifo_o941:auto_generated.data[24]
data[25] => scfifo_o941:auto_generated.data[25]
data[26] => scfifo_o941:auto_generated.data[26]
data[27] => scfifo_o941:auto_generated.data[27]
data[28] => scfifo_o941:auto_generated.data[28]
data[29] => scfifo_o941:auto_generated.data[29]
data[30] => scfifo_o941:auto_generated.data[30]
data[31] => scfifo_o941:auto_generated.data[31]
data[32] => scfifo_o941:auto_generated.data[32]
data[33] => scfifo_o941:auto_generated.data[33]
data[34] => scfifo_o941:auto_generated.data[34]
data[35] => scfifo_o941:auto_generated.data[35]
data[36] => scfifo_o941:auto_generated.data[36]
data[37] => scfifo_o941:auto_generated.data[37]
data[38] => scfifo_o941:auto_generated.data[38]
data[39] => scfifo_o941:auto_generated.data[39]
data[40] => scfifo_o941:auto_generated.data[40]
data[41] => scfifo_o941:auto_generated.data[41]
data[42] => scfifo_o941:auto_generated.data[42]
data[43] => scfifo_o941:auto_generated.data[43]
q[0] <= scfifo_o941:auto_generated.q[0]
q[1] <= scfifo_o941:auto_generated.q[1]
q[2] <= scfifo_o941:auto_generated.q[2]
q[3] <= scfifo_o941:auto_generated.q[3]
q[4] <= scfifo_o941:auto_generated.q[4]
q[5] <= scfifo_o941:auto_generated.q[5]
q[6] <= scfifo_o941:auto_generated.q[6]
q[7] <= scfifo_o941:auto_generated.q[7]
q[8] <= scfifo_o941:auto_generated.q[8]
q[9] <= scfifo_o941:auto_generated.q[9]
q[10] <= scfifo_o941:auto_generated.q[10]
q[11] <= scfifo_o941:auto_generated.q[11]
q[12] <= scfifo_o941:auto_generated.q[12]
q[13] <= scfifo_o941:auto_generated.q[13]
q[14] <= scfifo_o941:auto_generated.q[14]
q[15] <= scfifo_o941:auto_generated.q[15]
q[16] <= scfifo_o941:auto_generated.q[16]
q[17] <= scfifo_o941:auto_generated.q[17]
q[18] <= scfifo_o941:auto_generated.q[18]
q[19] <= scfifo_o941:auto_generated.q[19]
q[20] <= scfifo_o941:auto_generated.q[20]
q[21] <= scfifo_o941:auto_generated.q[21]
q[22] <= scfifo_o941:auto_generated.q[22]
q[23] <= scfifo_o941:auto_generated.q[23]
q[24] <= scfifo_o941:auto_generated.q[24]
q[25] <= scfifo_o941:auto_generated.q[25]
q[26] <= scfifo_o941:auto_generated.q[26]
q[27] <= scfifo_o941:auto_generated.q[27]
q[28] <= scfifo_o941:auto_generated.q[28]
q[29] <= scfifo_o941:auto_generated.q[29]
q[30] <= scfifo_o941:auto_generated.q[30]
q[31] <= scfifo_o941:auto_generated.q[31]
q[32] <= scfifo_o941:auto_generated.q[32]
q[33] <= scfifo_o941:auto_generated.q[33]
q[34] <= scfifo_o941:auto_generated.q[34]
q[35] <= scfifo_o941:auto_generated.q[35]
q[36] <= scfifo_o941:auto_generated.q[36]
q[37] <= scfifo_o941:auto_generated.q[37]
q[38] <= scfifo_o941:auto_generated.q[38]
q[39] <= scfifo_o941:auto_generated.q[39]
q[40] <= scfifo_o941:auto_generated.q[40]
q[41] <= scfifo_o941:auto_generated.q[41]
q[42] <= scfifo_o941:auto_generated.q[42]
q[43] <= scfifo_o941:auto_generated.q[43]
wrreq => scfifo_o941:auto_generated.wrreq
rdreq => scfifo_o941:auto_generated.rdreq
clock => scfifo_o941:auto_generated.clock
aclr => scfifo_o941:auto_generated.aclr
sclr => scfifo_o941:auto_generated.sclr
empty <= scfifo_o941:auto_generated.empty
full <= scfifo_o941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated
aclr => a_dpfifo_1l31:dpfifo.aclr
clock => a_dpfifo_1l31:dpfifo.clock
data[0] => a_dpfifo_1l31:dpfifo.data[0]
data[1] => a_dpfifo_1l31:dpfifo.data[1]
data[2] => a_dpfifo_1l31:dpfifo.data[2]
data[3] => a_dpfifo_1l31:dpfifo.data[3]
data[4] => a_dpfifo_1l31:dpfifo.data[4]
data[5] => a_dpfifo_1l31:dpfifo.data[5]
data[6] => a_dpfifo_1l31:dpfifo.data[6]
data[7] => a_dpfifo_1l31:dpfifo.data[7]
data[8] => a_dpfifo_1l31:dpfifo.data[8]
data[9] => a_dpfifo_1l31:dpfifo.data[9]
data[10] => a_dpfifo_1l31:dpfifo.data[10]
data[11] => a_dpfifo_1l31:dpfifo.data[11]
data[12] => a_dpfifo_1l31:dpfifo.data[12]
data[13] => a_dpfifo_1l31:dpfifo.data[13]
data[14] => a_dpfifo_1l31:dpfifo.data[14]
data[15] => a_dpfifo_1l31:dpfifo.data[15]
data[16] => a_dpfifo_1l31:dpfifo.data[16]
data[17] => a_dpfifo_1l31:dpfifo.data[17]
data[18] => a_dpfifo_1l31:dpfifo.data[18]
data[19] => a_dpfifo_1l31:dpfifo.data[19]
data[20] => a_dpfifo_1l31:dpfifo.data[20]
data[21] => a_dpfifo_1l31:dpfifo.data[21]
data[22] => a_dpfifo_1l31:dpfifo.data[22]
data[23] => a_dpfifo_1l31:dpfifo.data[23]
data[24] => a_dpfifo_1l31:dpfifo.data[24]
data[25] => a_dpfifo_1l31:dpfifo.data[25]
data[26] => a_dpfifo_1l31:dpfifo.data[26]
data[27] => a_dpfifo_1l31:dpfifo.data[27]
data[28] => a_dpfifo_1l31:dpfifo.data[28]
data[29] => a_dpfifo_1l31:dpfifo.data[29]
data[30] => a_dpfifo_1l31:dpfifo.data[30]
data[31] => a_dpfifo_1l31:dpfifo.data[31]
data[32] => a_dpfifo_1l31:dpfifo.data[32]
data[33] => a_dpfifo_1l31:dpfifo.data[33]
data[34] => a_dpfifo_1l31:dpfifo.data[34]
data[35] => a_dpfifo_1l31:dpfifo.data[35]
data[36] => a_dpfifo_1l31:dpfifo.data[36]
data[37] => a_dpfifo_1l31:dpfifo.data[37]
data[38] => a_dpfifo_1l31:dpfifo.data[38]
data[39] => a_dpfifo_1l31:dpfifo.data[39]
data[40] => a_dpfifo_1l31:dpfifo.data[40]
data[41] => a_dpfifo_1l31:dpfifo.data[41]
data[42] => a_dpfifo_1l31:dpfifo.data[42]
data[43] => a_dpfifo_1l31:dpfifo.data[43]
empty <= a_dpfifo_1l31:dpfifo.empty
full <= a_dpfifo_1l31:dpfifo.full
q[0] <= a_dpfifo_1l31:dpfifo.q[0]
q[1] <= a_dpfifo_1l31:dpfifo.q[1]
q[2] <= a_dpfifo_1l31:dpfifo.q[2]
q[3] <= a_dpfifo_1l31:dpfifo.q[3]
q[4] <= a_dpfifo_1l31:dpfifo.q[4]
q[5] <= a_dpfifo_1l31:dpfifo.q[5]
q[6] <= a_dpfifo_1l31:dpfifo.q[6]
q[7] <= a_dpfifo_1l31:dpfifo.q[7]
q[8] <= a_dpfifo_1l31:dpfifo.q[8]
q[9] <= a_dpfifo_1l31:dpfifo.q[9]
q[10] <= a_dpfifo_1l31:dpfifo.q[10]
q[11] <= a_dpfifo_1l31:dpfifo.q[11]
q[12] <= a_dpfifo_1l31:dpfifo.q[12]
q[13] <= a_dpfifo_1l31:dpfifo.q[13]
q[14] <= a_dpfifo_1l31:dpfifo.q[14]
q[15] <= a_dpfifo_1l31:dpfifo.q[15]
q[16] <= a_dpfifo_1l31:dpfifo.q[16]
q[17] <= a_dpfifo_1l31:dpfifo.q[17]
q[18] <= a_dpfifo_1l31:dpfifo.q[18]
q[19] <= a_dpfifo_1l31:dpfifo.q[19]
q[20] <= a_dpfifo_1l31:dpfifo.q[20]
q[21] <= a_dpfifo_1l31:dpfifo.q[21]
q[22] <= a_dpfifo_1l31:dpfifo.q[22]
q[23] <= a_dpfifo_1l31:dpfifo.q[23]
q[24] <= a_dpfifo_1l31:dpfifo.q[24]
q[25] <= a_dpfifo_1l31:dpfifo.q[25]
q[26] <= a_dpfifo_1l31:dpfifo.q[26]
q[27] <= a_dpfifo_1l31:dpfifo.q[27]
q[28] <= a_dpfifo_1l31:dpfifo.q[28]
q[29] <= a_dpfifo_1l31:dpfifo.q[29]
q[30] <= a_dpfifo_1l31:dpfifo.q[30]
q[31] <= a_dpfifo_1l31:dpfifo.q[31]
q[32] <= a_dpfifo_1l31:dpfifo.q[32]
q[33] <= a_dpfifo_1l31:dpfifo.q[33]
q[34] <= a_dpfifo_1l31:dpfifo.q[34]
q[35] <= a_dpfifo_1l31:dpfifo.q[35]
q[36] <= a_dpfifo_1l31:dpfifo.q[36]
q[37] <= a_dpfifo_1l31:dpfifo.q[37]
q[38] <= a_dpfifo_1l31:dpfifo.q[38]
q[39] <= a_dpfifo_1l31:dpfifo.q[39]
q[40] <= a_dpfifo_1l31:dpfifo.q[40]
q[41] <= a_dpfifo_1l31:dpfifo.q[41]
q[42] <= a_dpfifo_1l31:dpfifo.q[42]
q[43] <= a_dpfifo_1l31:dpfifo.q[43]
rdreq => a_dpfifo_1l31:dpfifo.rreq
sclr => a_dpfifo_1l31:dpfifo.sclr
wrreq => a_dpfifo_1l31:dpfifo.wreq


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_unb:rd_ptr_msb.aclr
aclr => cntr_bo7:usedw_counter.aclr
aclr => cntr_vnb:wr_ptr.aclr
clock => altsyncram_pud1:FIFOram.clock0
clock => altsyncram_pud1:FIFOram.clock1
clock => cntr_unb:rd_ptr_msb.clock
clock => cntr_bo7:usedw_counter.clock
clock => cntr_vnb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_pud1:FIFOram.data_a[0]
data[1] => altsyncram_pud1:FIFOram.data_a[1]
data[2] => altsyncram_pud1:FIFOram.data_a[2]
data[3] => altsyncram_pud1:FIFOram.data_a[3]
data[4] => altsyncram_pud1:FIFOram.data_a[4]
data[5] => altsyncram_pud1:FIFOram.data_a[5]
data[6] => altsyncram_pud1:FIFOram.data_a[6]
data[7] => altsyncram_pud1:FIFOram.data_a[7]
data[8] => altsyncram_pud1:FIFOram.data_a[8]
data[9] => altsyncram_pud1:FIFOram.data_a[9]
data[10] => altsyncram_pud1:FIFOram.data_a[10]
data[11] => altsyncram_pud1:FIFOram.data_a[11]
data[12] => altsyncram_pud1:FIFOram.data_a[12]
data[13] => altsyncram_pud1:FIFOram.data_a[13]
data[14] => altsyncram_pud1:FIFOram.data_a[14]
data[15] => altsyncram_pud1:FIFOram.data_a[15]
data[16] => altsyncram_pud1:FIFOram.data_a[16]
data[17] => altsyncram_pud1:FIFOram.data_a[17]
data[18] => altsyncram_pud1:FIFOram.data_a[18]
data[19] => altsyncram_pud1:FIFOram.data_a[19]
data[20] => altsyncram_pud1:FIFOram.data_a[20]
data[21] => altsyncram_pud1:FIFOram.data_a[21]
data[22] => altsyncram_pud1:FIFOram.data_a[22]
data[23] => altsyncram_pud1:FIFOram.data_a[23]
data[24] => altsyncram_pud1:FIFOram.data_a[24]
data[25] => altsyncram_pud1:FIFOram.data_a[25]
data[26] => altsyncram_pud1:FIFOram.data_a[26]
data[27] => altsyncram_pud1:FIFOram.data_a[27]
data[28] => altsyncram_pud1:FIFOram.data_a[28]
data[29] => altsyncram_pud1:FIFOram.data_a[29]
data[30] => altsyncram_pud1:FIFOram.data_a[30]
data[31] => altsyncram_pud1:FIFOram.data_a[31]
data[32] => altsyncram_pud1:FIFOram.data_a[32]
data[33] => altsyncram_pud1:FIFOram.data_a[33]
data[34] => altsyncram_pud1:FIFOram.data_a[34]
data[35] => altsyncram_pud1:FIFOram.data_a[35]
data[36] => altsyncram_pud1:FIFOram.data_a[36]
data[37] => altsyncram_pud1:FIFOram.data_a[37]
data[38] => altsyncram_pud1:FIFOram.data_a[38]
data[39] => altsyncram_pud1:FIFOram.data_a[39]
data[40] => altsyncram_pud1:FIFOram.data_a[40]
data[41] => altsyncram_pud1:FIFOram.data_a[41]
data[42] => altsyncram_pud1:FIFOram.data_a[42]
data[43] => altsyncram_pud1:FIFOram.data_a[43]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_pud1:FIFOram.q_b[0]
q[1] <= altsyncram_pud1:FIFOram.q_b[1]
q[2] <= altsyncram_pud1:FIFOram.q_b[2]
q[3] <= altsyncram_pud1:FIFOram.q_b[3]
q[4] <= altsyncram_pud1:FIFOram.q_b[4]
q[5] <= altsyncram_pud1:FIFOram.q_b[5]
q[6] <= altsyncram_pud1:FIFOram.q_b[6]
q[7] <= altsyncram_pud1:FIFOram.q_b[7]
q[8] <= altsyncram_pud1:FIFOram.q_b[8]
q[9] <= altsyncram_pud1:FIFOram.q_b[9]
q[10] <= altsyncram_pud1:FIFOram.q_b[10]
q[11] <= altsyncram_pud1:FIFOram.q_b[11]
q[12] <= altsyncram_pud1:FIFOram.q_b[12]
q[13] <= altsyncram_pud1:FIFOram.q_b[13]
q[14] <= altsyncram_pud1:FIFOram.q_b[14]
q[15] <= altsyncram_pud1:FIFOram.q_b[15]
q[16] <= altsyncram_pud1:FIFOram.q_b[16]
q[17] <= altsyncram_pud1:FIFOram.q_b[17]
q[18] <= altsyncram_pud1:FIFOram.q_b[18]
q[19] <= altsyncram_pud1:FIFOram.q_b[19]
q[20] <= altsyncram_pud1:FIFOram.q_b[20]
q[21] <= altsyncram_pud1:FIFOram.q_b[21]
q[22] <= altsyncram_pud1:FIFOram.q_b[22]
q[23] <= altsyncram_pud1:FIFOram.q_b[23]
q[24] <= altsyncram_pud1:FIFOram.q_b[24]
q[25] <= altsyncram_pud1:FIFOram.q_b[25]
q[26] <= altsyncram_pud1:FIFOram.q_b[26]
q[27] <= altsyncram_pud1:FIFOram.q_b[27]
q[28] <= altsyncram_pud1:FIFOram.q_b[28]
q[29] <= altsyncram_pud1:FIFOram.q_b[29]
q[30] <= altsyncram_pud1:FIFOram.q_b[30]
q[31] <= altsyncram_pud1:FIFOram.q_b[31]
q[32] <= altsyncram_pud1:FIFOram.q_b[32]
q[33] <= altsyncram_pud1:FIFOram.q_b[33]
q[34] <= altsyncram_pud1:FIFOram.q_b[34]
q[35] <= altsyncram_pud1:FIFOram.q_b[35]
q[36] <= altsyncram_pud1:FIFOram.q_b[36]
q[37] <= altsyncram_pud1:FIFOram.q_b[37]
q[38] <= altsyncram_pud1:FIFOram.q_b[38]
q[39] <= altsyncram_pud1:FIFOram.q_b[39]
q[40] <= altsyncram_pud1:FIFOram.q_b[40]
q[41] <= altsyncram_pud1:FIFOram.q_b[41]
q[42] <= altsyncram_pud1:FIFOram.q_b[42]
q[43] <= altsyncram_pud1:FIFOram.q_b[43]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_unb:rd_ptr_msb.sclr
sclr => cntr_bo7:usedw_counter.sclr
sclr => cntr_vnb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_pud1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_bo7:usedw_counter.updown
wreq => cntr_vnb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|altsyncram_pud1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cmpr_hs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cmpr_hs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_unb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_bo7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_o941:auto_generated|a_dpfifo_1l31:dpfifo|cntr_vnb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_b841:auto_generated.data[0]
data[1] => scfifo_b841:auto_generated.data[1]
data[2] => scfifo_b841:auto_generated.data[2]
data[3] => scfifo_b841:auto_generated.data[3]
data[4] => scfifo_b841:auto_generated.data[4]
data[5] => scfifo_b841:auto_generated.data[5]
data[6] => scfifo_b841:auto_generated.data[6]
data[7] => scfifo_b841:auto_generated.data[7]
data[8] => scfifo_b841:auto_generated.data[8]
data[9] => scfifo_b841:auto_generated.data[9]
data[10] => scfifo_b841:auto_generated.data[10]
data[11] => scfifo_b841:auto_generated.data[11]
data[12] => scfifo_b841:auto_generated.data[12]
data[13] => scfifo_b841:auto_generated.data[13]
data[14] => scfifo_b841:auto_generated.data[14]
data[15] => scfifo_b841:auto_generated.data[15]
data[16] => scfifo_b841:auto_generated.data[16]
data[17] => scfifo_b841:auto_generated.data[17]
data[18] => scfifo_b841:auto_generated.data[18]
data[19] => scfifo_b841:auto_generated.data[19]
data[20] => scfifo_b841:auto_generated.data[20]
data[21] => scfifo_b841:auto_generated.data[21]
data[22] => scfifo_b841:auto_generated.data[22]
data[23] => scfifo_b841:auto_generated.data[23]
data[24] => scfifo_b841:auto_generated.data[24]
data[25] => scfifo_b841:auto_generated.data[25]
data[26] => scfifo_b841:auto_generated.data[26]
data[27] => scfifo_b841:auto_generated.data[27]
data[28] => scfifo_b841:auto_generated.data[28]
data[29] => scfifo_b841:auto_generated.data[29]
data[30] => scfifo_b841:auto_generated.data[30]
data[31] => scfifo_b841:auto_generated.data[31]
data[32] => scfifo_b841:auto_generated.data[32]
data[33] => scfifo_b841:auto_generated.data[33]
data[34] => scfifo_b841:auto_generated.data[34]
data[35] => scfifo_b841:auto_generated.data[35]
data[36] => scfifo_b841:auto_generated.data[36]
data[37] => scfifo_b841:auto_generated.data[37]
q[0] <= scfifo_b841:auto_generated.q[0]
q[1] <= scfifo_b841:auto_generated.q[1]
q[2] <= scfifo_b841:auto_generated.q[2]
q[3] <= scfifo_b841:auto_generated.q[3]
q[4] <= scfifo_b841:auto_generated.q[4]
q[5] <= scfifo_b841:auto_generated.q[5]
q[6] <= scfifo_b841:auto_generated.q[6]
q[7] <= scfifo_b841:auto_generated.q[7]
q[8] <= scfifo_b841:auto_generated.q[8]
q[9] <= scfifo_b841:auto_generated.q[9]
q[10] <= scfifo_b841:auto_generated.q[10]
q[11] <= scfifo_b841:auto_generated.q[11]
q[12] <= scfifo_b841:auto_generated.q[12]
q[13] <= scfifo_b841:auto_generated.q[13]
q[14] <= scfifo_b841:auto_generated.q[14]
q[15] <= scfifo_b841:auto_generated.q[15]
q[16] <= scfifo_b841:auto_generated.q[16]
q[17] <= scfifo_b841:auto_generated.q[17]
q[18] <= scfifo_b841:auto_generated.q[18]
q[19] <= scfifo_b841:auto_generated.q[19]
q[20] <= scfifo_b841:auto_generated.q[20]
q[21] <= scfifo_b841:auto_generated.q[21]
q[22] <= scfifo_b841:auto_generated.q[22]
q[23] <= scfifo_b841:auto_generated.q[23]
q[24] <= scfifo_b841:auto_generated.q[24]
q[25] <= scfifo_b841:auto_generated.q[25]
q[26] <= scfifo_b841:auto_generated.q[26]
q[27] <= scfifo_b841:auto_generated.q[27]
q[28] <= scfifo_b841:auto_generated.q[28]
q[29] <= scfifo_b841:auto_generated.q[29]
q[30] <= scfifo_b841:auto_generated.q[30]
q[31] <= scfifo_b841:auto_generated.q[31]
q[32] <= scfifo_b841:auto_generated.q[32]
q[33] <= scfifo_b841:auto_generated.q[33]
q[34] <= scfifo_b841:auto_generated.q[34]
q[35] <= scfifo_b841:auto_generated.q[35]
q[36] <= scfifo_b841:auto_generated.q[36]
q[37] <= scfifo_b841:auto_generated.q[37]
wrreq => scfifo_b841:auto_generated.wrreq
rdreq => scfifo_b841:auto_generated.rdreq
clock => scfifo_b841:auto_generated.clock
aclr => scfifo_b841:auto_generated.aclr
sclr => scfifo_b841:auto_generated.sclr
empty <= scfifo_b841:auto_generated.empty
full <= scfifo_b841:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated
aclr => a_dpfifo_kj31:dpfifo.aclr
clock => a_dpfifo_kj31:dpfifo.clock
data[0] => a_dpfifo_kj31:dpfifo.data[0]
data[1] => a_dpfifo_kj31:dpfifo.data[1]
data[2] => a_dpfifo_kj31:dpfifo.data[2]
data[3] => a_dpfifo_kj31:dpfifo.data[3]
data[4] => a_dpfifo_kj31:dpfifo.data[4]
data[5] => a_dpfifo_kj31:dpfifo.data[5]
data[6] => a_dpfifo_kj31:dpfifo.data[6]
data[7] => a_dpfifo_kj31:dpfifo.data[7]
data[8] => a_dpfifo_kj31:dpfifo.data[8]
data[9] => a_dpfifo_kj31:dpfifo.data[9]
data[10] => a_dpfifo_kj31:dpfifo.data[10]
data[11] => a_dpfifo_kj31:dpfifo.data[11]
data[12] => a_dpfifo_kj31:dpfifo.data[12]
data[13] => a_dpfifo_kj31:dpfifo.data[13]
data[14] => a_dpfifo_kj31:dpfifo.data[14]
data[15] => a_dpfifo_kj31:dpfifo.data[15]
data[16] => a_dpfifo_kj31:dpfifo.data[16]
data[17] => a_dpfifo_kj31:dpfifo.data[17]
data[18] => a_dpfifo_kj31:dpfifo.data[18]
data[19] => a_dpfifo_kj31:dpfifo.data[19]
data[20] => a_dpfifo_kj31:dpfifo.data[20]
data[21] => a_dpfifo_kj31:dpfifo.data[21]
data[22] => a_dpfifo_kj31:dpfifo.data[22]
data[23] => a_dpfifo_kj31:dpfifo.data[23]
data[24] => a_dpfifo_kj31:dpfifo.data[24]
data[25] => a_dpfifo_kj31:dpfifo.data[25]
data[26] => a_dpfifo_kj31:dpfifo.data[26]
data[27] => a_dpfifo_kj31:dpfifo.data[27]
data[28] => a_dpfifo_kj31:dpfifo.data[28]
data[29] => a_dpfifo_kj31:dpfifo.data[29]
data[30] => a_dpfifo_kj31:dpfifo.data[30]
data[31] => a_dpfifo_kj31:dpfifo.data[31]
data[32] => a_dpfifo_kj31:dpfifo.data[32]
data[33] => a_dpfifo_kj31:dpfifo.data[33]
data[34] => a_dpfifo_kj31:dpfifo.data[34]
data[35] => a_dpfifo_kj31:dpfifo.data[35]
data[36] => a_dpfifo_kj31:dpfifo.data[36]
data[37] => a_dpfifo_kj31:dpfifo.data[37]
empty <= a_dpfifo_kj31:dpfifo.empty
full <= a_dpfifo_kj31:dpfifo.full
q[0] <= a_dpfifo_kj31:dpfifo.q[0]
q[1] <= a_dpfifo_kj31:dpfifo.q[1]
q[2] <= a_dpfifo_kj31:dpfifo.q[2]
q[3] <= a_dpfifo_kj31:dpfifo.q[3]
q[4] <= a_dpfifo_kj31:dpfifo.q[4]
q[5] <= a_dpfifo_kj31:dpfifo.q[5]
q[6] <= a_dpfifo_kj31:dpfifo.q[6]
q[7] <= a_dpfifo_kj31:dpfifo.q[7]
q[8] <= a_dpfifo_kj31:dpfifo.q[8]
q[9] <= a_dpfifo_kj31:dpfifo.q[9]
q[10] <= a_dpfifo_kj31:dpfifo.q[10]
q[11] <= a_dpfifo_kj31:dpfifo.q[11]
q[12] <= a_dpfifo_kj31:dpfifo.q[12]
q[13] <= a_dpfifo_kj31:dpfifo.q[13]
q[14] <= a_dpfifo_kj31:dpfifo.q[14]
q[15] <= a_dpfifo_kj31:dpfifo.q[15]
q[16] <= a_dpfifo_kj31:dpfifo.q[16]
q[17] <= a_dpfifo_kj31:dpfifo.q[17]
q[18] <= a_dpfifo_kj31:dpfifo.q[18]
q[19] <= a_dpfifo_kj31:dpfifo.q[19]
q[20] <= a_dpfifo_kj31:dpfifo.q[20]
q[21] <= a_dpfifo_kj31:dpfifo.q[21]
q[22] <= a_dpfifo_kj31:dpfifo.q[22]
q[23] <= a_dpfifo_kj31:dpfifo.q[23]
q[24] <= a_dpfifo_kj31:dpfifo.q[24]
q[25] <= a_dpfifo_kj31:dpfifo.q[25]
q[26] <= a_dpfifo_kj31:dpfifo.q[26]
q[27] <= a_dpfifo_kj31:dpfifo.q[27]
q[28] <= a_dpfifo_kj31:dpfifo.q[28]
q[29] <= a_dpfifo_kj31:dpfifo.q[29]
q[30] <= a_dpfifo_kj31:dpfifo.q[30]
q[31] <= a_dpfifo_kj31:dpfifo.q[31]
q[32] <= a_dpfifo_kj31:dpfifo.q[32]
q[33] <= a_dpfifo_kj31:dpfifo.q[33]
q[34] <= a_dpfifo_kj31:dpfifo.q[34]
q[35] <= a_dpfifo_kj31:dpfifo.q[35]
q[36] <= a_dpfifo_kj31:dpfifo.q[36]
q[37] <= a_dpfifo_kj31:dpfifo.q[37]
rdreq => a_dpfifo_kj31:dpfifo.rreq
sclr => a_dpfifo_kj31:dpfifo.sclr
wrreq => a_dpfifo_kj31:dpfifo.wreq


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_vrd1:FIFOram.clock0
clock => altsyncram_vrd1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vrd1:FIFOram.data_a[0]
data[1] => altsyncram_vrd1:FIFOram.data_a[1]
data[2] => altsyncram_vrd1:FIFOram.data_a[2]
data[3] => altsyncram_vrd1:FIFOram.data_a[3]
data[4] => altsyncram_vrd1:FIFOram.data_a[4]
data[5] => altsyncram_vrd1:FIFOram.data_a[5]
data[6] => altsyncram_vrd1:FIFOram.data_a[6]
data[7] => altsyncram_vrd1:FIFOram.data_a[7]
data[8] => altsyncram_vrd1:FIFOram.data_a[8]
data[9] => altsyncram_vrd1:FIFOram.data_a[9]
data[10] => altsyncram_vrd1:FIFOram.data_a[10]
data[11] => altsyncram_vrd1:FIFOram.data_a[11]
data[12] => altsyncram_vrd1:FIFOram.data_a[12]
data[13] => altsyncram_vrd1:FIFOram.data_a[13]
data[14] => altsyncram_vrd1:FIFOram.data_a[14]
data[15] => altsyncram_vrd1:FIFOram.data_a[15]
data[16] => altsyncram_vrd1:FIFOram.data_a[16]
data[17] => altsyncram_vrd1:FIFOram.data_a[17]
data[18] => altsyncram_vrd1:FIFOram.data_a[18]
data[19] => altsyncram_vrd1:FIFOram.data_a[19]
data[20] => altsyncram_vrd1:FIFOram.data_a[20]
data[21] => altsyncram_vrd1:FIFOram.data_a[21]
data[22] => altsyncram_vrd1:FIFOram.data_a[22]
data[23] => altsyncram_vrd1:FIFOram.data_a[23]
data[24] => altsyncram_vrd1:FIFOram.data_a[24]
data[25] => altsyncram_vrd1:FIFOram.data_a[25]
data[26] => altsyncram_vrd1:FIFOram.data_a[26]
data[27] => altsyncram_vrd1:FIFOram.data_a[27]
data[28] => altsyncram_vrd1:FIFOram.data_a[28]
data[29] => altsyncram_vrd1:FIFOram.data_a[29]
data[30] => altsyncram_vrd1:FIFOram.data_a[30]
data[31] => altsyncram_vrd1:FIFOram.data_a[31]
data[32] => altsyncram_vrd1:FIFOram.data_a[32]
data[33] => altsyncram_vrd1:FIFOram.data_a[33]
data[34] => altsyncram_vrd1:FIFOram.data_a[34]
data[35] => altsyncram_vrd1:FIFOram.data_a[35]
data[36] => altsyncram_vrd1:FIFOram.data_a[36]
data[37] => altsyncram_vrd1:FIFOram.data_a[37]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vrd1:FIFOram.q_b[0]
q[1] <= altsyncram_vrd1:FIFOram.q_b[1]
q[2] <= altsyncram_vrd1:FIFOram.q_b[2]
q[3] <= altsyncram_vrd1:FIFOram.q_b[3]
q[4] <= altsyncram_vrd1:FIFOram.q_b[4]
q[5] <= altsyncram_vrd1:FIFOram.q_b[5]
q[6] <= altsyncram_vrd1:FIFOram.q_b[6]
q[7] <= altsyncram_vrd1:FIFOram.q_b[7]
q[8] <= altsyncram_vrd1:FIFOram.q_b[8]
q[9] <= altsyncram_vrd1:FIFOram.q_b[9]
q[10] <= altsyncram_vrd1:FIFOram.q_b[10]
q[11] <= altsyncram_vrd1:FIFOram.q_b[11]
q[12] <= altsyncram_vrd1:FIFOram.q_b[12]
q[13] <= altsyncram_vrd1:FIFOram.q_b[13]
q[14] <= altsyncram_vrd1:FIFOram.q_b[14]
q[15] <= altsyncram_vrd1:FIFOram.q_b[15]
q[16] <= altsyncram_vrd1:FIFOram.q_b[16]
q[17] <= altsyncram_vrd1:FIFOram.q_b[17]
q[18] <= altsyncram_vrd1:FIFOram.q_b[18]
q[19] <= altsyncram_vrd1:FIFOram.q_b[19]
q[20] <= altsyncram_vrd1:FIFOram.q_b[20]
q[21] <= altsyncram_vrd1:FIFOram.q_b[21]
q[22] <= altsyncram_vrd1:FIFOram.q_b[22]
q[23] <= altsyncram_vrd1:FIFOram.q_b[23]
q[24] <= altsyncram_vrd1:FIFOram.q_b[24]
q[25] <= altsyncram_vrd1:FIFOram.q_b[25]
q[26] <= altsyncram_vrd1:FIFOram.q_b[26]
q[27] <= altsyncram_vrd1:FIFOram.q_b[27]
q[28] <= altsyncram_vrd1:FIFOram.q_b[28]
q[29] <= altsyncram_vrd1:FIFOram.q_b[29]
q[30] <= altsyncram_vrd1:FIFOram.q_b[30]
q[31] <= altsyncram_vrd1:FIFOram.q_b[31]
q[32] <= altsyncram_vrd1:FIFOram.q_b[32]
q[33] <= altsyncram_vrd1:FIFOram.q_b[33]
q[34] <= altsyncram_vrd1:FIFOram.q_b[34]
q[35] <= altsyncram_vrd1:FIFOram.q_b[35]
q[36] <= altsyncram_vrd1:FIFOram.q_b[36]
q[37] <= altsyncram_vrd1:FIFOram.q_b[37]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_vrd1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo|altsyncram_vrd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo|cmpr_gs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_b841:auto_generated|a_dpfifo_kj31:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list_v[8].PRESET
ctl_reset_n => list_v[9].PRESET
ctl_reset_n => list_v[10].PRESET
ctl_reset_n => list_v[11].PRESET
ctl_reset_n => list_v[12].PRESET
ctl_reset_n => list_v[13].PRESET
ctl_reset_n => list_v[14].PRESET
ctl_reset_n => list_v[15].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].PRESET
ctl_reset_n => list[9][0].PRESET
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].PRESET
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].PRESET
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].PRESET
ctl_reset_n => list[11][0].PRESET
ctl_reset_n => list[11][1].PRESET
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].PRESET
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].PRESET
ctl_reset_n => list[12][3].PRESET
ctl_reset_n => list[13][0].PRESET
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].PRESET
ctl_reset_n => list[13][3].PRESET
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].PRESET
ctl_reset_n => list[14][2].PRESET
ctl_reset_n => list[14][3].PRESET
ctl_reset_n => list[15][0].PRESET
ctl_reset_n => list[15][1].PRESET
ctl_reset_n => list[15][2].PRESET
ctl_reset_n => list[15][3].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list_v[8].ACLR
ctl_reset_n => list_v[9].ACLR
ctl_reset_n => list_v[10].ACLR
ctl_reset_n => list_v[11].ACLR
ctl_reset_n => list_v[12].ACLR
ctl_reset_n => list_v[13].ACLR
ctl_reset_n => list_v[14].ACLR
ctl_reset_n => list_v[15].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].ACLR
ctl_reset_n => list[9][0].ACLR
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].ACLR
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].ACLR
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].ACLR
ctl_reset_n => list[11][0].ACLR
ctl_reset_n => list[11][1].ACLR
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].ACLR
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].ACLR
ctl_reset_n => list[12][3].ACLR
ctl_reset_n => list[13][0].ACLR
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].ACLR
ctl_reset_n => list[13][3].ACLR
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].ACLR
ctl_reset_n => list[14][2].ACLR
ctl_reset_n => list[14][3].ACLR
ctl_reset_n => list[15][0].ACLR
ctl_reset_n => list[15][1].ACLR
ctl_reset_n => list[15][2].ACLR
ctl_reset_n => list[15][3].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_j941:auto_generated.data[0]
data[1] => scfifo_j941:auto_generated.data[1]
data[2] => scfifo_j941:auto_generated.data[2]
data[3] => scfifo_j941:auto_generated.data[3]
data[4] => scfifo_j941:auto_generated.data[4]
data[5] => scfifo_j941:auto_generated.data[5]
data[6] => scfifo_j941:auto_generated.data[6]
data[7] => scfifo_j941:auto_generated.data[7]
data[8] => scfifo_j941:auto_generated.data[8]
data[9] => scfifo_j941:auto_generated.data[9]
data[10] => scfifo_j941:auto_generated.data[10]
data[11] => scfifo_j941:auto_generated.data[11]
q[0] <= scfifo_j941:auto_generated.q[0]
q[1] <= scfifo_j941:auto_generated.q[1]
q[2] <= scfifo_j941:auto_generated.q[2]
q[3] <= scfifo_j941:auto_generated.q[3]
q[4] <= scfifo_j941:auto_generated.q[4]
q[5] <= scfifo_j941:auto_generated.q[5]
q[6] <= scfifo_j941:auto_generated.q[6]
q[7] <= scfifo_j941:auto_generated.q[7]
q[8] <= scfifo_j941:auto_generated.q[8]
q[9] <= scfifo_j941:auto_generated.q[9]
q[10] <= scfifo_j941:auto_generated.q[10]
q[11] <= scfifo_j941:auto_generated.q[11]
wrreq => scfifo_j941:auto_generated.wrreq
rdreq => scfifo_j941:auto_generated.rdreq
clock => scfifo_j941:auto_generated.clock
aclr => scfifo_j941:auto_generated.aclr
sclr => scfifo_j941:auto_generated.sclr
empty <= scfifo_j941:auto_generated.empty
full <= scfifo_j941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated
aclr => a_dpfifo_sk31:dpfifo.aclr
clock => a_dpfifo_sk31:dpfifo.clock
data[0] => a_dpfifo_sk31:dpfifo.data[0]
data[1] => a_dpfifo_sk31:dpfifo.data[1]
data[2] => a_dpfifo_sk31:dpfifo.data[2]
data[3] => a_dpfifo_sk31:dpfifo.data[3]
data[4] => a_dpfifo_sk31:dpfifo.data[4]
data[5] => a_dpfifo_sk31:dpfifo.data[5]
data[6] => a_dpfifo_sk31:dpfifo.data[6]
data[7] => a_dpfifo_sk31:dpfifo.data[7]
data[8] => a_dpfifo_sk31:dpfifo.data[8]
data[9] => a_dpfifo_sk31:dpfifo.data[9]
data[10] => a_dpfifo_sk31:dpfifo.data[10]
data[11] => a_dpfifo_sk31:dpfifo.data[11]
empty <= a_dpfifo_sk31:dpfifo.empty
full <= a_dpfifo_sk31:dpfifo.full
q[0] <= a_dpfifo_sk31:dpfifo.q[0]
q[1] <= a_dpfifo_sk31:dpfifo.q[1]
q[2] <= a_dpfifo_sk31:dpfifo.q[2]
q[3] <= a_dpfifo_sk31:dpfifo.q[3]
q[4] <= a_dpfifo_sk31:dpfifo.q[4]
q[5] <= a_dpfifo_sk31:dpfifo.q[5]
q[6] <= a_dpfifo_sk31:dpfifo.q[6]
q[7] <= a_dpfifo_sk31:dpfifo.q[7]
q[8] <= a_dpfifo_sk31:dpfifo.q[8]
q[9] <= a_dpfifo_sk31:dpfifo.q[9]
q[10] <= a_dpfifo_sk31:dpfifo.q[10]
q[11] <= a_dpfifo_sk31:dpfifo.q[11]
rdreq => a_dpfifo_sk31:dpfifo.rreq
sclr => a_dpfifo_sk31:dpfifo.sclr
wrreq => a_dpfifo_sk31:dpfifo.wreq


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_unb:rd_ptr_msb.aclr
aclr => cntr_bo7:usedw_counter.aclr
aclr => cntr_vnb:wr_ptr.aclr
clock => altsyncram_fud1:FIFOram.clock0
clock => altsyncram_fud1:FIFOram.clock1
clock => cntr_unb:rd_ptr_msb.clock
clock => cntr_bo7:usedw_counter.clock
clock => cntr_vnb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fud1:FIFOram.data_a[0]
data[1] => altsyncram_fud1:FIFOram.data_a[1]
data[2] => altsyncram_fud1:FIFOram.data_a[2]
data[3] => altsyncram_fud1:FIFOram.data_a[3]
data[4] => altsyncram_fud1:FIFOram.data_a[4]
data[5] => altsyncram_fud1:FIFOram.data_a[5]
data[6] => altsyncram_fud1:FIFOram.data_a[6]
data[7] => altsyncram_fud1:FIFOram.data_a[7]
data[8] => altsyncram_fud1:FIFOram.data_a[8]
data[9] => altsyncram_fud1:FIFOram.data_a[9]
data[10] => altsyncram_fud1:FIFOram.data_a[10]
data[11] => altsyncram_fud1:FIFOram.data_a[11]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fud1:FIFOram.q_b[0]
q[1] <= altsyncram_fud1:FIFOram.q_b[1]
q[2] <= altsyncram_fud1:FIFOram.q_b[2]
q[3] <= altsyncram_fud1:FIFOram.q_b[3]
q[4] <= altsyncram_fud1:FIFOram.q_b[4]
q[5] <= altsyncram_fud1:FIFOram.q_b[5]
q[6] <= altsyncram_fud1:FIFOram.q_b[6]
q[7] <= altsyncram_fud1:FIFOram.q_b[7]
q[8] <= altsyncram_fud1:FIFOram.q_b[8]
q[9] <= altsyncram_fud1:FIFOram.q_b[9]
q[10] <= altsyncram_fud1:FIFOram.q_b[10]
q[11] <= altsyncram_fud1:FIFOram.q_b[11]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_unb:rd_ptr_msb.sclr
sclr => cntr_bo7:usedw_counter.sclr
sclr => cntr_vnb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_fud1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_bo7:usedw_counter.updown
wreq => cntr_vnb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cmpr_hs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cmpr_hs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_bo7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_vnb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_address[6] => write_address[6].IN1
write_address[7] => write_address[7].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_address[6] => read_address[6].IN1
read_address[7] => read_address[7].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b
read_data[16] <= altsyncram:altsyncram_component.q_b
read_data[17] <= altsyncram:altsyncram_component.q_b
read_data[18] <= altsyncram:altsyncram_component.q_b
read_data[19] <= altsyncram:altsyncram_component.q_b
read_data[20] <= altsyncram:altsyncram_component.q_b
read_data[21] <= altsyncram:altsyncram_component.q_b
read_data[22] <= altsyncram:altsyncram_component.q_b
read_data[23] <= altsyncram:altsyncram_component.q_b
read_data[24] <= altsyncram:altsyncram_component.q_b
read_data[25] <= altsyncram:altsyncram_component.q_b
read_data[26] <= altsyncram:altsyncram_component.q_b
read_data[27] <= altsyncram:altsyncram_component.q_b
read_data[28] <= altsyncram:altsyncram_component.q_b
read_data[29] <= altsyncram:altsyncram_component.q_b
read_data[30] <= altsyncram:altsyncram_component.q_b
read_data[31] <= altsyncram:altsyncram_component.q_b
read_data[32] <= altsyncram:altsyncram_component.q_b


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component
wren_a => altsyncram_7pl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7pl1:auto_generated.data_a[0]
data_a[1] => altsyncram_7pl1:auto_generated.data_a[1]
data_a[2] => altsyncram_7pl1:auto_generated.data_a[2]
data_a[3] => altsyncram_7pl1:auto_generated.data_a[3]
data_a[4] => altsyncram_7pl1:auto_generated.data_a[4]
data_a[5] => altsyncram_7pl1:auto_generated.data_a[5]
data_a[6] => altsyncram_7pl1:auto_generated.data_a[6]
data_a[7] => altsyncram_7pl1:auto_generated.data_a[7]
data_a[8] => altsyncram_7pl1:auto_generated.data_a[8]
data_a[9] => altsyncram_7pl1:auto_generated.data_a[9]
data_a[10] => altsyncram_7pl1:auto_generated.data_a[10]
data_a[11] => altsyncram_7pl1:auto_generated.data_a[11]
data_a[12] => altsyncram_7pl1:auto_generated.data_a[12]
data_a[13] => altsyncram_7pl1:auto_generated.data_a[13]
data_a[14] => altsyncram_7pl1:auto_generated.data_a[14]
data_a[15] => altsyncram_7pl1:auto_generated.data_a[15]
data_a[16] => altsyncram_7pl1:auto_generated.data_a[16]
data_a[17] => altsyncram_7pl1:auto_generated.data_a[17]
data_a[18] => altsyncram_7pl1:auto_generated.data_a[18]
data_a[19] => altsyncram_7pl1:auto_generated.data_a[19]
data_a[20] => altsyncram_7pl1:auto_generated.data_a[20]
data_a[21] => altsyncram_7pl1:auto_generated.data_a[21]
data_a[22] => altsyncram_7pl1:auto_generated.data_a[22]
data_a[23] => altsyncram_7pl1:auto_generated.data_a[23]
data_a[24] => altsyncram_7pl1:auto_generated.data_a[24]
data_a[25] => altsyncram_7pl1:auto_generated.data_a[25]
data_a[26] => altsyncram_7pl1:auto_generated.data_a[26]
data_a[27] => altsyncram_7pl1:auto_generated.data_a[27]
data_a[28] => altsyncram_7pl1:auto_generated.data_a[28]
data_a[29] => altsyncram_7pl1:auto_generated.data_a[29]
data_a[30] => altsyncram_7pl1:auto_generated.data_a[30]
data_a[31] => altsyncram_7pl1:auto_generated.data_a[31]
data_a[32] => altsyncram_7pl1:auto_generated.data_a[32]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
address_a[0] => altsyncram_7pl1:auto_generated.address_a[0]
address_a[1] => altsyncram_7pl1:auto_generated.address_a[1]
address_a[2] => altsyncram_7pl1:auto_generated.address_a[2]
address_a[3] => altsyncram_7pl1:auto_generated.address_a[3]
address_a[4] => altsyncram_7pl1:auto_generated.address_a[4]
address_a[5] => altsyncram_7pl1:auto_generated.address_a[5]
address_a[6] => altsyncram_7pl1:auto_generated.address_a[6]
address_a[7] => altsyncram_7pl1:auto_generated.address_a[7]
address_b[0] => altsyncram_7pl1:auto_generated.address_b[0]
address_b[1] => altsyncram_7pl1:auto_generated.address_b[1]
address_b[2] => altsyncram_7pl1:auto_generated.address_b[2]
address_b[3] => altsyncram_7pl1:auto_generated.address_b[3]
address_b[4] => altsyncram_7pl1:auto_generated.address_b[4]
address_b[5] => altsyncram_7pl1:auto_generated.address_b[5]
address_b[6] => altsyncram_7pl1:auto_generated.address_b[6]
address_b[7] => altsyncram_7pl1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7pl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_b[0] <= altsyncram_7pl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7pl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7pl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7pl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7pl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7pl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7pl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7pl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7pl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7pl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7pl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7pl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7pl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7pl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_7pl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_7pl1:auto_generated.q_b[15]
q_b[16] <= altsyncram_7pl1:auto_generated.q_b[16]
q_b[17] <= altsyncram_7pl1:auto_generated.q_b[17]
q_b[18] <= altsyncram_7pl1:auto_generated.q_b[18]
q_b[19] <= altsyncram_7pl1:auto_generated.q_b[19]
q_b[20] <= altsyncram_7pl1:auto_generated.q_b[20]
q_b[21] <= altsyncram_7pl1:auto_generated.q_b[21]
q_b[22] <= altsyncram_7pl1:auto_generated.q_b[22]
q_b[23] <= altsyncram_7pl1:auto_generated.q_b[23]
q_b[24] <= altsyncram_7pl1:auto_generated.q_b[24]
q_b[25] <= altsyncram_7pl1:auto_generated.q_b[25]
q_b[26] <= altsyncram_7pl1:auto_generated.q_b[26]
q_b[27] <= altsyncram_7pl1:auto_generated.q_b[27]
q_b[28] <= altsyncram_7pl1:auto_generated.q_b[28]
q_b[29] <= altsyncram_7pl1:auto_generated.q_b[29]
q_b[30] <= altsyncram_7pl1:auto_generated.q_b[30]
q_b[31] <= altsyncram_7pl1:auto_generated.q_b[31]
q_b[32] <= altsyncram_7pl1:auto_generated.q_b[32]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst
ctl_clk => ctl_clk.IN8
ctl_reset_n => ctl_reset_n.IN8
cfg_interface_width[0] => cfg_local_data_width[0].DATAIN
cfg_interface_width[0] => cfg_dram_data_width[0].DATAIN
cfg_interface_width[1] => cfg_local_data_width[1].DATAIN
cfg_interface_width[1] => cfg_dram_data_width[1].DATAIN
cfg_interface_width[2] => cfg_local_data_width[2].DATAIN
cfg_interface_width[2] => cfg_dram_data_width[2].DATAIN
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_local_data_width.DATAA
cfg_interface_width[3] => cfg_dram_data_width[3].DATAIN
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_local_data_width.DATAA
cfg_interface_width[4] => cfg_dram_data_width[4].DATAIN
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_local_data_width.DATAA
cfg_interface_width[5] => cfg_dram_data_width[5].DATAIN
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_local_data_width.DATAA
cfg_interface_width[6] => cfg_dram_data_width[6].DATAIN
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_local_data_width.DATAA
cfg_interface_width[7] => cfg_dram_data_width[7].DATAIN
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN8
cfg_gen_sbe[0] => inject_data_error.DATAA
cfg_gen_dbe[0] => inject_data_error.OUTPUTSELECT
cfg_gen_dbe[0] => inject_data_error[1].DATAIN
cfg_enable_intr[0] => always42.IN0
cfg_mask_sbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_dbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_corr_dropped_intr[0] => int_interruptable_error_detected.IN0
cfg_clr_intr[0] => int_sbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_ecc_interrupt.OUTPUTSELECT
wdatap_dm[0] => int_encoder_output_dm_r[0].DATAIN
wdatap_dm[1] => int_encoder_output_dm_r[1].DATAIN
wdatap_dm[2] => int_encoder_output_dm_r[2].DATAIN
wdatap_dm[3] => int_encoder_output_dm_r[3].DATAIN
wdatap_data[0] => encoder_inst_per_drate[0].input_data[0].IN1
wdatap_data[1] => encoder_inst_per_drate[0].input_data[1].IN1
wdatap_data[2] => encoder_inst_per_drate[0].input_data[2].IN1
wdatap_data[3] => encoder_inst_per_drate[0].input_data[3].IN1
wdatap_data[4] => encoder_inst_per_drate[0].input_data[4].IN1
wdatap_data[5] => encoder_inst_per_drate[0].input_data[5].IN1
wdatap_data[6] => encoder_inst_per_drate[0].input_data[6].IN1
wdatap_data[7] => encoder_inst_per_drate[0].input_data[7].IN1
wdatap_data[8] => encoder_inst_per_drate[0].input_data[8].IN1
wdatap_data[9] => encoder_inst_per_drate[0].input_data[9].IN1
wdatap_data[10] => encoder_inst_per_drate[0].input_data[10].IN1
wdatap_data[11] => encoder_inst_per_drate[0].input_data[11].IN1
wdatap_data[12] => encoder_inst_per_drate[0].input_data[12].IN1
wdatap_data[13] => encoder_inst_per_drate[0].input_data[13].IN1
wdatap_data[14] => encoder_inst_per_drate[0].input_data[14].IN1
wdatap_data[15] => encoder_inst_per_drate[0].input_data[15].IN1
wdatap_data[16] => encoder_inst_per_drate[1].input_data[0].IN1
wdatap_data[17] => encoder_inst_per_drate[1].input_data[1].IN1
wdatap_data[18] => encoder_inst_per_drate[1].input_data[2].IN1
wdatap_data[19] => encoder_inst_per_drate[1].input_data[3].IN1
wdatap_data[20] => encoder_inst_per_drate[1].input_data[4].IN1
wdatap_data[21] => encoder_inst_per_drate[1].input_data[5].IN1
wdatap_data[22] => encoder_inst_per_drate[1].input_data[6].IN1
wdatap_data[23] => encoder_inst_per_drate[1].input_data[7].IN1
wdatap_data[24] => encoder_inst_per_drate[1].input_data[8].IN1
wdatap_data[25] => encoder_inst_per_drate[1].input_data[9].IN1
wdatap_data[26] => encoder_inst_per_drate[1].input_data[10].IN1
wdatap_data[27] => encoder_inst_per_drate[1].input_data[11].IN1
wdatap_data[28] => encoder_inst_per_drate[1].input_data[12].IN1
wdatap_data[29] => encoder_inst_per_drate[1].input_data[13].IN1
wdatap_data[30] => encoder_inst_per_drate[1].input_data[14].IN1
wdatap_data[31] => encoder_inst_per_drate[1].input_data[15].IN1
wdatap_rmw_partial_data[0] => encoder_inst_per_drate[0].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[1] => encoder_inst_per_drate[0].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[2] => encoder_inst_per_drate[0].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[3] => encoder_inst_per_drate[0].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[4] => encoder_inst_per_drate[0].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[5] => encoder_inst_per_drate[0].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[6] => encoder_inst_per_drate[0].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[7] => encoder_inst_per_drate[0].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[8] => encoder_inst_per_drate[0].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[9] => encoder_inst_per_drate[0].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[10] => encoder_inst_per_drate[0].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[11] => encoder_inst_per_drate[0].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[12] => encoder_inst_per_drate[0].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[13] => encoder_inst_per_drate[0].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[14] => encoder_inst_per_drate[0].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[15] => encoder_inst_per_drate[0].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[16] => encoder_inst_per_drate[1].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[17] => encoder_inst_per_drate[1].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[18] => encoder_inst_per_drate[1].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[19] => encoder_inst_per_drate[1].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[20] => encoder_inst_per_drate[1].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[21] => encoder_inst_per_drate[1].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[22] => encoder_inst_per_drate[1].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[23] => encoder_inst_per_drate[1].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[24] => encoder_inst_per_drate[1].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[25] => encoder_inst_per_drate[1].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[26] => encoder_inst_per_drate[1].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[27] => encoder_inst_per_drate[1].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[28] => encoder_inst_per_drate[1].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[29] => encoder_inst_per_drate[1].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[30] => encoder_inst_per_drate[1].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[31] => encoder_inst_per_drate[1].input_rmw_partial_data[15].IN1
wdatap_rmw_correct_data[0] => encoder_inst_per_drate[0].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[1] => encoder_inst_per_drate[0].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[2] => encoder_inst_per_drate[0].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[3] => encoder_inst_per_drate[0].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[4] => encoder_inst_per_drate[0].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[5] => encoder_inst_per_drate[0].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[6] => encoder_inst_per_drate[0].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[7] => encoder_inst_per_drate[0].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[8] => encoder_inst_per_drate[0].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[9] => encoder_inst_per_drate[0].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[10] => encoder_inst_per_drate[0].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[11] => encoder_inst_per_drate[0].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[12] => encoder_inst_per_drate[0].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[13] => encoder_inst_per_drate[0].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[14] => encoder_inst_per_drate[0].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[15] => encoder_inst_per_drate[0].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[16] => encoder_inst_per_drate[1].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[17] => encoder_inst_per_drate[1].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[18] => encoder_inst_per_drate[1].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[19] => encoder_inst_per_drate[1].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[20] => encoder_inst_per_drate[1].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[21] => encoder_inst_per_drate[1].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[22] => encoder_inst_per_drate[1].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[23] => encoder_inst_per_drate[1].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[24] => encoder_inst_per_drate[1].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[25] => encoder_inst_per_drate[1].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[26] => encoder_inst_per_drate[1].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[27] => encoder_inst_per_drate[1].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[28] => encoder_inst_per_drate[1].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[29] => encoder_inst_per_drate[1].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[30] => encoder_inst_per_drate[1].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[31] => encoder_inst_per_drate[1].input_rmw_correct_data[15].IN1
wdatap_rmw_partial => wdatap_rmw_partial_r.DATAIN
wdatap_rmw_correct => wdatap_rmw_correct_r.DATAIN
wdatap_ecc_code[0] => encoder_inst_per_drate[0].input_ecc_code[0].IN3
wdatap_ecc_code[1] => encoder_inst_per_drate[0].input_ecc_code[1].IN3
wdatap_ecc_code[2] => encoder_inst_per_drate[0].input_ecc_code[2].IN3
wdatap_ecc_code[3] => encoder_inst_per_drate[0].input_ecc_code[3].IN3
wdatap_ecc_code[4] => encoder_inst_per_drate[0].input_ecc_code[4].IN3
wdatap_ecc_code[5] => encoder_inst_per_drate[0].input_ecc_code[5].IN3
wdatap_ecc_code[6] => encoder_inst_per_drate[0].input_ecc_code[6].IN3
wdatap_ecc_code[7] => encoder_inst_per_drate[0].input_ecc_code[7].IN3
wdatap_ecc_code[8] => encoder_inst_per_drate[1].input_ecc_code[0].IN3
wdatap_ecc_code[9] => encoder_inst_per_drate[1].input_ecc_code[1].IN3
wdatap_ecc_code[10] => encoder_inst_per_drate[1].input_ecc_code[2].IN3
wdatap_ecc_code[11] => encoder_inst_per_drate[1].input_ecc_code[3].IN3
wdatap_ecc_code[12] => encoder_inst_per_drate[1].input_ecc_code[4].IN3
wdatap_ecc_code[13] => encoder_inst_per_drate[1].input_ecc_code[5].IN3
wdatap_ecc_code[14] => encoder_inst_per_drate[1].input_ecc_code[6].IN3
wdatap_ecc_code[15] => encoder_inst_per_drate[1].input_ecc_code[7].IN3
wdatap_ecc_code_overwrite[0] => encoder_inst_per_drate[0].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[1] => encoder_inst_per_drate[1].input_ecc_code_overwrite.IN1
rdatap_rcvd_addr[0] => int_err_addr.DATAB
rdatap_rcvd_addr[0] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[1] => int_err_addr.DATAB
rdatap_rcvd_addr[1] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[2] => int_err_addr.DATAB
rdatap_rcvd_addr[2] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[3] => int_err_addr.DATAB
rdatap_rcvd_addr[3] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[4] => int_err_addr.DATAB
rdatap_rcvd_addr[4] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[5] => int_err_addr.DATAB
rdatap_rcvd_addr[5] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[6] => int_err_addr.DATAB
rdatap_rcvd_addr[6] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[7] => int_err_addr.DATAB
rdatap_rcvd_addr[7] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[8] => int_err_addr.DATAB
rdatap_rcvd_addr[8] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[9] => int_err_addr.DATAB
rdatap_rcvd_addr[9] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[10] => int_err_addr.DATAB
rdatap_rcvd_addr[10] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[11] => int_err_addr.DATAB
rdatap_rcvd_addr[11] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[12] => int_err_addr.DATAB
rdatap_rcvd_addr[12] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[13] => int_err_addr.DATAB
rdatap_rcvd_addr[13] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[14] => int_err_addr.DATAB
rdatap_rcvd_addr[14] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[15] => int_err_addr.DATAB
rdatap_rcvd_addr[15] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[16] => int_err_addr.DATAB
rdatap_rcvd_addr[16] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[17] => int_err_addr.DATAB
rdatap_rcvd_addr[17] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[18] => int_err_addr.DATAB
rdatap_rcvd_addr[18] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[19] => int_err_addr.DATAB
rdatap_rcvd_addr[19] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[20] => int_err_addr.DATAB
rdatap_rcvd_addr[20] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[21] => int_err_addr.DATAB
rdatap_rcvd_addr[21] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[22] => int_err_addr.DATAB
rdatap_rcvd_addr[22] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[23] => int_err_addr.DATAB
rdatap_rcvd_addr[23] => int_corr_dropped_addr.DATAB
rdatap_rcvd_cmd => int_sbe_detected.IN1
rdatap_rcvd_cmd => int_dbe_detected.IN1
rdatap_rcvd_cmd => int_sbe_store.IN1
rdatap_rcvd_cmd => int_dbe_store.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_interruptable_error_detected.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped_count.DATAB
afi_rdata[0] => decoder_inst_per_drate[0].input_data[0].IN1
afi_rdata[1] => decoder_inst_per_drate[0].input_data[1].IN1
afi_rdata[2] => decoder_inst_per_drate[0].input_data[2].IN1
afi_rdata[3] => decoder_inst_per_drate[0].input_data[3].IN1
afi_rdata[4] => decoder_inst_per_drate[0].input_data[4].IN1
afi_rdata[5] => decoder_inst_per_drate[0].input_data[5].IN1
afi_rdata[6] => decoder_inst_per_drate[0].input_data[6].IN1
afi_rdata[7] => decoder_inst_per_drate[0].input_data[7].IN1
afi_rdata[8] => decoder_inst_per_drate[0].input_data[8].IN1
afi_rdata[9] => decoder_inst_per_drate[0].input_data[9].IN1
afi_rdata[10] => decoder_inst_per_drate[0].input_data[10].IN1
afi_rdata[11] => decoder_inst_per_drate[0].input_data[11].IN1
afi_rdata[12] => decoder_inst_per_drate[0].input_data[12].IN1
afi_rdata[13] => decoder_inst_per_drate[0].input_data[13].IN1
afi_rdata[14] => decoder_inst_per_drate[0].input_data[14].IN1
afi_rdata[15] => decoder_inst_per_drate[0].input_data[15].IN1
afi_rdata[16] => decoder_inst_per_drate[1].input_data[0].IN1
afi_rdata[17] => decoder_inst_per_drate[1].input_data[1].IN1
afi_rdata[18] => decoder_inst_per_drate[1].input_data[2].IN1
afi_rdata[19] => decoder_inst_per_drate[1].input_data[3].IN1
afi_rdata[20] => decoder_inst_per_drate[1].input_data[4].IN1
afi_rdata[21] => decoder_inst_per_drate[1].input_data[5].IN1
afi_rdata[22] => decoder_inst_per_drate[1].input_data[6].IN1
afi_rdata[23] => decoder_inst_per_drate[1].input_data[7].IN1
afi_rdata[24] => decoder_inst_per_drate[1].input_data[8].IN1
afi_rdata[25] => decoder_inst_per_drate[1].input_data[9].IN1
afi_rdata[26] => decoder_inst_per_drate[1].input_data[10].IN1
afi_rdata[27] => decoder_inst_per_drate[1].input_data[11].IN1
afi_rdata[28] => decoder_inst_per_drate[1].input_data[12].IN1
afi_rdata[29] => decoder_inst_per_drate[1].input_data[13].IN1
afi_rdata[30] => decoder_inst_per_drate[1].input_data[14].IN1
afi_rdata[31] => decoder_inst_per_drate[1].input_data[15].IN1
afi_rdata_valid[0] => decoder_inst_per_drate[1].input_data_valid.IN2
ecc_rdata[0] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[1] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[2] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[3] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[4] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[5] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[6] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[7] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[8] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[9] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[10] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[11] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[12] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[13] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[14] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[15] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[16] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[17] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[18] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[19] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[20] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[21] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[22] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[23] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[24] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[25] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[26] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[27] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[28] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[29] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[30] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[31] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[0] <= int_encoder_output_dm_r[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[1] <= int_encoder_output_dm_r[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[2] <= int_encoder_output_dm_r[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[3] <= int_encoder_output_dm_r[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[0] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[1] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[2] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[3] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[4] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[5] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[6] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[7] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[8] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[9] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[10] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[11] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[12] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[13] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[14] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[15] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[16] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[17] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[18] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[19] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[20] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[21] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[22] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[23] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[24] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[25] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[26] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[27] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[28] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[29] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[30] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[31] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[0] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[1] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[0] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[1] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[0] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[1] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[2] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[3] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[4] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[5] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[6] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[7] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[8] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[9] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[10] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[11] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[12] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[13] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[14] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[15] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= int_ecc_interrupt.DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_error[0] <= int_sbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_error[0] <= int_dbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[0] <= int_sbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[1] <= int_sbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[2] <= int_sbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[3] <= int_sbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[4] <= int_sbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[5] <= int_sbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[6] <= int_sbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[7] <= int_sbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[0] <= int_dbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[1] <= int_dbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[2] <= int_dbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[3] <= int_dbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[4] <= int_dbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[5] <= int_dbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[6] <= int_dbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[7] <= int_dbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[0] <= int_err_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[1] <= int_err_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[2] <= int_err_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[3] <= int_err_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[4] <= int_err_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[5] <= int_err_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[6] <= int_err_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[7] <= int_err_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[8] <= int_err_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[9] <= int_err_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[10] <= int_err_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[11] <= int_err_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[12] <= int_err_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[13] <= int_err_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[14] <= int_err_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[15] <= int_err_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[16] <= int_err_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[17] <= int_err_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[18] <= int_err_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[19] <= int_err_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[20] <= int_err_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[21] <= int_err_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[22] <= int_err_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[23] <= int_err_addr[23].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped[0] <= int_corr_dropped[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[0] <= int_corr_dropped_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[1] <= int_corr_dropped_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[2] <= int_corr_dropped_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[3] <= int_corr_dropped_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[4] <= int_corr_dropped_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[5] <= int_corr_dropped_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[6] <= int_corr_dropped_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[7] <= int_corr_dropped_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[0] <= int_corr_dropped_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[1] <= int_corr_dropped_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[2] <= int_corr_dropped_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[3] <= int_corr_dropped_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[4] <= int_corr_dropped_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[5] <= int_corr_dropped_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[6] <= int_corr_dropped_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[7] <= int_corr_dropped_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[8] <= int_corr_dropped_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[9] <= int_corr_dropped_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[10] <= int_corr_dropped_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[11] <= int_corr_dropped_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[12] <= int_corr_dropped_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[13] <= int_corr_dropped_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[14] <= int_corr_dropped_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[15] <= int_corr_dropped_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[16] <= int_corr_dropped_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[17] <= int_corr_dropped_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[18] <= int_corr_dropped_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[19] <= int_corr_dropped_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[20] <= int_corr_dropped_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[21] <= int_corr_dropped_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[22] <= int_corr_dropped_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[23] <= int_corr_dropped_addr[23].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst
ctl_clk => power_down_chip_req[0].CLK
ctl_clk => power_down_cnt[0].CLK
ctl_clk => power_down_cnt[1].CLK
ctl_clk => power_down_cnt[2].CLK
ctl_clk => power_down_cnt[3].CLK
ctl_clk => power_down_cnt[4].CLK
ctl_clk => power_down_cnt[5].CLK
ctl_clk => power_down_cnt[6].CLK
ctl_clk => power_down_cnt[7].CLK
ctl_clk => power_down_cnt[8].CLK
ctl_clk => power_down_cnt[9].CLK
ctl_clk => power_down_cnt[10].CLK
ctl_clk => power_down_cnt[11].CLK
ctl_clk => power_down_cnt[12].CLK
ctl_clk => power_down_cnt[13].CLK
ctl_clk => power_down_cnt[14].CLK
ctl_clk => power_down_cnt[15].CLK
ctl_clk => power_down_cnt[16].CLK
ctl_clk => no_command_r1.CLK
ctl_clk => cs_refresh_req[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[1].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[2].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[3].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[4].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[5].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[6].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[7].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[8].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[9].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[10].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[11].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[12].CLK
ctl_clk => sideband_in_refresh[0]~reg0.CLK
ctl_clk => power_saving_logic_per_chip[0].int_zq_cal_req.CLK
ctl_clk => power_saving_logic_per_chip[0].int_enter_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[2].CLK
ctl_clk => disable_clk[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[1].CLK
ctl_clk => trk_rfsh_cntr[0][0].CLK
ctl_clk => trk_rfsh_cntr[0][1].CLK
ctl_clk => trk_rfsh_cntr[0][2].CLK
ctl_clk => init_req[0].CLK
ctl_clk => dqstrk_exit[0].CLK
ctl_clk => afi_ctl_refresh_done[0]~reg0.CLK
ctl_clk => do_refresh_req[0].CLK
ctl_clk => do_pch_all_req[0].CLK
ctl_clk => doing_zqcal[0].CLK
ctl_clk => do_zqcal_req[0].CLK
ctl_clk => do_self_rfsh_req[0].CLK
ctl_clk => do_deep_pdown[0].CLK
ctl_clk => do_power_down[0].CLK
ctl_clk => stall_arbiter[0].CLK
ctl_clk => int_stall_chip[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].state[2].CLK
ctl_clk => power_saving_logic_per_chip[0].state[3].CLK
ctl_clk => power_saving_logic_per_chip[0].state[4].CLK
ctl_clk => power_saving_logic_per_chip[0].state[5].CLK
ctl_clk => power_saving_logic_per_chip[0].state[6].CLK
ctl_clk => power_saving_logic_per_chip[0].state[7].CLK
ctl_clk => power_saving_logic_per_chip[0].state[8].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_exit.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_entry.CLK
ctl_clk => power_saving_logic_per_chip[0].int_exit_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy_r.CLK
ctl_clk => power_saving_logic_per_chip[0].int_disable_clk_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_self_refresh_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[8].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[9].CLK
ctl_clk => afi_seq_busy_r2[0].CLK
ctl_clk => afi_seq_busy_r[0].CLK
ctl_clk => do_self_rfsh_r[0].CLK
ctl_clk => self_rfsh_req_r.CLK
ctl_clk => deep_pdown_chip_req[0].CLK
ctl_clk => self_refresh_chip_req[0].CLK
ctl_clk => do_refresh_to_all_chip_r.CLK
ctl_clk => do_self_rfsh_req_r2[0].CLK
ctl_clk => do_self_rfsh_req_r1[0].CLK
ctl_clk => sb_tbp_precharge_all[3]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[2]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[1]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[0]~reg0.CLK
ctl_clk => sb_do_zq_cal[0]~reg0.CLK
ctl_clk => sb_do_deep_pdown[0]~reg0.CLK
ctl_clk => sb_do_power_down[0]~reg0.CLK
ctl_clk => sb_do_self_refresh[0]~reg0.CLK
ctl_clk => sb_do_refresh[0]~reg0.CLK
ctl_clk => sb_do_precharge_all[0]~reg0.CLK
ctl_clk => tcom_not_running_pipe[0][0].CLK
ctl_clk => tcom_not_running_pipe[0][1].CLK
ctl_clk => tcom_not_running_pipe[0][2].CLK
ctl_clk => tcom_not_running_pipe[0][3].CLK
ctl_clk => tcom_not_running_pipe[0][4].CLK
ctl_clk => tcom_not_running_pipe[0][5].CLK
ctl_clk => tcom_not_running_pipe[0][6].CLK
ctl_clk => tcom_not_running_pipe[0][7].CLK
ctl_clk => tcom_not_running_pipe[0][8].CLK
ctl_clk => tcom_not_running_pipe[0][9].CLK
ctl_clk => tcom_not_running_pipe[0][10].CLK
ctl_clk => tcom_not_running_pipe[0][11].CLK
ctl_clk => tcom_not_running_pipe[0][12].CLK
ctl_clk => tcom_not_running_pipe[0][13].CLK
ctl_clk => tcom_not_running_pipe[0][14].CLK
ctl_clk => tcom_not_running_pipe[0][15].CLK
ctl_reset_n => trk_rfsh_cntr[0][0].ACLR
ctl_reset_n => trk_rfsh_cntr[0][1].ACLR
ctl_reset_n => trk_rfsh_cntr[0][2].ACLR
ctl_reset_n => init_req[0].ACLR
ctl_reset_n => dqstrk_exit[0].ACLR
ctl_reset_n => afi_ctl_refresh_done[0]~reg0.ACLR
ctl_reset_n => do_refresh_req[0].ACLR
ctl_reset_n => do_pch_all_req[0].ACLR
ctl_reset_n => doing_zqcal[0].ACLR
ctl_reset_n => do_zqcal_req[0].ACLR
ctl_reset_n => do_self_rfsh_req[0].ACLR
ctl_reset_n => do_deep_pdown[0].ACLR
ctl_reset_n => do_power_down[0].ACLR
ctl_reset_n => stall_arbiter[0].ACLR
ctl_reset_n => int_stall_chip[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[0].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[8].ACLR
ctl_reset_n => sb_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => sb_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => sb_do_power_down[0]~reg0.ACLR
ctl_reset_n => sb_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[3]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[2]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[1]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[0]~reg0.ACLR
ctl_reset_n => sideband_in_refresh[0]~reg0.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_zq_cal_req.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_enter_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][0].ACLR
ctl_reset_n => tcom_not_running_pipe[0][1].ACLR
ctl_reset_n => tcom_not_running_pipe[0][2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][3].ACLR
ctl_reset_n => tcom_not_running_pipe[0][4].ACLR
ctl_reset_n => tcom_not_running_pipe[0][5].ACLR
ctl_reset_n => tcom_not_running_pipe[0][6].ACLR
ctl_reset_n => tcom_not_running_pipe[0][7].ACLR
ctl_reset_n => tcom_not_running_pipe[0][8].ACLR
ctl_reset_n => tcom_not_running_pipe[0][9].ACLR
ctl_reset_n => tcom_not_running_pipe[0][10].ACLR
ctl_reset_n => tcom_not_running_pipe[0][11].ACLR
ctl_reset_n => tcom_not_running_pipe[0][12].ACLR
ctl_reset_n => tcom_not_running_pipe[0][13].ACLR
ctl_reset_n => tcom_not_running_pipe[0][14].ACLR
ctl_reset_n => tcom_not_running_pipe[0][15].ACLR
ctl_reset_n => do_refresh_to_all_chip_r.ACLR
ctl_reset_n => do_self_rfsh_req_r2[0].ACLR
ctl_reset_n => do_self_rfsh_req_r1[0].ACLR
ctl_reset_n => do_self_rfsh_r[0].ACLR
ctl_reset_n => self_rfsh_req_r.ACLR
ctl_reset_n => deep_pdown_chip_req[0].ACLR
ctl_reset_n => self_refresh_chip_req[0].ACLR
ctl_reset_n => afi_seq_busy_r2[0].ACLR
ctl_reset_n => afi_seq_busy_r[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[9].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_self_refresh_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_disable_clk_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy_r.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_exit_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_exit.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_entry.ACLR
ctl_reset_n => disable_clk[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[0].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[2].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[3].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[4].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[5].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[6].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[7].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[8].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[9].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[10].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[11].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[12].ACLR
ctl_reset_n => cs_refresh_req[0].ACLR
ctl_reset_n => power_down_chip_req[0].ACLR
ctl_reset_n => no_command_r1.ACLR
ctl_reset_n => power_down_cnt[0].ACLR
ctl_reset_n => power_down_cnt[1].ACLR
ctl_reset_n => power_down_cnt[2].ACLR
ctl_reset_n => power_down_cnt[3].ACLR
ctl_reset_n => power_down_cnt[4].ACLR
ctl_reset_n => power_down_cnt[5].ACLR
ctl_reset_n => power_down_cnt[6].ACLR
ctl_reset_n => power_down_cnt[7].ACLR
ctl_reset_n => power_down_cnt[8].ACLR
ctl_reset_n => power_down_cnt[9].ACLR
ctl_reset_n => power_down_cnt[10].ACLR
ctl_reset_n => power_down_cnt[11].ACLR
ctl_reset_n => power_down_cnt[12].ACLR
ctl_reset_n => power_down_cnt[13].ACLR
ctl_reset_n => power_down_cnt[14].ACLR
ctl_reset_n => power_down_cnt[15].ACLR
ctl_reset_n => power_down_cnt[16].ACLR
rfsh_req => refresh_chip_req.OUTPUTSELECT
rfsh_req => refresh_req.DATAB
rfsh_chip[0] => refresh_chip_req.DATAB
rfsh_ack <= do_refresh.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req => self_refresh_chip_req.OUTPUTSELECT
self_rfsh_req => self_rfsh_req_r.IN0
self_rfsh_req => always39.IN1
self_rfsh_req => always42.IN1
self_rfsh_req => always43.IN0
self_rfsh_chip[0] => self_refresh_chip_req.DATAB
self_rfsh_chip[0] => self_rfsh_req_r.IN1
self_rfsh_chip[0] => always39.IN1
self_rfsh_ack <= power_saving_logic_per_chip[0].int_do_self_refresh.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req => deep_pdown_chip_req.OUTPUTSELECT
deep_powerdn_chip[0] => deep_pdown_chip_req.DATAB
deep_powerdn_ack <= do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
power_down_ack <= do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
stall_row_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_col_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_chip[0] <= stall_chip.DB_MAX_OUTPUT_PORT_TYPE
sb_do_precharge_all[0] <= sb_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_refresh[0] <= sb_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_self_refresh[0] <= sb_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_power_down[0] <= sb_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_deep_pdown[0] <= sb_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_zq_cal[0] <= sb_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] <= sb_tbp_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[1] <= sb_tbp_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[2] <= sb_tbp_precharge_all[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[3] <= sb_tbp_precharge_all[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_clk_disable[0] <= int_disable_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_req <= int_init_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= <GND>
ctl_cal_success => always42.IN1
ctl_cal_success => init_req.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => Selector8.IN9
ctl_cal_success => Selector13.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
t_param_arf_to_valid[0] => LessThan4.IN10
t_param_arf_to_valid[1] => LessThan4.IN9
t_param_arf_to_valid[2] => LessThan4.IN8
t_param_arf_to_valid[3] => LessThan4.IN7
t_param_arf_to_valid[4] => LessThan4.IN6
t_param_arf_to_valid[5] => LessThan4.IN5
t_param_arf_to_valid[6] => LessThan4.IN4
t_param_arf_to_valid[7] => LessThan4.IN3
t_param_arf_to_valid[8] => LessThan4.IN2
t_param_arf_period[0] => LessThan7.IN13
t_param_arf_period[1] => LessThan7.IN12
t_param_arf_period[2] => LessThan7.IN11
t_param_arf_period[3] => LessThan7.IN10
t_param_arf_period[4] => LessThan7.IN9
t_param_arf_period[5] => LessThan7.IN8
t_param_arf_period[6] => LessThan7.IN7
t_param_arf_period[7] => LessThan7.IN6
t_param_arf_period[8] => LessThan7.IN5
t_param_arf_period[9] => LessThan7.IN4
t_param_arf_period[10] => LessThan7.IN3
t_param_arf_period[11] => LessThan7.IN2
t_param_arf_period[12] => LessThan7.IN1
t_param_pch_all_to_valid[0] => LessThan3.IN10
t_param_pch_all_to_valid[1] => LessThan3.IN9
t_param_pch_all_to_valid[2] => LessThan3.IN8
t_param_pch_all_to_valid[3] => LessThan3.IN7
t_param_srf_to_valid[0] => LessThan5.IN10
t_param_srf_to_valid[1] => LessThan5.IN9
t_param_srf_to_valid[2] => LessThan5.IN8
t_param_srf_to_valid[3] => LessThan5.IN7
t_param_srf_to_valid[4] => LessThan5.IN6
t_param_srf_to_valid[5] => LessThan5.IN5
t_param_srf_to_valid[6] => LessThan5.IN4
t_param_srf_to_valid[7] => LessThan5.IN3
t_param_srf_to_valid[8] => LessThan5.IN2
t_param_srf_to_valid[9] => LessThan5.IN1
t_param_srf_to_zq_cal[0] => Equal6.IN9
t_param_srf_to_zq_cal[1] => Equal6.IN8
t_param_srf_to_zq_cal[2] => Equal6.IN7
t_param_srf_to_zq_cal[3] => Equal6.IN6
t_param_srf_to_zq_cal[4] => Equal6.IN5
t_param_srf_to_zq_cal[5] => Equal6.IN4
t_param_srf_to_zq_cal[6] => Equal6.IN3
t_param_srf_to_zq_cal[7] => Equal6.IN2
t_param_srf_to_zq_cal[8] => Equal6.IN1
t_param_pdn_to_valid[0] => LessThan6.IN10
t_param_pdn_to_valid[1] => LessThan6.IN9
t_param_pdn_to_valid[2] => LessThan6.IN8
t_param_pdn_to_valid[3] => LessThan6.IN7
t_param_pdn_period[0] => LessThan8.IN17
t_param_pdn_period[0] => Equal9.IN31
t_param_pdn_period[1] => LessThan8.IN16
t_param_pdn_period[1] => Equal9.IN30
t_param_pdn_period[2] => LessThan8.IN15
t_param_pdn_period[2] => Equal9.IN29
t_param_pdn_period[3] => LessThan8.IN14
t_param_pdn_period[3] => Equal9.IN28
t_param_pdn_period[4] => LessThan8.IN13
t_param_pdn_period[4] => Equal9.IN27
t_param_pdn_period[5] => LessThan8.IN12
t_param_pdn_period[5] => Equal9.IN26
t_param_pdn_period[6] => LessThan8.IN11
t_param_pdn_period[6] => Equal9.IN25
t_param_pdn_period[7] => LessThan8.IN10
t_param_pdn_period[7] => Equal9.IN24
t_param_pdn_period[8] => LessThan8.IN9
t_param_pdn_period[8] => Equal9.IN23
t_param_pdn_period[9] => LessThan8.IN8
t_param_pdn_period[9] => Equal9.IN22
t_param_pdn_period[10] => LessThan8.IN7
t_param_pdn_period[10] => Equal9.IN21
t_param_pdn_period[11] => LessThan8.IN6
t_param_pdn_period[11] => Equal9.IN20
t_param_pdn_period[12] => LessThan8.IN5
t_param_pdn_period[12] => Equal9.IN19
t_param_pdn_period[13] => LessThan8.IN4
t_param_pdn_period[13] => Equal9.IN18
t_param_pdn_period[14] => LessThan8.IN3
t_param_pdn_period[14] => Equal9.IN17
t_param_pdn_period[15] => LessThan8.IN2
t_param_pdn_period[15] => Equal9.IN16
t_param_pdn_period[16] => LessThan8.IN1
t_param_pdn_period[16] => Equal9.IN15
t_param_power_saving_exit[0] => LessThan1.IN3
t_param_power_saving_exit[1] => LessThan1.IN2
t_param_power_saving_exit[2] => LessThan1.IN1
t_param_mem_clk_entry_cycles[0] => LessThan2.IN5
t_param_mem_clk_entry_cycles[1] => LessThan2.IN4
t_param_mem_clk_entry_cycles[2] => LessThan2.IN3
t_param_mem_clk_entry_cycles[3] => LessThan2.IN2
t_param_mem_clk_entry_cycles[4] => LessThan2.IN1
tbp_empty => always42.IN1
tbp_empty => power_down_chip_req_combi.IN1
tbp_empty => no_command_r1.DATAIN
tbp_empty => always43.IN1
tbp_empty => always42.IN1
tbp_bank_closed[0] => can_deep_pdown.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_deep_pdown.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_self_rfsh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => doing_zqcal.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_refresh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => always36.IN0
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_timer_ready[0] => can_deep_pdown.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe[0][0].DATAIN
row_grant => grant.IN0
col_grant => grant.IN1
afi_ctl_refresh_done[0] <= afi_ctl_refresh_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_seq_busy[0] => afi_seq_busy_r[0].DATAIN
afi_ctl_long_idle[0] <= <GND>
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => ShiftLeft0.IN33
cfg_enable_dqs_tracking => always36.IN1
cfg_user_rfsh => refresh_req.OUTPUTSELECT
cfg_user_rfsh => refresh_chip_req[0].OUTPUTSELECT
cfg_type[0] => Equal5.IN2
cfg_type[1] => Equal5.IN0
cfg_type[2] => Equal5.IN1
cfg_tcl[0] => Mux0.IN3
cfg_tcl[1] => Mux0.IN2
cfg_tcl[2] => Mux0.IN1
cfg_tcl[3] => Mux0.IN0
cfg_regdimm_enable => ~NO_FANOUT~
zqcal_req => doing_zqcal.OUTPUTSELECT
zqcal_req => state.DATAA
zqcal_req => state.DATAA
sideband_in_refresh[0] <= sideband_in_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
ctl_clk => rdwr_monitor_per_chip[0].int_write_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].int_read_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_terminate.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_chop.CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[5].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[5].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[5].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[5].CLK
ctl_clk => effective_wr_to_rd_diff_chip[0].CLK
ctl_clk => effective_wr_to_rd_diff_chip[1].CLK
ctl_clk => effective_wr_to_rd_diff_chip[2].CLK
ctl_clk => effective_wr_to_rd_diff_chip[3].CLK
ctl_clk => effective_wr_to_rd_diff_chip[4].CLK
ctl_clk => effective_wr_to_rd_diff_chip[5].CLK
ctl_clk => effective_wr_to_rd[0].CLK
ctl_clk => effective_wr_to_rd[1].CLK
ctl_clk => effective_wr_to_rd[2].CLK
ctl_clk => effective_wr_to_rd[3].CLK
ctl_clk => effective_wr_to_rd[4].CLK
ctl_clk => effective_wr_to_rd[5].CLK
ctl_clk => effective_rd_to_wr_diff_chip[0].CLK
ctl_clk => effective_rd_to_wr_diff_chip[1].CLK
ctl_clk => effective_rd_to_wr_diff_chip[2].CLK
ctl_clk => effective_rd_to_wr_diff_chip[3].CLK
ctl_clk => effective_rd_to_wr_diff_chip[4].CLK
ctl_clk => effective_rd_to_wr_diff_chip[5].CLK
ctl_clk => effective_rd_to_wr[0].CLK
ctl_clk => effective_rd_to_wr[1].CLK
ctl_clk => effective_rd_to_wr[2].CLK
ctl_clk => effective_rd_to_wr[3].CLK
ctl_clk => effective_rd_to_wr[4].CLK
ctl_clk => effective_rd_to_wr[5].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => max_local_burst_size[3].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[3].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[4].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[5].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[63].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[62].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[61].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[60].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[59].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[58].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[57].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[56].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[55].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[54].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[53].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[52].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[51].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[50].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[49].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[48].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[47].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[46].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[45].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[44].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[43].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[42].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[41].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[40].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[39].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[38].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[37].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[36].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[35].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[34].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[33].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[32].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[31].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[30].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[29].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[28].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[27].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[26].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[25].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[24].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[23].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[22].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[21].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[20].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[19].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[18].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[17].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[16].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[15].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[14].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[13].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[12].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[11].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[10].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[9].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[8].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[7].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[6].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[5].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[4].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[0].CLK
ctl_clk => sel_act_tfaw_shift_out_point[1].CLK
ctl_clk => sel_act_tfaw_shift_out_point[2].CLK
ctl_clk => sel_act_tfaw_shift_out_point[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[4].CLK
ctl_clk => sel_act_tfaw_shift_out_point[5].CLK
ctl_clk => more_than_3_wr_to_rd_bc.CLK
ctl_clk => more_than_3_rd_to_wr_bc.CLK
ctl_clk => more_than_3_wr_to_rd.CLK
ctl_clk => more_than_3_wr_to_wr.CLK
ctl_clk => more_than_3_rd_to_wr.CLK
ctl_clk => more_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_rd.CLK
ctl_clk => less_than_4_wr_to_wr.CLK
ctl_clk => less_than_4_rd_to_wr.CLK
ctl_clk => less_than_4_rd_to_rd.CLK
ctl_clk => less_than_3_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_rd_bc.CLK
ctl_clk => less_than_3_rd_to_wr_bc.CLK
ctl_clk => less_than_3_wr_to_rd.CLK
ctl_clk => less_than_3_wr_to_wr.CLK
ctl_clk => less_than_3_rd_to_wr.CLK
ctl_clk => less_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_four_act_to_act.CLK
ctl_clk => less_than_2_act_to_act_diff_bank.CLK
ctl_clk => int_can_write[3].CLK
ctl_clk => int_can_read[3].CLK
ctl_clk => int_can_precharge[3].CLK
ctl_clk => int_can_activate[3].CLK
ctl_clk => int_can_write[2].CLK
ctl_clk => int_can_read[2].CLK
ctl_clk => int_can_precharge[2].CLK
ctl_clk => int_can_activate[2].CLK
ctl_clk => int_can_write[1].CLK
ctl_clk => int_can_read[1].CLK
ctl_clk => int_can_precharge[1].CLK
ctl_clk => int_can_activate[1].CLK
ctl_clk => int_can_write[0].CLK
ctl_clk => int_can_read[0].CLK
ctl_clk => int_can_precharge[0].CLK
ctl_clk => int_can_activate[0].CLK
ctl_reset_n => int_can_activate[3].ACLR
ctl_reset_n => int_can_activate[2].ACLR
ctl_reset_n => int_can_activate[1].ACLR
ctl_reset_n => int_can_activate[0].ACLR
ctl_reset_n => int_can_precharge[3].ACLR
ctl_reset_n => int_can_precharge[2].ACLR
ctl_reset_n => int_can_precharge[1].ACLR
ctl_reset_n => int_can_precharge[0].ACLR
ctl_reset_n => int_can_read[0].ACLR
ctl_reset_n => int_can_write[0].ACLR
ctl_reset_n => int_can_read[1].ACLR
ctl_reset_n => int_can_write[1].ACLR
ctl_reset_n => int_can_read[2].ACLR
ctl_reset_n => int_can_write[2].ACLR
ctl_reset_n => int_can_read[3].ACLR
ctl_reset_n => int_can_write[3].ACLR
ctl_reset_n => less_than_2_act_to_act_diff_bank.ACLR
ctl_reset_n => less_than_4_four_act_to_act.ACLR
ctl_reset_n => less_than_3_rd_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => less_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => less_than_3_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_3_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_rd_diff_chip.ACLR
ctl_reset_n => more_than_3_rd_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => more_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[0].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[1].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[2].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[3].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[4].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[5].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[5].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[6].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[7].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[8].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[9].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[10].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[11].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[12].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[13].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[14].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[15].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[16].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[17].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[18].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[19].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[20].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[21].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[22].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[23].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[24].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[25].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[26].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[27].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[28].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[29].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[30].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[31].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[32].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[33].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[34].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[35].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[36].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[37].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[38].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[39].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[40].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[41].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[42].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[43].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[44].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[45].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[46].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[47].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[48].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[49].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[50].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[51].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[52].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[53].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[54].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[55].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[56].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[57].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[58].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[59].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[60].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[61].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[62].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[63].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[5].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => max_local_burst_size[3].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[5].ACLR
ctl_reset_n => effective_wr_to_rd[0].ACLR
ctl_reset_n => effective_wr_to_rd[1].ACLR
ctl_reset_n => effective_wr_to_rd[2].ACLR
ctl_reset_n => effective_wr_to_rd[3].ACLR
ctl_reset_n => effective_wr_to_rd[4].ACLR
ctl_reset_n => effective_wr_to_rd[5].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[0].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[1].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[2].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[3].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[4].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[5].ACLR
ctl_reset_n => effective_rd_to_wr[0].ACLR
ctl_reset_n => effective_rd_to_wr[1].ACLR
ctl_reset_n => effective_rd_to_wr[2].ACLR
ctl_reset_n => effective_rd_to_wr[3].ACLR
ctl_reset_n => effective_rd_to_wr[4].ACLR
ctl_reset_n => effective_rd_to_wr[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_chop.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_terminate.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_write_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_read_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => max_local_burst_size[0].DATAIN
cfg_burst_length[2] => max_local_burst_size[1].DATAIN
cfg_burst_length[3] => max_local_burst_size[2].DATAIN
cfg_burst_length[4] => max_local_burst_size[3].DATAIN
t_param_four_act_to_act[0] => LessThan1.IN12
t_param_four_act_to_act[0] => Add1.IN64
t_param_four_act_to_act[1] => LessThan1.IN11
t_param_four_act_to_act[1] => Add0.IN10
t_param_four_act_to_act[2] => LessThan1.IN10
t_param_four_act_to_act[2] => Add0.IN9
t_param_four_act_to_act[3] => LessThan1.IN9
t_param_four_act_to_act[3] => Add0.IN8
t_param_four_act_to_act[4] => LessThan1.IN8
t_param_four_act_to_act[4] => Add0.IN7
t_param_four_act_to_act[5] => LessThan1.IN7
t_param_four_act_to_act[5] => Add0.IN6
t_param_act_to_act_diff_bank[0] => LessThan0.IN12
t_param_act_to_act_diff_bank[0] => LessThan27.IN6
t_param_act_to_act_diff_bank[1] => LessThan0.IN11
t_param_act_to_act_diff_bank[1] => LessThan27.IN5
t_param_act_to_act_diff_bank[2] => LessThan0.IN10
t_param_act_to_act_diff_bank[2] => LessThan27.IN4
t_param_act_to_act_diff_bank[3] => LessThan0.IN9
t_param_act_to_act_diff_bank[3] => LessThan27.IN3
t_param_act_to_act_diff_bank[4] => LessThan0.IN8
t_param_act_to_act_diff_bank[4] => LessThan27.IN2
t_param_act_to_act_diff_bank[5] => LessThan0.IN7
t_param_act_to_act_diff_bank[5] => LessThan27.IN1
t_param_wr_to_wr[0] => LessThan4.IN12
t_param_wr_to_wr[0] => LessThan14.IN12
t_param_wr_to_wr[0] => LessThan22.IN12
t_param_wr_to_wr[0] => Add18.IN12
t_param_wr_to_wr[1] => LessThan4.IN11
t_param_wr_to_wr[1] => LessThan14.IN11
t_param_wr_to_wr[1] => LessThan22.IN11
t_param_wr_to_wr[1] => Add18.IN11
t_param_wr_to_wr[2] => LessThan4.IN10
t_param_wr_to_wr[2] => LessThan14.IN10
t_param_wr_to_wr[2] => LessThan22.IN10
t_param_wr_to_wr[2] => Add18.IN10
t_param_wr_to_wr[3] => LessThan4.IN9
t_param_wr_to_wr[3] => LessThan14.IN9
t_param_wr_to_wr[3] => LessThan22.IN9
t_param_wr_to_wr[3] => Add18.IN9
t_param_wr_to_wr[4] => LessThan4.IN8
t_param_wr_to_wr[4] => LessThan14.IN8
t_param_wr_to_wr[4] => LessThan22.IN8
t_param_wr_to_wr[4] => Add18.IN8
t_param_wr_to_wr[5] => LessThan4.IN7
t_param_wr_to_wr[5] => LessThan14.IN7
t_param_wr_to_wr[5] => LessThan22.IN7
t_param_wr_to_wr[5] => Add18.IN7
t_param_wr_to_wr_diff_chip[0] => LessThan10.IN8
t_param_wr_to_wr_diff_chip[0] => LessThan18.IN8
t_param_wr_to_wr_diff_chip[0] => Add20.IN8
t_param_wr_to_wr_diff_chip[1] => LessThan10.IN7
t_param_wr_to_wr_diff_chip[1] => LessThan18.IN7
t_param_wr_to_wr_diff_chip[1] => Add20.IN7
t_param_wr_to_wr_diff_chip[2] => LessThan10.IN6
t_param_wr_to_wr_diff_chip[2] => LessThan18.IN6
t_param_wr_to_wr_diff_chip[2] => Add20.IN6
t_param_wr_to_wr_diff_chip[3] => LessThan10.IN5
t_param_wr_to_wr_diff_chip[3] => LessThan18.IN5
t_param_wr_to_wr_diff_chip[3] => Add20.IN5
t_param_wr_to_rd[0] => LessThan5.IN12
t_param_wr_to_rd[0] => LessThan15.IN12
t_param_wr_to_rd[0] => LessThan23.IN12
t_param_wr_to_rd[0] => LessThan30.IN12
t_param_wr_to_rd[0] => Add8.IN12
t_param_wr_to_rd[0] => Add19.IN12
t_param_wr_to_rd[1] => LessThan5.IN11
t_param_wr_to_rd[1] => LessThan15.IN11
t_param_wr_to_rd[1] => LessThan23.IN11
t_param_wr_to_rd[1] => LessThan30.IN11
t_param_wr_to_rd[1] => Add8.IN11
t_param_wr_to_rd[1] => Add19.IN11
t_param_wr_to_rd[2] => LessThan5.IN10
t_param_wr_to_rd[2] => LessThan15.IN10
t_param_wr_to_rd[2] => LessThan23.IN10
t_param_wr_to_rd[2] => LessThan30.IN10
t_param_wr_to_rd[2] => Add8.IN10
t_param_wr_to_rd[2] => Add19.IN10
t_param_wr_to_rd[3] => LessThan5.IN9
t_param_wr_to_rd[3] => LessThan15.IN9
t_param_wr_to_rd[3] => LessThan23.IN9
t_param_wr_to_rd[3] => LessThan30.IN9
t_param_wr_to_rd[3] => Add8.IN9
t_param_wr_to_rd[3] => Add19.IN9
t_param_wr_to_rd[4] => LessThan5.IN8
t_param_wr_to_rd[4] => LessThan15.IN8
t_param_wr_to_rd[4] => LessThan23.IN8
t_param_wr_to_rd[4] => LessThan30.IN8
t_param_wr_to_rd[4] => Add8.IN8
t_param_wr_to_rd[4] => Add19.IN8
t_param_wr_to_rd[5] => LessThan5.IN7
t_param_wr_to_rd[5] => LessThan15.IN7
t_param_wr_to_rd[5] => LessThan23.IN7
t_param_wr_to_rd[5] => LessThan30.IN7
t_param_wr_to_rd[5] => Add8.IN7
t_param_wr_to_rd[5] => Add19.IN7
t_param_wr_to_rd_bc[0] => LessThan7.IN12
t_param_wr_to_rd_bc[0] => LessThan25.IN12
t_param_wr_to_rd_bc[0] => effective_wr_to_rd_combi[0].DATAB
t_param_wr_to_rd_bc[1] => LessThan7.IN11
t_param_wr_to_rd_bc[1] => LessThan25.IN11
t_param_wr_to_rd_bc[1] => effective_wr_to_rd_combi[1].DATAB
t_param_wr_to_rd_bc[2] => LessThan7.IN10
t_param_wr_to_rd_bc[2] => LessThan25.IN10
t_param_wr_to_rd_bc[2] => effective_wr_to_rd_combi[2].DATAB
t_param_wr_to_rd_bc[3] => LessThan7.IN9
t_param_wr_to_rd_bc[3] => LessThan25.IN9
t_param_wr_to_rd_bc[3] => effective_wr_to_rd_combi[3].DATAB
t_param_wr_to_rd_bc[4] => LessThan7.IN8
t_param_wr_to_rd_bc[4] => LessThan25.IN8
t_param_wr_to_rd_bc[4] => effective_wr_to_rd_combi[4].DATAB
t_param_wr_to_rd_bc[5] => LessThan7.IN7
t_param_wr_to_rd_bc[5] => LessThan25.IN7
t_param_wr_to_rd_bc[5] => effective_wr_to_rd_combi[5].DATAB
t_param_wr_to_rd_diff_chip[0] => LessThan11.IN12
t_param_wr_to_rd_diff_chip[0] => LessThan19.IN12
t_param_wr_to_rd_diff_chip[0] => LessThan31.IN12
t_param_wr_to_rd_diff_chip[0] => Add9.IN12
t_param_wr_to_rd_diff_chip[0] => effective_wr_to_rd_diff_chip_combi[0].DATAB
t_param_wr_to_rd_diff_chip[0] => Add21.IN12
t_param_wr_to_rd_diff_chip[1] => LessThan11.IN11
t_param_wr_to_rd_diff_chip[1] => LessThan19.IN11
t_param_wr_to_rd_diff_chip[1] => LessThan31.IN11
t_param_wr_to_rd_diff_chip[1] => Add9.IN11
t_param_wr_to_rd_diff_chip[1] => effective_wr_to_rd_diff_chip_combi[1].DATAB
t_param_wr_to_rd_diff_chip[1] => Add21.IN11
t_param_wr_to_rd_diff_chip[2] => LessThan11.IN10
t_param_wr_to_rd_diff_chip[2] => LessThan19.IN10
t_param_wr_to_rd_diff_chip[2] => LessThan31.IN10
t_param_wr_to_rd_diff_chip[2] => Add9.IN10
t_param_wr_to_rd_diff_chip[2] => effective_wr_to_rd_diff_chip_combi[2].DATAB
t_param_wr_to_rd_diff_chip[2] => Add21.IN10
t_param_wr_to_rd_diff_chip[3] => LessThan11.IN9
t_param_wr_to_rd_diff_chip[3] => LessThan19.IN9
t_param_wr_to_rd_diff_chip[3] => LessThan31.IN9
t_param_wr_to_rd_diff_chip[3] => Add9.IN9
t_param_wr_to_rd_diff_chip[3] => effective_wr_to_rd_diff_chip_combi[3].DATAB
t_param_wr_to_rd_diff_chip[3] => Add21.IN9
t_param_wr_to_rd_diff_chip[4] => LessThan11.IN8
t_param_wr_to_rd_diff_chip[4] => LessThan19.IN8
t_param_wr_to_rd_diff_chip[4] => LessThan31.IN8
t_param_wr_to_rd_diff_chip[4] => Add9.IN8
t_param_wr_to_rd_diff_chip[4] => effective_wr_to_rd_diff_chip_combi[4].DATAB
t_param_wr_to_rd_diff_chip[4] => Add21.IN8
t_param_wr_to_rd_diff_chip[5] => LessThan11.IN7
t_param_wr_to_rd_diff_chip[5] => LessThan19.IN7
t_param_wr_to_rd_diff_chip[5] => LessThan31.IN7
t_param_wr_to_rd_diff_chip[5] => Add9.IN7
t_param_wr_to_rd_diff_chip[5] => effective_wr_to_rd_diff_chip_combi[5].DATAB
t_param_wr_to_rd_diff_chip[5] => Add21.IN7
t_param_rd_to_rd[0] => LessThan2.IN12
t_param_rd_to_rd[0] => LessThan12.IN12
t_param_rd_to_rd[0] => LessThan20.IN12
t_param_rd_to_rd[0] => Add14.IN12
t_param_rd_to_rd[1] => LessThan2.IN11
t_param_rd_to_rd[1] => LessThan12.IN11
t_param_rd_to_rd[1] => LessThan20.IN11
t_param_rd_to_rd[1] => Add14.IN11
t_param_rd_to_rd[2] => LessThan2.IN10
t_param_rd_to_rd[2] => LessThan12.IN10
t_param_rd_to_rd[2] => LessThan20.IN10
t_param_rd_to_rd[2] => Add14.IN10
t_param_rd_to_rd[3] => LessThan2.IN9
t_param_rd_to_rd[3] => LessThan12.IN9
t_param_rd_to_rd[3] => LessThan20.IN9
t_param_rd_to_rd[3] => Add14.IN9
t_param_rd_to_rd[4] => LessThan2.IN8
t_param_rd_to_rd[4] => LessThan12.IN8
t_param_rd_to_rd[4] => LessThan20.IN8
t_param_rd_to_rd[4] => Add14.IN8
t_param_rd_to_rd[5] => LessThan2.IN7
t_param_rd_to_rd[5] => LessThan12.IN7
t_param_rd_to_rd[5] => LessThan20.IN7
t_param_rd_to_rd[5] => Add14.IN7
t_param_rd_to_rd_diff_chip[0] => LessThan8.IN8
t_param_rd_to_rd_diff_chip[0] => LessThan16.IN8
t_param_rd_to_rd_diff_chip[0] => Add16.IN8
t_param_rd_to_rd_diff_chip[1] => LessThan8.IN7
t_param_rd_to_rd_diff_chip[1] => LessThan16.IN7
t_param_rd_to_rd_diff_chip[1] => Add16.IN7
t_param_rd_to_rd_diff_chip[2] => LessThan8.IN6
t_param_rd_to_rd_diff_chip[2] => LessThan16.IN6
t_param_rd_to_rd_diff_chip[2] => Add16.IN6
t_param_rd_to_rd_diff_chip[3] => LessThan8.IN5
t_param_rd_to_rd_diff_chip[3] => LessThan16.IN5
t_param_rd_to_rd_diff_chip[3] => Add16.IN5
t_param_rd_to_wr[0] => LessThan3.IN12
t_param_rd_to_wr[0] => LessThan13.IN12
t_param_rd_to_wr[0] => LessThan21.IN12
t_param_rd_to_wr[0] => LessThan28.IN12
t_param_rd_to_wr[0] => Add6.IN12
t_param_rd_to_wr[0] => Add15.IN12
t_param_rd_to_wr[1] => LessThan3.IN11
t_param_rd_to_wr[1] => LessThan13.IN11
t_param_rd_to_wr[1] => LessThan21.IN11
t_param_rd_to_wr[1] => LessThan28.IN11
t_param_rd_to_wr[1] => Add6.IN11
t_param_rd_to_wr[1] => Add15.IN11
t_param_rd_to_wr[2] => LessThan3.IN10
t_param_rd_to_wr[2] => LessThan13.IN10
t_param_rd_to_wr[2] => LessThan21.IN10
t_param_rd_to_wr[2] => LessThan28.IN10
t_param_rd_to_wr[2] => Add6.IN10
t_param_rd_to_wr[2] => Add15.IN10
t_param_rd_to_wr[3] => LessThan3.IN9
t_param_rd_to_wr[3] => LessThan13.IN9
t_param_rd_to_wr[3] => LessThan21.IN9
t_param_rd_to_wr[3] => LessThan28.IN9
t_param_rd_to_wr[3] => Add6.IN9
t_param_rd_to_wr[3] => Add15.IN9
t_param_rd_to_wr[4] => LessThan3.IN8
t_param_rd_to_wr[4] => LessThan13.IN8
t_param_rd_to_wr[4] => LessThan21.IN8
t_param_rd_to_wr[4] => LessThan28.IN8
t_param_rd_to_wr[4] => Add6.IN8
t_param_rd_to_wr[4] => Add15.IN8
t_param_rd_to_wr[5] => LessThan3.IN7
t_param_rd_to_wr[5] => LessThan13.IN7
t_param_rd_to_wr[5] => LessThan21.IN7
t_param_rd_to_wr[5] => LessThan28.IN7
t_param_rd_to_wr[5] => Add6.IN7
t_param_rd_to_wr[5] => Add15.IN7
t_param_rd_to_wr_bc[0] => LessThan6.IN12
t_param_rd_to_wr_bc[0] => LessThan24.IN12
t_param_rd_to_wr_bc[0] => effective_rd_to_wr_combi[0].DATAB
t_param_rd_to_wr_bc[1] => LessThan6.IN11
t_param_rd_to_wr_bc[1] => LessThan24.IN11
t_param_rd_to_wr_bc[1] => effective_rd_to_wr_combi[1].DATAB
t_param_rd_to_wr_bc[2] => LessThan6.IN10
t_param_rd_to_wr_bc[2] => LessThan24.IN10
t_param_rd_to_wr_bc[2] => effective_rd_to_wr_combi[2].DATAB
t_param_rd_to_wr_bc[3] => LessThan6.IN9
t_param_rd_to_wr_bc[3] => LessThan24.IN9
t_param_rd_to_wr_bc[3] => effective_rd_to_wr_combi[3].DATAB
t_param_rd_to_wr_bc[4] => LessThan6.IN8
t_param_rd_to_wr_bc[4] => LessThan24.IN8
t_param_rd_to_wr_bc[4] => effective_rd_to_wr_combi[4].DATAB
t_param_rd_to_wr_bc[5] => LessThan6.IN7
t_param_rd_to_wr_bc[5] => LessThan24.IN7
t_param_rd_to_wr_bc[5] => effective_rd_to_wr_combi[5].DATAB
t_param_rd_to_wr_diff_chip[0] => LessThan9.IN12
t_param_rd_to_wr_diff_chip[0] => LessThan17.IN12
t_param_rd_to_wr_diff_chip[0] => LessThan29.IN12
t_param_rd_to_wr_diff_chip[0] => Add7.IN12
t_param_rd_to_wr_diff_chip[0] => effective_rd_to_wr_diff_chip_combi[0].DATAB
t_param_rd_to_wr_diff_chip[0] => Add17.IN12
t_param_rd_to_wr_diff_chip[1] => LessThan9.IN11
t_param_rd_to_wr_diff_chip[1] => LessThan17.IN11
t_param_rd_to_wr_diff_chip[1] => LessThan29.IN11
t_param_rd_to_wr_diff_chip[1] => Add7.IN11
t_param_rd_to_wr_diff_chip[1] => effective_rd_to_wr_diff_chip_combi[1].DATAB
t_param_rd_to_wr_diff_chip[1] => Add17.IN11
t_param_rd_to_wr_diff_chip[2] => LessThan9.IN10
t_param_rd_to_wr_diff_chip[2] => LessThan17.IN10
t_param_rd_to_wr_diff_chip[2] => LessThan29.IN10
t_param_rd_to_wr_diff_chip[2] => Add7.IN10
t_param_rd_to_wr_diff_chip[2] => effective_rd_to_wr_diff_chip_combi[2].DATAB
t_param_rd_to_wr_diff_chip[2] => Add17.IN10
t_param_rd_to_wr_diff_chip[3] => LessThan9.IN9
t_param_rd_to_wr_diff_chip[3] => LessThan17.IN9
t_param_rd_to_wr_diff_chip[3] => LessThan29.IN9
t_param_rd_to_wr_diff_chip[3] => Add7.IN9
t_param_rd_to_wr_diff_chip[3] => effective_rd_to_wr_diff_chip_combi[3].DATAB
t_param_rd_to_wr_diff_chip[3] => Add17.IN9
t_param_rd_to_wr_diff_chip[4] => LessThan9.IN8
t_param_rd_to_wr_diff_chip[4] => LessThan17.IN8
t_param_rd_to_wr_diff_chip[4] => LessThan29.IN8
t_param_rd_to_wr_diff_chip[4] => Add7.IN8
t_param_rd_to_wr_diff_chip[4] => effective_rd_to_wr_diff_chip_combi[4].DATAB
t_param_rd_to_wr_diff_chip[4] => Add17.IN8
t_param_rd_to_wr_diff_chip[5] => LessThan9.IN7
t_param_rd_to_wr_diff_chip[5] => LessThan17.IN7
t_param_rd_to_wr_diff_chip[5] => LessThan29.IN7
t_param_rd_to_wr_diff_chip[5] => Add7.IN7
t_param_rd_to_wr_diff_chip[5] => effective_rd_to_wr_diff_chip_combi[5].DATAB
t_param_rd_to_wr_diff_chip[5] => Add17.IN7
bg_do_write[0] => WideOr3.IN0
bg_do_write[1] => WideOr3.IN1
bg_do_read[0] => WideOr4.IN0
bg_do_read[1] => WideOr4.IN1
bg_do_burst_chop[0] => WideOr1.IN0
bg_do_burst_chop[1] => WideOr1.IN1
bg_do_burst_terminate[0] => WideOr2.IN0
bg_do_burst_terminate[1] => WideOr2.IN1
bg_do_activate[0] => WideOr0.IN0
bg_do_activate[1] => WideOr0.IN1
bg_do_precharge[0] => ~NO_FANOUT~
bg_do_precharge[1] => ~NO_FANOUT~
bg_to_chip[0] => always164.IN1
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => always178.IN1
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_diff_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_diff_chip.DATAB
bg_effective_size[0] => Add5.IN4
bg_effective_size[1] => Add5.IN3
bg_effective_size[2] => Add5.IN2
bg_effective_size[3] => Add5.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
stall_chip[0] => int_can_read.OUTPUTSELECT
stall_chip[0] => int_can_write.OUTPUTSELECT
stall_chip[0] => int_can_activate.OUTPUTSELECT
stall_chip[0] => int_can_precharge[3].DATAIN
stall_chip[0] => int_can_precharge[2].DATAIN
stall_chip[0] => int_can_precharge[1].DATAIN
stall_chip[0] => int_can_precharge[0].DATAIN
can_activate[0] <= int_can_activate[0].DB_MAX_OUTPUT_PORT_TYPE
can_activate[1] <= int_can_activate[1].DB_MAX_OUTPUT_PORT_TYPE
can_activate[2] <= int_can_activate[2].DB_MAX_OUTPUT_PORT_TYPE
can_activate[3] <= int_can_activate[3].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[0] <= int_can_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[1] <= int_can_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[2] <= int_can_precharge[2].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[3] <= int_can_precharge[3].DB_MAX_OUTPUT_PORT_TYPE
can_read[0] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[1] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[2] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[3] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_write[0] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[1] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[2] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[3] <= can_write.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst
ctl_clk => t_param_srf_to_zq_cal_temp1[0].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[1].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[2].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[3].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[4].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[5].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[6].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[7].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[8].CLK
ctl_clk => temp_wr_to_rd_diff_chip[0].CLK
ctl_clk => temp_wr_to_rd_diff_chip[1].CLK
ctl_clk => temp_wr_to_rd_diff_chip[2].CLK
ctl_clk => temp_wr_to_rd_diff_chip[3].CLK
ctl_clk => temp_wr_to_rd_diff_chip[4].CLK
ctl_clk => temp_wr_to_rd_diff_chip[5].CLK
ctl_clk => t_param_srf_to_zq_cal[0]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[1]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[2]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[3]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[4]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[5]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[6]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[7]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[8]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[2]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[3]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[5]~reg0.CLK
ctl_clk => t_param_wr_to_pch[0]~reg0.CLK
ctl_clk => t_param_wr_to_pch[1]~reg0.CLK
ctl_clk => t_param_wr_to_pch[2]~reg0.CLK
ctl_clk => t_param_wr_to_pch[3]~reg0.CLK
ctl_clk => t_param_wr_to_pch[4]~reg0.CLK
ctl_clk => t_param_wr_to_pch[5]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[5]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[5]~reg0.CLK
ctl_clk => t_param_wr_to_rd[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd[5]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[3]~reg0.CLK
ctl_clk => t_param_wr_to_wr[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr[3]~reg0.CLK
ctl_clk => t_param_wr_to_wr[4]~reg0.CLK
ctl_clk => t_param_wr_to_wr[5]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[5]~reg0.CLK
ctl_clk => t_param_rd_to_pch[0]~reg0.CLK
ctl_clk => t_param_rd_to_pch[1]~reg0.CLK
ctl_clk => t_param_rd_to_pch[2]~reg0.CLK
ctl_clk => t_param_rd_to_pch[3]~reg0.CLK
ctl_clk => t_param_rd_to_pch[4]~reg0.CLK
ctl_clk => t_param_rd_to_pch[5]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[5]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[5]~reg0.CLK
ctl_clk => t_param_rd_to_wr[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr[5]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[3]~reg0.CLK
ctl_clk => t_param_rd_to_rd[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd[3]~reg0.CLK
ctl_clk => t_param_rd_to_rd[4]~reg0.CLK
ctl_clk => t_param_rd_to_rd[5]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[0]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[1]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[2]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[3]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[4]~reg0.CLK
ctl_clk => t_param_power_saving_exit[0]~reg0.CLK
ctl_clk => t_param_power_saving_exit[1]~reg0.CLK
ctl_clk => t_param_power_saving_exit[2]~reg0.CLK
ctl_clk => t_param_pdn_period[0]~reg0.CLK
ctl_clk => t_param_pdn_period[1]~reg0.CLK
ctl_clk => t_param_pdn_period[2]~reg0.CLK
ctl_clk => t_param_pdn_period[3]~reg0.CLK
ctl_clk => t_param_pdn_period[4]~reg0.CLK
ctl_clk => t_param_pdn_period[5]~reg0.CLK
ctl_clk => t_param_pdn_period[6]~reg0.CLK
ctl_clk => t_param_pdn_period[7]~reg0.CLK
ctl_clk => t_param_pdn_period[8]~reg0.CLK
ctl_clk => t_param_pdn_period[9]~reg0.CLK
ctl_clk => t_param_pdn_period[10]~reg0.CLK
ctl_clk => t_param_pdn_period[11]~reg0.CLK
ctl_clk => t_param_pdn_period[12]~reg0.CLK
ctl_clk => t_param_pdn_period[13]~reg0.CLK
ctl_clk => t_param_pdn_period[14]~reg0.CLK
ctl_clk => t_param_pdn_period[15]~reg0.CLK
ctl_clk => t_param_pdn_period[16]~reg0.CLK
ctl_clk => t_param_arf_period[0]~reg0.CLK
ctl_clk => t_param_arf_period[1]~reg0.CLK
ctl_clk => t_param_arf_period[2]~reg0.CLK
ctl_clk => t_param_arf_period[3]~reg0.CLK
ctl_clk => t_param_arf_period[4]~reg0.CLK
ctl_clk => t_param_arf_period[5]~reg0.CLK
ctl_clk => t_param_arf_period[6]~reg0.CLK
ctl_clk => t_param_arf_period[7]~reg0.CLK
ctl_clk => t_param_arf_period[8]~reg0.CLK
ctl_clk => t_param_arf_period[9]~reg0.CLK
ctl_clk => t_param_arf_period[10]~reg0.CLK
ctl_clk => t_param_arf_period[11]~reg0.CLK
ctl_clk => t_param_arf_period[12]~reg0.CLK
ctl_clk => t_param_srf_to_valid[0]~reg0.CLK
ctl_clk => t_param_srf_to_valid[1]~reg0.CLK
ctl_clk => t_param_srf_to_valid[2]~reg0.CLK
ctl_clk => t_param_srf_to_valid[3]~reg0.CLK
ctl_clk => t_param_srf_to_valid[4]~reg0.CLK
ctl_clk => t_param_srf_to_valid[5]~reg0.CLK
ctl_clk => t_param_srf_to_valid[6]~reg0.CLK
ctl_clk => t_param_srf_to_valid[7]~reg0.CLK
ctl_clk => t_param_srf_to_valid[8]~reg0.CLK
ctl_clk => t_param_srf_to_valid[9]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[0]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[1]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[2]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[3]~reg0.CLK
ctl_clk => t_param_arf_to_valid[0]~reg0.CLK
ctl_clk => t_param_arf_to_valid[1]~reg0.CLK
ctl_clk => t_param_arf_to_valid[2]~reg0.CLK
ctl_clk => t_param_arf_to_valid[3]~reg0.CLK
ctl_clk => t_param_arf_to_valid[4]~reg0.CLK
ctl_clk => t_param_arf_to_valid[5]~reg0.CLK
ctl_clk => t_param_arf_to_valid[6]~reg0.CLK
ctl_clk => t_param_arf_to_valid[7]~reg0.CLK
ctl_clk => t_param_arf_to_valid[8]~reg0.CLK
ctl_clk => t_param_four_act_to_act[0]~reg0.CLK
ctl_clk => t_param_four_act_to_act[1]~reg0.CLK
ctl_clk => t_param_four_act_to_act[2]~reg0.CLK
ctl_clk => t_param_four_act_to_act[3]~reg0.CLK
ctl_clk => t_param_four_act_to_act[4]~reg0.CLK
ctl_clk => t_param_four_act_to_act[5]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[0]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[1]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[2]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[3]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[4]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[5]~reg0.CLK
ctl_clk => t_param_pch_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_to_valid[2]~reg0.CLK
ctl_clk => t_param_pch_to_valid[3]~reg0.CLK
ctl_clk => t_param_act_to_act[0]~reg0.CLK
ctl_clk => t_param_act_to_act[1]~reg0.CLK
ctl_clk => t_param_act_to_act[2]~reg0.CLK
ctl_clk => t_param_act_to_act[3]~reg0.CLK
ctl_clk => t_param_act_to_act[4]~reg0.CLK
ctl_clk => t_param_act_to_act[5]~reg0.CLK
ctl_clk => t_param_act_to_pch[0]~reg0.CLK
ctl_clk => t_param_act_to_pch[1]~reg0.CLK
ctl_clk => t_param_act_to_pch[2]~reg0.CLK
ctl_clk => t_param_act_to_pch[3]~reg0.CLK
ctl_clk => t_param_act_to_pch[4]~reg0.CLK
ctl_clk => t_param_act_to_pch[5]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[0]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[1]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[2]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[3]~reg0.CLK
ctl_reset_n => temp_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[5].ACLR
ctl_reset_n => t_param_srf_to_zq_cal[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[8]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[5]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[5]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[0]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[1]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[2]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[3]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[4]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[0]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[1]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[3]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[4]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[5]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[6]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[7]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[8]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[9]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[10]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[11]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[12]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[13]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[14]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[15]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[16]~reg0.ACLR
ctl_reset_n => t_param_arf_period[0]~reg0.ACLR
ctl_reset_n => t_param_arf_period[1]~reg0.ACLR
ctl_reset_n => t_param_arf_period[2]~reg0.ACLR
ctl_reset_n => t_param_arf_period[3]~reg0.ACLR
ctl_reset_n => t_param_arf_period[4]~reg0.ACLR
ctl_reset_n => t_param_arf_period[5]~reg0.ACLR
ctl_reset_n => t_param_arf_period[6]~reg0.ACLR
ctl_reset_n => t_param_arf_period[7]~reg0.ACLR
ctl_reset_n => t_param_arf_period[8]~reg0.ACLR
ctl_reset_n => t_param_arf_period[9]~reg0.ACLR
ctl_reset_n => t_param_arf_period[10]~reg0.ACLR
ctl_reset_n => t_param_arf_period[11]~reg0.ACLR
ctl_reset_n => t_param_arf_period[12]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[8]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[9]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[8]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[5]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[5]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[5]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[5]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[0].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[8].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[7].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[6].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[5].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[4].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[3].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[2].ENA
ctl_reset_n => t_param_srf_to_zq_cal_temp1[1].ENA
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => Add13.IN6
cfg_burst_length[1] => Add21.IN64
cfg_burst_length[1] => Add27.IN64
cfg_burst_length[1] => Add30.IN64
cfg_burst_length[1] => Add35.IN4
cfg_burst_length[1] => Add36.IN64
cfg_burst_length[1] => Add42.IN64
cfg_burst_length[1] => Add49.IN4
cfg_burst_length[1] => Add61.IN4
cfg_burst_length[1] => Add63.IN6
cfg_burst_length[1] => Add64.IN4
cfg_burst_length[1] => Add65.IN4
cfg_burst_length[1] => Add70.IN8
cfg_burst_length[1] => Add80.IN6
cfg_burst_length[1] => Add82.IN64
cfg_burst_length[1] => Add85.IN64
cfg_burst_length[1] => Add88.IN4
cfg_burst_length[1] => Add96.IN6
cfg_burst_length[1] => Add97.IN4
cfg_burst_length[1] => Add101.IN6
cfg_burst_length[1] => Add104.IN10
cfg_burst_length[1] => Add67.IN0
cfg_burst_length[2] => Add21.IN63
cfg_burst_length[2] => Add27.IN63
cfg_burst_length[2] => Add30.IN63
cfg_burst_length[2] => Add35.IN3
cfg_burst_length[2] => Add36.IN63
cfg_burst_length[2] => Add39.IN64
cfg_burst_length[2] => Add42.IN63
cfg_burst_length[2] => Add49.IN3
cfg_burst_length[2] => Add61.IN3
cfg_burst_length[2] => Add64.IN3
cfg_burst_length[2] => Add65.IN3
cfg_burst_length[2] => Add70.IN7
cfg_burst_length[2] => Add79.IN6
cfg_burst_length[2] => Add82.IN63
cfg_burst_length[2] => Add85.IN63
cfg_burst_length[2] => Add88.IN3
cfg_burst_length[2] => Add97.IN3
cfg_burst_length[2] => Add101.IN5
cfg_burst_length[2] => Add104.IN9
cfg_burst_length[2] => Add67.IN4
cfg_burst_length[3] => Add21.IN62
cfg_burst_length[3] => Add27.IN62
cfg_burst_length[3] => Add30.IN62
cfg_burst_length[3] => Add35.IN2
cfg_burst_length[3] => Add36.IN62
cfg_burst_length[3] => Add39.IN63
cfg_burst_length[3] => Add42.IN62
cfg_burst_length[3] => Add49.IN2
cfg_burst_length[3] => Add61.IN2
cfg_burst_length[3] => Add64.IN2
cfg_burst_length[3] => Add65.IN2
cfg_burst_length[3] => Add70.IN6
cfg_burst_length[3] => Add79.IN5
cfg_burst_length[3] => Add82.IN62
cfg_burst_length[3] => Add85.IN62
cfg_burst_length[3] => Add88.IN2
cfg_burst_length[3] => Add97.IN2
cfg_burst_length[3] => Add101.IN4
cfg_burst_length[3] => Add104.IN8
cfg_burst_length[3] => Add67.IN3
cfg_burst_length[4] => Add21.IN61
cfg_burst_length[4] => Add27.IN61
cfg_burst_length[4] => Add30.IN61
cfg_burst_length[4] => Add35.IN1
cfg_burst_length[4] => Add36.IN61
cfg_burst_length[4] => Add39.IN62
cfg_burst_length[4] => Add42.IN61
cfg_burst_length[4] => Add49.IN1
cfg_burst_length[4] => Add61.IN1
cfg_burst_length[4] => Add64.IN1
cfg_burst_length[4] => Add65.IN1
cfg_burst_length[4] => Add70.IN5
cfg_burst_length[4] => Add79.IN4
cfg_burst_length[4] => Add82.IN61
cfg_burst_length[4] => Add85.IN61
cfg_burst_length[4] => Add88.IN1
cfg_burst_length[4] => Add97.IN1
cfg_burst_length[4] => Add101.IN3
cfg_burst_length[4] => Add104.IN7
cfg_burst_length[4] => Add67.IN2
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN0
cfg_type[0] => Equal2.IN2
cfg_type[0] => Equal3.IN1
cfg_type[0] => Equal4.IN2
cfg_type[1] => Equal0.IN1
cfg_type[1] => Equal1.IN2
cfg_type[1] => Equal2.IN0
cfg_type[1] => Equal3.IN0
cfg_type[1] => Equal4.IN1
cfg_type[2] => Equal0.IN0
cfg_type[2] => Equal1.IN1
cfg_type[2] => Equal2.IN1
cfg_type[2] => Equal3.IN2
cfg_type[2] => Equal4.IN0
cfg_cas_wr_lat[0] => Add77.IN10
cfg_cas_wr_lat[0] => Add97.IN8
cfg_cas_wr_lat[0] => Add103.IN4
cfg_cas_wr_lat[0] => Add81.IN4
cfg_cas_wr_lat[1] => Add76.IN6
cfg_cas_wr_lat[1] => Add97.IN7
cfg_cas_wr_lat[1] => Add103.IN3
cfg_cas_wr_lat[1] => Add81.IN3
cfg_cas_wr_lat[2] => Add76.IN5
cfg_cas_wr_lat[2] => Add97.IN6
cfg_cas_wr_lat[2] => Add103.IN2
cfg_cas_wr_lat[2] => Add81.IN2
cfg_cas_wr_lat[3] => Add76.IN4
cfg_cas_wr_lat[3] => Add97.IN5
cfg_cas_wr_lat[3] => Add103.IN1
cfg_cas_wr_lat[3] => Add81.IN1
cfg_add_lat[0] => LessThan0.IN64
cfg_add_lat[0] => Add25.IN4
cfg_add_lat[0] => Add45.IN8
cfg_add_lat[0] => Add88.IN8
cfg_add_lat[0] => Add103.IN8
cfg_add_lat[0] => Add1.IN4
cfg_add_lat[1] => LessThan0.IN63
cfg_add_lat[1] => Add25.IN3
cfg_add_lat[1] => Add45.IN7
cfg_add_lat[1] => Add88.IN7
cfg_add_lat[1] => Add103.IN7
cfg_add_lat[1] => Add1.IN3
cfg_add_lat[2] => LessThan0.IN62
cfg_add_lat[2] => Add25.IN2
cfg_add_lat[2] => Add45.IN6
cfg_add_lat[2] => Add88.IN6
cfg_add_lat[2] => Add103.IN6
cfg_add_lat[2] => Add1.IN2
cfg_add_lat[3] => LessThan0.IN61
cfg_add_lat[3] => Add25.IN1
cfg_add_lat[3] => Add45.IN5
cfg_add_lat[3] => Add88.IN5
cfg_add_lat[3] => Add103.IN5
cfg_add_lat[3] => Add1.IN1
cfg_tcl[0] => Add20.IN8
cfg_tcl[0] => Add25.IN8
cfg_tcl[0] => Add61.IN8
cfg_tcl[0] => Add81.IN8
cfg_tcl[0] => Add53.IN6
cfg_tcl[0] => Add77.IN5
cfg_tcl[1] => Add20.IN7
cfg_tcl[1] => Add25.IN7
cfg_tcl[1] => Add61.IN7
cfg_tcl[1] => Add81.IN7
cfg_tcl[1] => Add53.IN5
cfg_tcl[1] => Add77.IN4
cfg_tcl[2] => Add20.IN6
cfg_tcl[2] => Add25.IN6
cfg_tcl[2] => Add61.IN6
cfg_tcl[2] => Add81.IN6
cfg_tcl[2] => Add53.IN4
cfg_tcl[2] => Add77.IN3
cfg_tcl[3] => Add20.IN5
cfg_tcl[3] => Add25.IN5
cfg_tcl[3] => Add61.IN5
cfg_tcl[3] => Add81.IN5
cfg_tcl[3] => Add53.IN3
cfg_tcl[3] => Add77.IN2
cfg_trrd[0] => Add6.IN7
cfg_trrd[1] => Add6.IN6
cfg_trrd[2] => Add6.IN5
cfg_trrd[3] => Add6.IN4
cfg_tfaw[0] => Add7.IN11
cfg_tfaw[1] => Add7.IN10
cfg_tfaw[2] => Add7.IN9
cfg_tfaw[3] => Add7.IN8
cfg_tfaw[4] => Add7.IN7
cfg_tfaw[5] => Add7.IN6
cfg_trfc[0] => Add8.IN17
cfg_trfc[1] => Add8.IN16
cfg_trfc[2] => Add8.IN15
cfg_trfc[3] => Add8.IN14
cfg_trfc[4] => Add8.IN13
cfg_trfc[5] => Add8.IN12
cfg_trfc[6] => Add8.IN11
cfg_trfc[7] => Add8.IN10
cfg_trfc[8] => Add8.IN9
cfg_trefi[0] => Add11.IN27
cfg_trefi[1] => Add11.IN26
cfg_trefi[2] => Add11.IN25
cfg_trefi[3] => Add11.IN24
cfg_trefi[4] => Add11.IN23
cfg_trefi[5] => Add11.IN22
cfg_trefi[6] => Add11.IN21
cfg_trefi[7] => Add11.IN20
cfg_trefi[8] => Add11.IN19
cfg_trefi[9] => Add11.IN18
cfg_trefi[10] => Add11.IN17
cfg_trefi[11] => Add11.IN16
cfg_trefi[12] => Add11.IN15
cfg_trefi[13] => Add11.IN14
cfg_trcd[0] => Add0.IN8
cfg_trcd[0] => Add1.IN8
cfg_trcd[1] => Add0.IN7
cfg_trcd[1] => Add1.IN7
cfg_trcd[2] => Add0.IN6
cfg_trcd[2] => Add1.IN6
cfg_trcd[3] => Add0.IN5
cfg_trcd[3] => Add1.IN5
cfg_trp[0] => Add5.IN7
cfg_trp[0] => Add18.IN64
cfg_trp[0] => Add32.IN64
cfg_trp[0] => Add47.IN10
cfg_trp[0] => Add56.IN14
cfg_trp[0] => Add58.IN7
cfg_trp[0] => Add65.IN8
cfg_trp[0] => Add74.IN12
cfg_trp[0] => Add93.IN64
cfg_trp[0] => Add108.IN16
cfg_trp[0] => Add110.IN8
cfg_trp[1] => Add5.IN6
cfg_trp[1] => Add18.IN63
cfg_trp[1] => Add32.IN63
cfg_trp[1] => Add47.IN9
cfg_trp[1] => Add56.IN13
cfg_trp[1] => Add58.IN6
cfg_trp[1] => Add65.IN7
cfg_trp[1] => Add74.IN11
cfg_trp[1] => Add93.IN63
cfg_trp[1] => Add108.IN15
cfg_trp[1] => Add110.IN7
cfg_trp[2] => Add5.IN5
cfg_trp[2] => Add18.IN62
cfg_trp[2] => Add32.IN62
cfg_trp[2] => Add47.IN8
cfg_trp[2] => Add56.IN12
cfg_trp[2] => Add58.IN5
cfg_trp[2] => Add65.IN6
cfg_trp[2] => Add74.IN10
cfg_trp[2] => Add93.IN62
cfg_trp[2] => Add108.IN14
cfg_trp[2] => Add110.IN6
cfg_trp[3] => Add5.IN4
cfg_trp[3] => Add18.IN61
cfg_trp[3] => Add32.IN61
cfg_trp[3] => Add47.IN7
cfg_trp[3] => Add56.IN11
cfg_trp[3] => Add58.IN4
cfg_trp[3] => Add65.IN5
cfg_trp[3] => Add74.IN9
cfg_trp[3] => Add93.IN61
cfg_trp[3] => Add108.IN13
cfg_trp[3] => Add110.IN5
cfg_twr[0] => Add28.IN64
cfg_twr[0] => Add31.IN64
cfg_twr[0] => Add72.IN10
cfg_twr[0] => Add105.IN12
cfg_twr[1] => Add28.IN63
cfg_twr[1] => Add31.IN63
cfg_twr[1] => Add72.IN9
cfg_twr[1] => Add105.IN11
cfg_twr[2] => Add28.IN62
cfg_twr[2] => Add31.IN62
cfg_twr[2] => Add72.IN8
cfg_twr[2] => Add105.IN10
cfg_twr[3] => Add28.IN61
cfg_twr[3] => Add31.IN61
cfg_twr[3] => Add72.IN7
cfg_twr[3] => Add105.IN9
cfg_twr[4] => Add28.IN60
cfg_twr[4] => Add31.IN60
cfg_twr[4] => Add72.IN6
cfg_twr[4] => Add105.IN8
cfg_twtr[0] => Add22.IN64
cfg_twtr[0] => LessThan2.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[0] => Add68.IN10
cfg_twtr[0] => LessThan6.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[1] => Add22.IN63
cfg_twtr[1] => LessThan2.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[1] => Add68.IN9
cfg_twtr[1] => LessThan6.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[2] => Add22.IN62
cfg_twtr[2] => LessThan2.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[2] => Add68.IN8
cfg_twtr[2] => LessThan6.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[3] => Add22.IN61
cfg_twtr[3] => LessThan2.IN5
cfg_twtr[3] => max.DATAB
cfg_twtr[3] => Add68.IN7
cfg_twtr[3] => LessThan6.IN5
cfg_twtr[3] => max.DATAB
cfg_trtp[0] => LessThan1.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[0] => LessThan5.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[1] => LessThan1.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[1] => LessThan5.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[2] => LessThan1.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[2] => LessThan5.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[3] => LessThan1.IN5
cfg_trtp[3] => max.DATAB
cfg_trtp[3] => LessThan5.IN5
cfg_trtp[3] => max.DATAB
cfg_tras[0] => Add3.IN11
cfg_tras[1] => Add3.IN10
cfg_tras[2] => Add3.IN9
cfg_tras[3] => Add3.IN8
cfg_tras[4] => Add3.IN7
cfg_tras[5] => Add3.IN6
cfg_trc[0] => Add4.IN11
cfg_trc[1] => Add4.IN10
cfg_trc[2] => Add4.IN9
cfg_trc[3] => Add4.IN8
cfg_trc[4] => Add4.IN7
cfg_trc[5] => Add4.IN6
cfg_tccd[0] => Add78.IN4
cfg_tccd[0] => Add95.IN4
cfg_tccd[0] => Add89.IN10
cfg_tccd[1] => Add78.IN3
cfg_tccd[1] => Add95.IN3
cfg_tccd[1] => Add89.IN9
cfg_tccd[2] => Add78.IN2
cfg_tccd[2] => Add95.IN2
cfg_tccd[2] => Add89.IN8
cfg_tccd[3] => Add78.IN1
cfg_tccd[3] => Add95.IN1
cfg_tccd[3] => Add89.IN7
cfg_tmrd[0] => ~NO_FANOUT~
cfg_tmrd[1] => ~NO_FANOUT~
cfg_tmrd[2] => ~NO_FANOUT~
cfg_self_rfsh_exit_cycles[0] => Add10.IN19
cfg_self_rfsh_exit_cycles[1] => Add10.IN18
cfg_self_rfsh_exit_cycles[1] => Add59.IN17
cfg_self_rfsh_exit_cycles[2] => Add10.IN17
cfg_self_rfsh_exit_cycles[2] => Add59.IN16
cfg_self_rfsh_exit_cycles[3] => Add10.IN16
cfg_self_rfsh_exit_cycles[3] => Add59.IN15
cfg_self_rfsh_exit_cycles[4] => Add10.IN15
cfg_self_rfsh_exit_cycles[4] => Add59.IN14
cfg_self_rfsh_exit_cycles[5] => Add10.IN14
cfg_self_rfsh_exit_cycles[5] => Add59.IN13
cfg_self_rfsh_exit_cycles[6] => Add10.IN13
cfg_self_rfsh_exit_cycles[6] => Add59.IN12
cfg_self_rfsh_exit_cycles[7] => Add10.IN12
cfg_self_rfsh_exit_cycles[7] => Add59.IN11
cfg_self_rfsh_exit_cycles[8] => Add10.IN11
cfg_self_rfsh_exit_cycles[8] => Add59.IN10
cfg_self_rfsh_exit_cycles[9] => Add10.IN10
cfg_self_rfsh_exit_cycles[9] => Add59.IN9
cfg_pdn_exit_cycles[0] => Add9.IN7
cfg_pdn_exit_cycles[1] => Add9.IN6
cfg_pdn_exit_cycles[2] => Add9.IN5
cfg_pdn_exit_cycles[3] => Add9.IN4
cfg_auto_pd_cycles[0] => Add12.IN31
cfg_auto_pd_cycles[1] => Add12.IN30
cfg_auto_pd_cycles[2] => Add12.IN29
cfg_auto_pd_cycles[3] => Add12.IN28
cfg_auto_pd_cycles[4] => Add12.IN27
cfg_auto_pd_cycles[5] => Add12.IN26
cfg_auto_pd_cycles[6] => Add12.IN25
cfg_auto_pd_cycles[7] => Add12.IN24
cfg_auto_pd_cycles[8] => Add12.IN23
cfg_auto_pd_cycles[9] => Add12.IN22
cfg_auto_pd_cycles[10] => Add12.IN21
cfg_auto_pd_cycles[11] => Add12.IN20
cfg_auto_pd_cycles[12] => Add12.IN19
cfg_auto_pd_cycles[13] => Add12.IN18
cfg_auto_pd_cycles[14] => Add12.IN17
cfg_auto_pd_cycles[15] => Add12.IN16
cfg_power_saving_exit_cycles[0] => t_param_power_saving_exit[0]~reg0.DATAIN
cfg_power_saving_exit_cycles[1] => t_param_power_saving_exit[1]~reg0.DATAIN
cfg_power_saving_exit_cycles[2] => t_param_power_saving_exit[2]~reg0.DATAIN
cfg_power_saving_exit_cycles[3] => ~NO_FANOUT~
cfg_mem_clk_entry_cycles[0] => t_param_mem_clk_entry_cycles[0]~reg0.DATAIN
cfg_mem_clk_entry_cycles[1] => t_param_mem_clk_entry_cycles[1]~reg0.DATAIN
cfg_mem_clk_entry_cycles[2] => t_param_mem_clk_entry_cycles[2]~reg0.DATAIN
cfg_mem_clk_entry_cycles[3] => t_param_mem_clk_entry_cycles[3]~reg0.DATAIN
cfg_mem_clk_entry_cycles[4] => t_param_mem_clk_entry_cycles[4]~reg0.DATAIN
cfg_mem_clk_entry_cycles[5] => ~NO_FANOUT~
cfg_extra_ctl_clk_act_to_rdwr[0] => Add2.IN64
cfg_extra_ctl_clk_act_to_rdwr[0] => t_param_act_to_rdwr.DATAB
cfg_extra_ctl_clk_act_to_pch[0] => Add3.IN12
cfg_extra_ctl_clk_act_to_act[0] => Add4.IN12
cfg_extra_ctl_clk_rd_to_rd[0] => Add35.IN8
cfg_extra_ctl_clk_rd_to_rd[0] => Add78.IN8
cfg_extra_ctl_clk_rd_to_rd[1] => Add35.IN7
cfg_extra_ctl_clk_rd_to_rd[1] => Add78.IN7
cfg_extra_ctl_clk_rd_to_rd[2] => Add35.IN6
cfg_extra_ctl_clk_rd_to_rd[2] => Add78.IN6
cfg_extra_ctl_clk_rd_to_rd[3] => Add35.IN5
cfg_extra_ctl_clk_rd_to_rd[3] => Add78.IN5
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => Add80.IN10
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => Add80.IN9
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => Add80.IN8
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => Add80.IN7
cfg_extra_ctl_clk_rd_to_wr[0] => Add13.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add38.IN64
cfg_extra_ctl_clk_rd_to_wr[0] => Add62.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add84.IN64
cfg_extra_ctl_clk_rd_to_wr[1] => Add13.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add38.IN63
cfg_extra_ctl_clk_rd_to_wr[1] => Add62.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add84.IN63
cfg_extra_ctl_clk_rd_to_wr[2] => Add13.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add38.IN62
cfg_extra_ctl_clk_rd_to_wr[2] => Add62.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add84.IN62
cfg_extra_ctl_clk_rd_to_wr[3] => Add13.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add38.IN61
cfg_extra_ctl_clk_rd_to_wr[3] => Add62.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add84.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[0] => Add41.IN64
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => Add41.IN63
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => Add41.IN62
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => Add41.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add44.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add63.IN10
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add87.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add44.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add63.IN9
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add87.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add44.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add63.IN8
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add87.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add44.IN61
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add63.IN7
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add87.IN61
cfg_extra_ctl_clk_rd_to_pch[0] => Add16.IN64
cfg_extra_ctl_clk_rd_to_pch[0] => Add46.IN10
cfg_extra_ctl_clk_rd_to_pch[0] => Add64.IN8
cfg_extra_ctl_clk_rd_to_pch[0] => Add91.IN64
cfg_extra_ctl_clk_rd_to_pch[1] => Add16.IN63
cfg_extra_ctl_clk_rd_to_pch[1] => Add46.IN9
cfg_extra_ctl_clk_rd_to_pch[1] => Add64.IN7
cfg_extra_ctl_clk_rd_to_pch[1] => Add91.IN63
cfg_extra_ctl_clk_rd_to_pch[2] => Add16.IN62
cfg_extra_ctl_clk_rd_to_pch[2] => Add46.IN8
cfg_extra_ctl_clk_rd_to_pch[2] => Add64.IN6
cfg_extra_ctl_clk_rd_to_pch[2] => Add91.IN62
cfg_extra_ctl_clk_rd_to_pch[3] => Add16.IN61
cfg_extra_ctl_clk_rd_to_pch[3] => Add46.IN7
cfg_extra_ctl_clk_rd_to_pch[3] => Add64.IN5
cfg_extra_ctl_clk_rd_to_pch[3] => Add91.IN61
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add19.IN64
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add48.IN12
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add66.IN10
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add94.IN64
cfg_extra_ctl_clk_wr_to_wr[0] => Add49.IN8
cfg_extra_ctl_clk_wr_to_wr[0] => Add95.IN8
cfg_extra_ctl_clk_wr_to_wr[1] => Add49.IN7
cfg_extra_ctl_clk_wr_to_wr[1] => Add95.IN7
cfg_extra_ctl_clk_wr_to_wr[2] => Add49.IN6
cfg_extra_ctl_clk_wr_to_wr[2] => Add95.IN6
cfg_extra_ctl_clk_wr_to_wr[3] => Add49.IN5
cfg_extra_ctl_clk_wr_to_wr[3] => Add95.IN5
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => Add96.IN10
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => Add96.IN9
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => Add96.IN8
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => Add96.IN7
cfg_extra_ctl_clk_wr_to_rd[0] => Add23.IN64
cfg_extra_ctl_clk_wr_to_rd[0] => Add51.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add69.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add100.IN14
cfg_extra_ctl_clk_wr_to_rd[1] => Add23.IN63
cfg_extra_ctl_clk_wr_to_rd[1] => Add51.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add69.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add100.IN13
cfg_extra_ctl_clk_wr_to_rd[2] => Add23.IN62
cfg_extra_ctl_clk_wr_to_rd[2] => Add51.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add69.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add100.IN12
cfg_extra_ctl_clk_wr_to_rd[3] => Add23.IN61
cfg_extra_ctl_clk_wr_to_rd[3] => Add51.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add69.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add100.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[0] => Add52.IN12
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => Add52.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => Add52.IN10
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => Add52.IN9
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add24.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add54.IN64
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add71.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add102.IN14
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add24.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add54.IN63
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add71.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add102.IN13
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add24.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add54.IN62
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add71.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add102.IN12
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add24.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add54.IN61
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add71.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add102.IN11
cfg_extra_ctl_clk_wr_to_pch[0] => Add29.IN64
cfg_extra_ctl_clk_wr_to_pch[0] => Add55.IN14
cfg_extra_ctl_clk_wr_to_pch[0] => Add73.IN12
cfg_extra_ctl_clk_wr_to_pch[0] => Add107.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add33.IN64
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add57.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add75.IN14
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add109.IN18
cfg_extra_ctl_clk_pch_to_valid[0] => Add5.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add58.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add111.IN10
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => Add6.IN8
cfg_extra_ctl_clk_four_act_to_act[0] => Add7.IN12
cfg_extra_ctl_clk_arf_to_valid[0] => Add8.IN18
cfg_extra_ctl_clk_pdn_to_valid[0] => Add9.IN8
cfg_extra_ctl_clk_srf_to_valid[0] => Add10.IN20
cfg_extra_ctl_clk_srf_to_zq_cal[0] => Add59.IN18
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_arf_period[0] => Add11.IN28
cfg_extra_ctl_clk_pdn_period[0] => Add12.IN32
t_param_act_to_rdwr[0] <= t_param_act_to_rdwr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[1] <= t_param_act_to_rdwr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[2] <= t_param_act_to_rdwr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[3] <= t_param_act_to_rdwr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[0] <= t_param_act_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[1] <= t_param_act_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[2] <= t_param_act_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[3] <= t_param_act_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[4] <= t_param_act_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[5] <= t_param_act_to_pch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[0] <= t_param_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[1] <= t_param_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[2] <= t_param_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[3] <= t_param_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[4] <= t_param_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[5] <= t_param_act_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[0] <= t_param_rd_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[1] <= t_param_rd_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[2] <= t_param_rd_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[3] <= t_param_rd_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[4] <= t_param_rd_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[5] <= t_param_rd_to_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[0] <= t_param_rd_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[1] <= t_param_rd_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[2] <= t_param_rd_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[3] <= t_param_rd_to_rd_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[0] <= t_param_rd_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[1] <= t_param_rd_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[2] <= t_param_rd_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[3] <= t_param_rd_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[4] <= t_param_rd_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[5] <= t_param_rd_to_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[0] <= t_param_rd_to_wr_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[1] <= t_param_rd_to_wr_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[2] <= t_param_rd_to_wr_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[3] <= t_param_rd_to_wr_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[4] <= t_param_rd_to_wr_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[5] <= t_param_rd_to_wr_bc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[0] <= t_param_rd_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[1] <= t_param_rd_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[2] <= t_param_rd_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[3] <= t_param_rd_to_wr_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[4] <= t_param_rd_to_wr_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[5] <= t_param_rd_to_wr_diff_chip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[0] <= t_param_rd_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[1] <= t_param_rd_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[2] <= t_param_rd_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[3] <= t_param_rd_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[4] <= t_param_rd_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[5] <= t_param_rd_to_pch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[0] <= t_param_rd_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[1] <= t_param_rd_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[2] <= t_param_rd_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[3] <= t_param_rd_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[4] <= t_param_rd_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[5] <= t_param_rd_ap_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[0] <= t_param_wr_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[1] <= t_param_wr_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[2] <= t_param_wr_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[3] <= t_param_wr_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[4] <= t_param_wr_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[5] <= t_param_wr_to_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[0] <= t_param_wr_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[1] <= t_param_wr_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[2] <= t_param_wr_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[3] <= t_param_wr_to_wr_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[0] <= t_param_wr_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[1] <= t_param_wr_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[2] <= t_param_wr_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[3] <= t_param_wr_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[4] <= t_param_wr_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[5] <= t_param_wr_to_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[0] <= t_param_wr_to_rd_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[1] <= t_param_wr_to_rd_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[2] <= t_param_wr_to_rd_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[3] <= t_param_wr_to_rd_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[4] <= t_param_wr_to_rd_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[5] <= t_param_wr_to_rd_bc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[0] <= t_param_wr_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[1] <= t_param_wr_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[2] <= t_param_wr_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[3] <= t_param_wr_to_rd_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[4] <= t_param_wr_to_rd_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[5] <= t_param_wr_to_rd_diff_chip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[0] <= t_param_wr_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[1] <= t_param_wr_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[2] <= t_param_wr_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[3] <= t_param_wr_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[4] <= t_param_wr_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[5] <= t_param_wr_to_pch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[0] <= t_param_wr_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[1] <= t_param_wr_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[2] <= t_param_wr_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[3] <= t_param_wr_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[4] <= t_param_wr_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[5] <= t_param_wr_ap_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[0] <= t_param_pch_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[1] <= t_param_pch_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[2] <= t_param_pch_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[3] <= t_param_pch_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[0] <= t_param_pch_all_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[1] <= t_param_pch_all_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[2] <= t_param_pch_all_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[3] <= t_param_pch_all_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[0] <= t_param_act_to_act_diff_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[1] <= t_param_act_to_act_diff_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[2] <= t_param_act_to_act_diff_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[3] <= t_param_act_to_act_diff_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[4] <= t_param_act_to_act_diff_bank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[5] <= t_param_act_to_act_diff_bank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[0] <= t_param_four_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[1] <= t_param_four_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[2] <= t_param_four_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[3] <= t_param_four_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[4] <= t_param_four_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[5] <= t_param_four_act_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[0] <= t_param_arf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[1] <= t_param_arf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[2] <= t_param_arf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[3] <= t_param_arf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[4] <= t_param_arf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[5] <= t_param_arf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[6] <= t_param_arf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[7] <= t_param_arf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[8] <= t_param_arf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[0] <= t_param_pdn_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[1] <= t_param_pdn_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[2] <= t_param_pdn_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[3] <= t_param_pdn_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[0] <= t_param_srf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[1] <= t_param_srf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[2] <= t_param_srf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[3] <= t_param_srf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[4] <= t_param_srf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[5] <= t_param_srf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[6] <= t_param_srf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[7] <= t_param_srf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[8] <= t_param_srf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[9] <= t_param_srf_to_valid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[0] <= t_param_srf_to_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[1] <= t_param_srf_to_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[2] <= t_param_srf_to_zq_cal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[3] <= t_param_srf_to_zq_cal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[4] <= t_param_srf_to_zq_cal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[5] <= t_param_srf_to_zq_cal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[6] <= t_param_srf_to_zq_cal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[7] <= t_param_srf_to_zq_cal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[8] <= t_param_srf_to_zq_cal[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[0] <= t_param_arf_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[1] <= t_param_arf_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[2] <= t_param_arf_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[3] <= t_param_arf_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[4] <= t_param_arf_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[5] <= t_param_arf_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[6] <= t_param_arf_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[7] <= t_param_arf_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[8] <= t_param_arf_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[9] <= t_param_arf_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[10] <= t_param_arf_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[11] <= t_param_arf_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[12] <= t_param_arf_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[0] <= t_param_pdn_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[1] <= t_param_pdn_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[2] <= t_param_pdn_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[3] <= t_param_pdn_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[4] <= t_param_pdn_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[5] <= t_param_pdn_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[6] <= t_param_pdn_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[7] <= t_param_pdn_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[8] <= t_param_pdn_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[9] <= t_param_pdn_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[10] <= t_param_pdn_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[11] <= t_param_pdn_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[12] <= t_param_pdn_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[13] <= t_param_pdn_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[14] <= t_param_pdn_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[15] <= t_param_pdn_period[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[16] <= t_param_pdn_period[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[0] <= t_param_power_saving_exit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[1] <= t_param_power_saving_exit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[2] <= t_param_power_saving_exit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[0] <= t_param_mem_clk_entry_cycles[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[1] <= t_param_mem_clk_entry_cycles[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[2] <= t_param_mem_clk_entry_cycles[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[3] <= t_param_mem_clk_entry_cycles[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[4] <= t_param_mem_clk_entry_cycles[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst
pll_ref_clk => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.pll_ref_clk
global_reset_n => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.global_reset_n
soft_reset_n => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.soft_reset_n
ctl_dqs_burst[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_dqs_burst[0]
ctl_dqs_burst[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_dqs_burst[1]
ctl_wdata_valid[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata_valid[0]
ctl_wdata_valid[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata_valid[1]
ctl_wdata[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[0]
ctl_wdata[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[1]
ctl_wdata[2] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[2]
ctl_wdata[3] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[3]
ctl_wdata[4] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[4]
ctl_wdata[5] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[5]
ctl_wdata[6] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[6]
ctl_wdata[7] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[7]
ctl_wdata[8] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[8]
ctl_wdata[9] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[9]
ctl_wdata[10] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[10]
ctl_wdata[11] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[11]
ctl_wdata[12] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[12]
ctl_wdata[13] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[13]
ctl_wdata[14] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[14]
ctl_wdata[15] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[15]
ctl_wdata[16] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[16]
ctl_wdata[17] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[17]
ctl_wdata[18] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[18]
ctl_wdata[19] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[19]
ctl_wdata[20] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[20]
ctl_wdata[21] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[21]
ctl_wdata[22] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[22]
ctl_wdata[23] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[23]
ctl_wdata[24] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[24]
ctl_wdata[25] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[25]
ctl_wdata[26] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[26]
ctl_wdata[27] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[27]
ctl_wdata[28] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[28]
ctl_wdata[29] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[29]
ctl_wdata[30] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[30]
ctl_wdata[31] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wdata[31]
ctl_dm[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_dm[0]
ctl_dm[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_dm[1]
ctl_dm[2] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_dm[2]
ctl_dm[3] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_dm[3]
ctl_addr[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[0]
ctl_addr[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[1]
ctl_addr[2] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[2]
ctl_addr[3] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[3]
ctl_addr[4] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[4]
ctl_addr[5] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[5]
ctl_addr[6] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[6]
ctl_addr[7] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[7]
ctl_addr[8] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[8]
ctl_addr[9] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[9]
ctl_addr[10] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[10]
ctl_addr[11] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[11]
ctl_addr[12] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_addr[12]
ctl_ba[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_ba[0]
ctl_ba[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_ba[1]
ctl_cas_n[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cas_n[0]
ctl_cke[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cke[0]
ctl_cs_n[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cs_n[0]
ctl_odt[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_odt[0]
ctl_ras_n[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_ras_n[0]
ctl_we_n[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_we_n[0]
ctl_rst_n[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rst_n[0]
ctl_mem_clk_disable[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_mem_clk_disable[0]
ctl_doing_rd[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_doing_rd[0]
ctl_doing_rd[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_doing_rd[1]
ctl_cal_req => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cal_req
ctl_cal_byte_lane_sel_n[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cal_byte_lane_sel_n[0]
ctl_cal_byte_lane_sel_n[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cal_byte_lane_sel_n[1]
dbg_clk => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_clk
dbg_reset_n => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_reset_n
dbg_addr[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[0]
dbg_addr[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[1]
dbg_addr[2] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[2]
dbg_addr[3] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[3]
dbg_addr[4] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[4]
dbg_addr[5] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[5]
dbg_addr[6] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[6]
dbg_addr[7] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[7]
dbg_addr[8] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[8]
dbg_addr[9] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[9]
dbg_addr[10] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[10]
dbg_addr[11] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[11]
dbg_addr[12] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_addr[12]
dbg_wr => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr
dbg_rd => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd
dbg_cs => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_cs
dbg_wr_data[0] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[0]
dbg_wr_data[1] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[1]
dbg_wr_data[2] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[2]
dbg_wr_data[3] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[3]
dbg_wr_data[4] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[4]
dbg_wr_data[5] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[5]
dbg_wr_data[6] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[6]
dbg_wr_data[7] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[7]
dbg_wr_data[8] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[8]
dbg_wr_data[9] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[9]
dbg_wr_data[10] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[10]
dbg_wr_data[11] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[11]
dbg_wr_data[12] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[12]
dbg_wr_data[13] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[13]
dbg_wr_data[14] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[14]
dbg_wr_data[15] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[15]
dbg_wr_data[16] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[16]
dbg_wr_data[17] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[17]
dbg_wr_data[18] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[18]
dbg_wr_data[19] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[19]
dbg_wr_data[20] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[20]
dbg_wr_data[21] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[21]
dbg_wr_data[22] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[22]
dbg_wr_data[23] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[23]
dbg_wr_data[24] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[24]
dbg_wr_data[25] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[25]
dbg_wr_data[26] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[26]
dbg_wr_data[27] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[27]
dbg_wr_data[28] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[28]
dbg_wr_data[29] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[29]
dbg_wr_data[30] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[30]
dbg_wr_data[31] => ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_wr_data[31]
reset_request_n <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.reset_request_n
ctl_clk <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_clk
ctl_reset_n <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_reset_n
ctl_wlat[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wlat[0]
ctl_wlat[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wlat[1]
ctl_wlat[2] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wlat[2]
ctl_wlat[3] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wlat[3]
ctl_wlat[4] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_wlat[4]
ctl_rdata[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[0]
ctl_rdata[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[1]
ctl_rdata[2] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[2]
ctl_rdata[3] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[3]
ctl_rdata[4] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[4]
ctl_rdata[5] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[5]
ctl_rdata[6] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[6]
ctl_rdata[7] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[7]
ctl_rdata[8] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[8]
ctl_rdata[9] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[9]
ctl_rdata[10] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[10]
ctl_rdata[11] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[11]
ctl_rdata[12] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[12]
ctl_rdata[13] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[13]
ctl_rdata[14] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[14]
ctl_rdata[15] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[15]
ctl_rdata[16] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[16]
ctl_rdata[17] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[17]
ctl_rdata[18] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[18]
ctl_rdata[19] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[19]
ctl_rdata[20] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[20]
ctl_rdata[21] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[21]
ctl_rdata[22] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[22]
ctl_rdata[23] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[23]
ctl_rdata[24] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[24]
ctl_rdata[25] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[25]
ctl_rdata[26] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[26]
ctl_rdata[27] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[27]
ctl_rdata[28] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[28]
ctl_rdata[29] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[29]
ctl_rdata[30] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[30]
ctl_rdata[31] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata[31]
ctl_rdata_valid[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rdata_valid[0]
ctl_rlat[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rlat[0]
ctl_rlat[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rlat[1]
ctl_rlat[2] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rlat[2]
ctl_rlat[3] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rlat[3]
ctl_rlat[4] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_rlat[4]
ctl_cal_success <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cal_success
ctl_cal_fail <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cal_fail
ctl_cal_warning <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.ctl_cal_warning
mem_addr[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[0]
mem_addr[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[1]
mem_addr[2] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[2]
mem_addr[3] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[3]
mem_addr[4] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[4]
mem_addr[5] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[5]
mem_addr[6] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[6]
mem_addr[7] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[7]
mem_addr[8] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[8]
mem_addr[9] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[9]
mem_addr[10] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[10]
mem_addr[11] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[11]
mem_addr[12] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_addr[12]
mem_ba[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_ba[0]
mem_ba[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_ba[1]
mem_cas_n <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_cas_n
mem_cke[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_cke[0]
mem_cs_n[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_cs_n[0]
mem_dm[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dm[0]
mem_dm[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dm[1]
mem_odt[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_odt[0]
mem_ras_n <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_ras_n
mem_we_n <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_we_n
mem_reset_n <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_reset_n
dbg_rd_data[0] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[0]
dbg_rd_data[1] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[1]
dbg_rd_data[2] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[2]
dbg_rd_data[3] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[3]
dbg_rd_data[4] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[4]
dbg_rd_data[5] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[5]
dbg_rd_data[6] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[6]
dbg_rd_data[7] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[7]
dbg_rd_data[8] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[8]
dbg_rd_data[9] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[9]
dbg_rd_data[10] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[10]
dbg_rd_data[11] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[11]
dbg_rd_data[12] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[12]
dbg_rd_data[13] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[13]
dbg_rd_data[14] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[14]
dbg_rd_data[15] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[15]
dbg_rd_data[16] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[16]
dbg_rd_data[17] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[17]
dbg_rd_data[18] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[18]
dbg_rd_data[19] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[19]
dbg_rd_data[20] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[20]
dbg_rd_data[21] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[21]
dbg_rd_data[22] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[22]
dbg_rd_data[23] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[23]
dbg_rd_data[24] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[24]
dbg_rd_data[25] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[25]
dbg_rd_data[26] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[26]
dbg_rd_data[27] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[27]
dbg_rd_data[28] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[28]
dbg_rd_data[29] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[29]
dbg_rd_data[30] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[30]
dbg_rd_data[31] <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_rd_data[31]
dbg_waitrequest <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.dbg_waitrequest
aux_half_rate_clk <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.aux_half_rate_clk
aux_full_rate_clk <= ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.aux_full_rate_clk
mem_clk[0] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_clk[0]
mem_clk_n[0] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_clk_n[0]
mem_dq[0] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[0]
mem_dq[1] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[1]
mem_dq[2] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[2]
mem_dq[3] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[3]
mem_dq[4] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[4]
mem_dq[5] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[5]
mem_dq[6] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[6]
mem_dq[7] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[7]
mem_dq[8] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[8]
mem_dq[9] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[9]
mem_dq[10] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[10]
mem_dq[11] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[11]
mem_dq[12] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[12]
mem_dq[13] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[13]
mem_dq[14] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[14]
mem_dq[15] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dq[15]
mem_dqs[0] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dqs[0]
mem_dqs[1] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dqs[1]
mem_dqs_n[0] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dqs_n[0]
mem_dqs_n[1] <> ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst.mem_dqs_n[1]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
reset_request_n <= ddr2_phy_alt_mem_phy_clk_reset:clk.reset_request_n
ctl_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
ctl_reset_n <= reset_phy_clk_1x_n.DB_MAX_OUTPUT_PORT_TYPE
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_wlat[0] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[1] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[2] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[3] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[4] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ~NO_FANOUT~
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_rdata[0] <= ctl_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[1] <= ctl_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[2] <= ctl_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[3] <= ctl_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[4] <= ctl_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[5] <= ctl_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[6] <= ctl_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[7] <= ctl_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[8] <= ctl_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[9] <= ctl_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[10] <= ctl_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[11] <= ctl_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[12] <= ctl_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[13] <= ctl_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[14] <= ctl_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[15] <= ctl_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[16] <= ctl_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[17] <= ctl_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[18] <= ctl_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[19] <= ctl_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[20] <= ctl_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[21] <= ctl_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[22] <= ctl_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[23] <= ctl_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[24] <= ctl_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[25] <= ctl_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[26] <= ctl_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[27] <= ctl_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[28] <= ctl_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[29] <= ctl_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[30] <= ctl_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[31] <= ctl_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata_valid[0] <= ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe.ctl_rdata_valid
ctl_rlat[0] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[1] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[2] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[3] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[4] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
ctl_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_fail <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_cal_fail
ctl_cal_warning <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_cal_warning
mem_addr[0] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[1] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[2] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[3] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[4] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[5] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[6] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[7] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[8] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[9] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[10] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[11] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[12] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_ba[0] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_ba[1] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_cas_n <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cas_n
mem_cke[0] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cke
mem_cs_n[0] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cs_n
mem_dm[0] <= ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_dm[1] <= ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_odt[0] <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_odt
mem_ras_n <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ras_n
mem_we_n <= ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_we_n
mem_clk[0] <> ddr2_phy_alt_mem_phy_clk_reset:clk.mem_clk
mem_clk_n[0] <> ddr2_phy_alt_mem_phy_clk_reset:clk.mem_clk_n
mem_reset_n <= ddr2_phy_alt_mem_phy_clk_reset:clk.mem_reset_n
mem_dq[0] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[1] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[2] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[3] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[4] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[5] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[6] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[7] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[8] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[9] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[10] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[11] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[12] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[13] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[14] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[15] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dqs[0] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs[1] <> ddr2_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs_n[0] <> <UNC>
mem_dqs_n[1] <> <UNC>
aux_half_rate_clk <= ddr2_phy_alt_mem_phy_clk_reset:clk.half_rate_clk
aux_full_rate_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[1] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[2] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[3] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[4] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[5] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[6] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[7] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[8] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[9] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[10] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[11] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[12] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[13] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[14] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[15] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[16] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[17] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[18] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[19] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[20] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[21] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[22] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[23] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[24] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[25] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[26] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[27] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[28] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[29] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[30] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[31] <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_waitrequest <= ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_waitrequest


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio
reset_resync_clk_2x_n => reset_resync_clk_2x.IN16
resync_clk_2x => dq_capture_clk[0].IN16
mem_clk_2x => dqs[0].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[0].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[0].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[0].dqsoe_ddio_oe.CLK
mem_clk_2x => dqs[1].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[1].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[1].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[1].dqsoe_ddio_oe.CLK
write_clk_2x => wdp_wdata_oe_2x_r[15].CLK
write_clk_2x => wdp_wdata_oe_2x_r[14].CLK
write_clk_2x => wdp_wdata_oe_2x_r[13].CLK
write_clk_2x => wdp_wdata_oe_2x_r[12].CLK
write_clk_2x => wdp_wdata_oe_2x_r[11].CLK
write_clk_2x => wdp_wdata_oe_2x_r[10].CLK
write_clk_2x => wdp_wdata_oe_2x_r[9].CLK
write_clk_2x => wdp_wdata_oe_2x_r[8].CLK
write_clk_2x => wdp_wdata_oe_2x_r[7].CLK
write_clk_2x => wdp_wdata_oe_2x_r[6].CLK
write_clk_2x => wdp_wdata_oe_2x_r[5].CLK
write_clk_2x => wdp_wdata_oe_2x_r[4].CLK
write_clk_2x => wdp_wdata_oe_2x_r[3].CLK
write_clk_2x => wdp_wdata_oe_2x_r[2].CLK
write_clk_2x => wdp_wdata_oe_2x_r[1].CLK
write_clk_2x => wdp_wdata_oe_2x_r[0].CLK
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dm[0].dm_ddio_out.CLKHI
write_clk_2x => dm[0].dm_ddio_out.CLKLO
write_clk_2x => dm[0].dm_ddio_out.MUXSEL
write_clk_2x => dm[1].dm_ddio_out.CLKHI
write_clk_2x => dm[1].dm_ddio_out.CLKLO
write_clk_2x => dm[1].dm_ddio_out.MUXSEL
mem_dm[0] <= dm[0].dm_obuf.OUT
mem_dm[1] <= dm[1].dm_obuf.OUT
mem_dq[0] <> dqs_group[0].dq[0].dq_obuf
mem_dq[1] <> dqs_group[0].dq[1].dq_obuf
mem_dq[2] <> dqs_group[0].dq[2].dq_obuf
mem_dq[3] <> dqs_group[0].dq[3].dq_obuf
mem_dq[4] <> dqs_group[0].dq[4].dq_obuf
mem_dq[5] <> dqs_group[0].dq[5].dq_obuf
mem_dq[6] <> dqs_group[0].dq[6].dq_obuf
mem_dq[7] <> dqs_group[0].dq[7].dq_obuf
mem_dq[8] <> dqs_group[1].dq[0].dq_obuf
mem_dq[9] <> dqs_group[1].dq[1].dq_obuf
mem_dq[10] <> dqs_group[1].dq[2].dq_obuf
mem_dq[11] <> dqs_group[1].dq[3].dq_obuf
mem_dq[12] <> dqs_group[1].dq[4].dq_obuf
mem_dq[13] <> dqs_group[1].dq[5].dq_obuf
mem_dq[14] <> dqs_group[1].dq[6].dq_obuf
mem_dq[15] <> dqs_group[1].dq[7].dq_obuf
mem_dqs[0] <> dqs[0].dqs_obuf
mem_dqs[1] <> dqs[1].dqs_obuf
dio_rdata_h_2x[0] <= dio_rdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[1] <= dio_rdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[2] <= dio_rdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[3] <= dio_rdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[4] <= dio_rdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[5] <= dio_rdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[6] <= dio_rdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[7] <= dio_rdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[8] <= dio_rdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[9] <= dio_rdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[10] <= dio_rdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[11] <= dio_rdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[12] <= dio_rdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[13] <= dio_rdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[14] <= dio_rdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[15] <= dio_rdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[0] <= dio_rdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[1] <= dio_rdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[2] <= dio_rdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[3] <= dio_rdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[4] <= dio_rdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[5] <= dio_rdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[6] <= dio_rdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[7] <= dio_rdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[8] <= dio_rdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[9] <= dio_rdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[10] <= dio_rdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[11] <= dio_rdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[12] <= dio_rdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[13] <= dio_rdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[14] <= dio_rdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[15] <= dio_rdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] => dm[0].dm_ddio_out.DATAINHI
wdp_dm_h_2x[1] => dm[1].dm_ddio_out.DATAINHI
wdp_dm_l_2x[0] => dm[0].dm_ddio_out.DATAINLO
wdp_dm_l_2x[1] => dm[1].dm_ddio_out.DATAINLO
wdp_wdata_h_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_l_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_oe_2x[0] => wdp_wdata_oe_2x_r[0].DATAIN
wdp_wdata_oe_2x[1] => wdp_wdata_oe_2x_r[1].DATAIN
wdp_wdata_oe_2x[2] => wdp_wdata_oe_2x_r[2].DATAIN
wdp_wdata_oe_2x[3] => wdp_wdata_oe_2x_r[3].DATAIN
wdp_wdata_oe_2x[4] => wdp_wdata_oe_2x_r[4].DATAIN
wdp_wdata_oe_2x[5] => wdp_wdata_oe_2x_r[5].DATAIN
wdp_wdata_oe_2x[6] => wdp_wdata_oe_2x_r[6].DATAIN
wdp_wdata_oe_2x[7] => wdp_wdata_oe_2x_r[7].DATAIN
wdp_wdata_oe_2x[8] => wdp_wdata_oe_2x_r[8].DATAIN
wdp_wdata_oe_2x[9] => wdp_wdata_oe_2x_r[9].DATAIN
wdp_wdata_oe_2x[10] => wdp_wdata_oe_2x_r[10].DATAIN
wdp_wdata_oe_2x[11] => wdp_wdata_oe_2x_r[11].DATAIN
wdp_wdata_oe_2x[12] => wdp_wdata_oe_2x_r[12].DATAIN
wdp_wdata_oe_2x[13] => wdp_wdata_oe_2x_r[13].DATAIN
wdp_wdata_oe_2x[14] => wdp_wdata_oe_2x_r[14].DATAIN
wdp_wdata_oe_2x[15] => wdp_wdata_oe_2x_r[15].DATAIN
wdp_wdqs_2x[0] => dqs[0].dqs_ddio_out.DATAINHI
wdp_wdqs_2x[1] => dqs[1].dqs_ddio_out.DATAINHI
wdp_wdqs_oe_2x[0] => dqs[0].dqsoe_ddio_oe.OE
wdp_wdqs_oe_2x[1] => dqs[1].dqsoe_ddio_oe.OE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp
phy_clk_1x => phy_clk_1x.IN1
resync_clk_2x => resync_clk_2x.IN1
reset_phy_clk_1x_n => rd_ram_rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[3].ACLR
reset_phy_clk_1x_n => dec_read_lat_sync_r.ACLR
reset_phy_clk_1x_n => inc_read_lat_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync.ACLR
reset_resync_clk_2x_n => dmx_swap_ams.ACLR
reset_resync_clk_2x_n => state.ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[0].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[1].ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[2].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[3].ACLR
seq_rdp_dec_read_lat_1x => rd_addr_double_inc.IN1
seq_rdp_dec_read_lat_1x => dec_read_lat_sync_r.DATAIN
seq_rdp_dmx_swap => dmx_swap_ams.DATAIN
seq_rdp_inc_read_lat_1x => rd_addr_stall.IN1
seq_rdp_inc_read_lat_1x => inc_read_lat_sync_r.DATAIN
dio_rdata_h_2x[0] => rd_data_piped_2x[0].IN1
dio_rdata_h_2x[1] => rd_data_piped_2x[1].IN1
dio_rdata_h_2x[2] => rd_data_piped_2x[2].IN1
dio_rdata_h_2x[3] => rd_data_piped_2x[3].IN1
dio_rdata_h_2x[4] => rd_data_piped_2x[4].IN1
dio_rdata_h_2x[5] => rd_data_piped_2x[5].IN1
dio_rdata_h_2x[6] => rd_data_piped_2x[6].IN1
dio_rdata_h_2x[7] => rd_data_piped_2x[7].IN1
dio_rdata_h_2x[8] => rd_data_piped_2x[16].IN1
dio_rdata_h_2x[9] => rd_data_piped_2x[17].IN1
dio_rdata_h_2x[10] => rd_data_piped_2x[18].IN1
dio_rdata_h_2x[11] => rd_data_piped_2x[19].IN1
dio_rdata_h_2x[12] => rd_data_piped_2x[20].IN1
dio_rdata_h_2x[13] => rd_data_piped_2x[21].IN1
dio_rdata_h_2x[14] => rd_data_piped_2x[22].IN1
dio_rdata_h_2x[15] => rd_data_piped_2x[23].IN1
dio_rdata_l_2x[0] => rd_data_piped_2x[8].IN1
dio_rdata_l_2x[1] => rd_data_piped_2x[9].IN1
dio_rdata_l_2x[2] => rd_data_piped_2x[10].IN1
dio_rdata_l_2x[3] => rd_data_piped_2x[11].IN1
dio_rdata_l_2x[4] => rd_data_piped_2x[12].IN1
dio_rdata_l_2x[5] => rd_data_piped_2x[13].IN1
dio_rdata_l_2x[6] => rd_data_piped_2x[14].IN1
dio_rdata_l_2x[7] => rd_data_piped_2x[15].IN1
dio_rdata_l_2x[8] => rd_data_piped_2x[24].IN1
dio_rdata_l_2x[9] => rd_data_piped_2x[25].IN1
dio_rdata_l_2x[10] => rd_data_piped_2x[26].IN1
dio_rdata_l_2x[11] => rd_data_piped_2x[27].IN1
dio_rdata_l_2x[12] => rd_data_piped_2x[28].IN1
dio_rdata_l_2x[13] => rd_data_piped_2x[29].IN1
dio_rdata_l_2x[14] => rd_data_piped_2x[30].IN1
dio_rdata_l_2x[15] => rd_data_piped_2x[31].IN1
ctl_mem_rdata[0] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[1] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[2] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[3] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[4] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[5] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[6] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[7] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[8] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[9] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[10] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[11] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[12] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[13] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[14] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[15] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[16] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[17] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[18] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[19] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[20] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[21] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[22] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[23] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[24] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[25] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[26] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[27] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[28] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[29] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[30] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[31] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
wren_a => altsyncram_reh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_reh1:auto_generated.data_a[0]
data_a[1] => altsyncram_reh1:auto_generated.data_a[1]
data_a[2] => altsyncram_reh1:auto_generated.data_a[2]
data_a[3] => altsyncram_reh1:auto_generated.data_a[3]
data_a[4] => altsyncram_reh1:auto_generated.data_a[4]
data_a[5] => altsyncram_reh1:auto_generated.data_a[5]
data_a[6] => altsyncram_reh1:auto_generated.data_a[6]
data_a[7] => altsyncram_reh1:auto_generated.data_a[7]
data_a[8] => altsyncram_reh1:auto_generated.data_a[8]
data_a[9] => altsyncram_reh1:auto_generated.data_a[9]
data_a[10] => altsyncram_reh1:auto_generated.data_a[10]
data_a[11] => altsyncram_reh1:auto_generated.data_a[11]
data_a[12] => altsyncram_reh1:auto_generated.data_a[12]
data_a[13] => altsyncram_reh1:auto_generated.data_a[13]
data_a[14] => altsyncram_reh1:auto_generated.data_a[14]
data_a[15] => altsyncram_reh1:auto_generated.data_a[15]
data_a[16] => altsyncram_reh1:auto_generated.data_a[16]
data_a[17] => altsyncram_reh1:auto_generated.data_a[17]
data_a[18] => altsyncram_reh1:auto_generated.data_a[18]
data_a[19] => altsyncram_reh1:auto_generated.data_a[19]
data_a[20] => altsyncram_reh1:auto_generated.data_a[20]
data_a[21] => altsyncram_reh1:auto_generated.data_a[21]
data_a[22] => altsyncram_reh1:auto_generated.data_a[22]
data_a[23] => altsyncram_reh1:auto_generated.data_a[23]
data_a[24] => altsyncram_reh1:auto_generated.data_a[24]
data_a[25] => altsyncram_reh1:auto_generated.data_a[25]
data_a[26] => altsyncram_reh1:auto_generated.data_a[26]
data_a[27] => altsyncram_reh1:auto_generated.data_a[27]
data_a[28] => altsyncram_reh1:auto_generated.data_a[28]
data_a[29] => altsyncram_reh1:auto_generated.data_a[29]
data_a[30] => altsyncram_reh1:auto_generated.data_a[30]
data_a[31] => altsyncram_reh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_reh1:auto_generated.address_a[0]
address_a[1] => altsyncram_reh1:auto_generated.address_a[1]
address_a[2] => altsyncram_reh1:auto_generated.address_a[2]
address_a[3] => altsyncram_reh1:auto_generated.address_a[3]
address_b[0] => altsyncram_reh1:auto_generated.address_b[0]
address_b[1] => altsyncram_reh1:auto_generated.address_b[1]
address_b[2] => altsyncram_reh1:auto_generated.address_b[2]
address_b[3] => altsyncram_reh1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_reh1:auto_generated.clock0
clock1 => altsyncram_reh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_reh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_reh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_reh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_reh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_reh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_reh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_reh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_reh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_reh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_reh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_reh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_reh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_reh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_reh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_reh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_reh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_reh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_reh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_reh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_reh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_reh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_reh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_reh1:auto_generated.q_b[22]
q_b[23] <= altsyncram_reh1:auto_generated.q_b[23]
q_b[24] <= altsyncram_reh1:auto_generated.q_b[24]
q_b[25] <= altsyncram_reh1:auto_generated.q_b[25]
q_b[26] <= altsyncram_reh1:auto_generated.q_b[26]
q_b[27] <= altsyncram_reh1:auto_generated.q_b[27]
q_b[28] <= altsyncram_reh1:auto_generated.q_b[28]
q_b[29] <= altsyncram_reh1:auto_generated.q_b[29]
q_b[30] <= altsyncram_reh1:auto_generated.q_b[30]
q_b[31] <= altsyncram_reh1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
phy_clk_1x => wdp_dm_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[0]~reg0.CLK
phy_clk_1x => dq_oe_2x[2].CLK
phy_clk_1x => dq_oe_2x[3].CLK
phy_clk_1x => dq_oe_2x[0].CLK
phy_clk_1x => dq_oe_2x[1].CLK
phy_clk_1x => wdp_wdqs_oe_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_oe_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[0]~reg0.CLK
mem_clk_2x => ~NO_FANOUT~
write_clk_2x => ~NO_FANOUT~
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => dq_oe_2x[0].ACLR
reset_phy_clk_1x_n => dq_oe_2x[1].ACLR
reset_phy_clk_1x_n => dq_oe_2x[2].ACLR
reset_phy_clk_1x_n => dq_oe_2x[3].ACLR
reset_mem_clk_2x_n => ~NO_FANOUT~
reset_write_clk_2x_n => ~NO_FANOUT~
ctl_mem_be[0] => mem_be[0].DATAA
ctl_mem_be[1] => mem_be[1].DATAA
ctl_mem_be[2] => mem_be[2].DATAA
ctl_mem_be[3] => mem_be[3].DATAA
ctl_mem_dqs_burst[0] => mem_dqs_burst[0].DATAA
ctl_mem_dqs_burst[1] => ~NO_FANOUT~
ctl_mem_wdata[0] => mem_wdata[0].DATAA
ctl_mem_wdata[1] => mem_wdata[1].DATAA
ctl_mem_wdata[2] => mem_wdata[2].DATAA
ctl_mem_wdata[3] => mem_wdata[3].DATAA
ctl_mem_wdata[4] => mem_wdata[4].DATAA
ctl_mem_wdata[5] => mem_wdata[5].DATAA
ctl_mem_wdata[6] => mem_wdata[6].DATAA
ctl_mem_wdata[7] => mem_wdata[7].DATAA
ctl_mem_wdata[8] => mem_wdata[8].DATAA
ctl_mem_wdata[9] => mem_wdata[9].DATAA
ctl_mem_wdata[10] => mem_wdata[10].DATAA
ctl_mem_wdata[11] => mem_wdata[11].DATAA
ctl_mem_wdata[12] => mem_wdata[12].DATAA
ctl_mem_wdata[13] => mem_wdata[13].DATAA
ctl_mem_wdata[14] => mem_wdata[14].DATAA
ctl_mem_wdata[15] => mem_wdata[15].DATAA
ctl_mem_wdata[16] => mem_wdata[16].DATAA
ctl_mem_wdata[17] => mem_wdata[17].DATAA
ctl_mem_wdata[18] => mem_wdata[18].DATAA
ctl_mem_wdata[19] => mem_wdata[19].DATAA
ctl_mem_wdata[20] => mem_wdata[20].DATAA
ctl_mem_wdata[21] => mem_wdata[21].DATAA
ctl_mem_wdata[22] => mem_wdata[22].DATAA
ctl_mem_wdata[23] => mem_wdata[23].DATAA
ctl_mem_wdata[24] => mem_wdata[24].DATAA
ctl_mem_wdata[25] => mem_wdata[25].DATAA
ctl_mem_wdata[26] => mem_wdata[26].DATAA
ctl_mem_wdata[27] => mem_wdata[27].DATAA
ctl_mem_wdata[28] => mem_wdata[28].DATAA
ctl_mem_wdata[29] => mem_wdata[29].DATAA
ctl_mem_wdata[30] => mem_wdata[30].DATAA
ctl_mem_wdata[31] => mem_wdata[31].DATAA
ctl_mem_wdata_valid[0] => mem_wdata_valid[0].DATAA
ctl_mem_wdata_valid[1] => mem_wdata_valid[1].DATAA
seq_be[0] => mem_be[0].DATAB
seq_be[1] => mem_be[1].DATAB
seq_be[2] => mem_be[2].DATAB
seq_be[3] => mem_be[3].DATAB
seq_dqs_burst[0] => mem_dqs_burst[0].DATAB
seq_dqs_burst[1] => ~NO_FANOUT~
seq_wdata[0] => mem_wdata[0].DATAB
seq_wdata[1] => mem_wdata[1].DATAB
seq_wdata[2] => mem_wdata[2].DATAB
seq_wdata[3] => mem_wdata[3].DATAB
seq_wdata[4] => mem_wdata[4].DATAB
seq_wdata[5] => mem_wdata[5].DATAB
seq_wdata[6] => mem_wdata[6].DATAB
seq_wdata[7] => mem_wdata[7].DATAB
seq_wdata[8] => mem_wdata[8].DATAB
seq_wdata[9] => mem_wdata[9].DATAB
seq_wdata[10] => mem_wdata[10].DATAB
seq_wdata[11] => mem_wdata[11].DATAB
seq_wdata[12] => mem_wdata[12].DATAB
seq_wdata[13] => mem_wdata[13].DATAB
seq_wdata[14] => mem_wdata[14].DATAB
seq_wdata[15] => mem_wdata[15].DATAB
seq_wdata[16] => mem_wdata[16].DATAB
seq_wdata[17] => mem_wdata[17].DATAB
seq_wdata[18] => mem_wdata[18].DATAB
seq_wdata[19] => mem_wdata[19].DATAB
seq_wdata[20] => mem_wdata[20].DATAB
seq_wdata[21] => mem_wdata[21].DATAB
seq_wdata[22] => mem_wdata[22].DATAB
seq_wdata[23] => mem_wdata[23].DATAB
seq_wdata[24] => mem_wdata[24].DATAB
seq_wdata[25] => mem_wdata[25].DATAB
seq_wdata[26] => mem_wdata[26].DATAB
seq_wdata[27] => mem_wdata[27].DATAB
seq_wdata[28] => mem_wdata[28].DATAB
seq_wdata[29] => mem_wdata[29].DATAB
seq_wdata[30] => mem_wdata[30].DATAB
seq_wdata[31] => mem_wdata[31].DATAB
seq_wdata_valid[0] => mem_wdata_valid[0].DATAB
seq_wdata_valid[1] => mem_wdata_valid[1].DATAB
seq_ctl_sel => mem_be[3].OUTPUTSELECT
seq_ctl_sel => mem_be[2].OUTPUTSELECT
seq_ctl_sel => mem_be[1].OUTPUTSELECT
seq_ctl_sel => mem_be[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata[31].OUTPUTSELECT
seq_ctl_sel => mem_wdata[30].OUTPUTSELECT
seq_ctl_sel => mem_wdata[29].OUTPUTSELECT
seq_ctl_sel => mem_wdata[28].OUTPUTSELECT
seq_ctl_sel => mem_wdata[27].OUTPUTSELECT
seq_ctl_sel => mem_wdata[26].OUTPUTSELECT
seq_ctl_sel => mem_wdata[25].OUTPUTSELECT
seq_ctl_sel => mem_wdata[24].OUTPUTSELECT
seq_ctl_sel => mem_wdata[23].OUTPUTSELECT
seq_ctl_sel => mem_wdata[22].OUTPUTSELECT
seq_ctl_sel => mem_wdata[21].OUTPUTSELECT
seq_ctl_sel => mem_wdata[20].OUTPUTSELECT
seq_ctl_sel => mem_wdata[19].OUTPUTSELECT
seq_ctl_sel => mem_wdata[18].OUTPUTSELECT
seq_ctl_sel => mem_wdata[17].OUTPUTSELECT
seq_ctl_sel => mem_wdata[16].OUTPUTSELECT
seq_ctl_sel => mem_wdata[15].OUTPUTSELECT
seq_ctl_sel => mem_wdata[14].OUTPUTSELECT
seq_ctl_sel => mem_wdata[13].OUTPUTSELECT
seq_ctl_sel => mem_wdata[12].OUTPUTSELECT
seq_ctl_sel => mem_wdata[11].OUTPUTSELECT
seq_ctl_sel => mem_wdata[10].OUTPUTSELECT
seq_ctl_sel => mem_wdata[9].OUTPUTSELECT
seq_ctl_sel => mem_wdata[8].OUTPUTSELECT
seq_ctl_sel => mem_wdata[7].OUTPUTSELECT
seq_ctl_sel => mem_wdata[6].OUTPUTSELECT
seq_ctl_sel => mem_wdata[5].OUTPUTSELECT
seq_ctl_sel => mem_wdata[4].OUTPUTSELECT
seq_ctl_sel => mem_wdata[3].OUTPUTSELECT
seq_ctl_sel => mem_wdata[2].OUTPUTSELECT
seq_ctl_sel => mem_wdata[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[0].OUTPUTSELECT
seq_ctl_sel => mem_dqs_burst[0].OUTPUTSELECT
wdp_wdata_h_2x[0] <= wdp_wdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[1] <= wdp_wdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[2] <= wdp_wdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[3] <= wdp_wdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[4] <= wdp_wdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[5] <= wdp_wdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[6] <= wdp_wdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[7] <= wdp_wdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[8] <= wdp_wdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[9] <= wdp_wdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[10] <= wdp_wdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[11] <= wdp_wdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[12] <= wdp_wdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[13] <= wdp_wdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[14] <= wdp_wdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[15] <= wdp_wdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[0] <= wdp_wdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[1] <= wdp_wdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[2] <= wdp_wdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[3] <= wdp_wdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[4] <= wdp_wdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[5] <= wdp_wdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[6] <= wdp_wdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[7] <= wdp_wdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[8] <= wdp_wdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[9] <= wdp_wdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[10] <= wdp_wdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[11] <= wdp_wdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[12] <= wdp_wdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[13] <= wdp_wdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[14] <= wdp_wdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[15] <= wdp_wdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[0] <= wdp_wdata_oe_2x_int[0].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[1] <= wdp_wdata_oe_2x_int[1].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[2] <= wdp_wdata_oe_2x_int[2].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[3] <= wdp_wdata_oe_2x_int[3].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[4] <= wdp_wdata_oe_2x_int[4].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[5] <= wdp_wdata_oe_2x_int[5].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[6] <= wdp_wdata_oe_2x_int[6].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[7] <= wdp_wdata_oe_2x_int[7].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[8] <= wdp_wdata_oe_2x_int[8].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[9] <= wdp_wdata_oe_2x_int[9].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[10] <= wdp_wdata_oe_2x_int[10].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[11] <= wdp_wdata_oe_2x_int[11].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[12] <= wdp_wdata_oe_2x_int[12].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[13] <= wdp_wdata_oe_2x_int[13].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[14] <= wdp_wdata_oe_2x_int[14].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[15] <= wdp_wdata_oe_2x_int[15].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[0] <= wdp_wdqs_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[1] <= wdp_wdqs_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[0] <= wdp_wdqs_oe_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[1] <= wdp_wdqs_oe_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] <= wdp_dm_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[1] <= wdp_dm_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[0] <= wdp_dm_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[1] <= wdp_dm_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:cas_n_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:ras_n_struct.clk_2x
ac_clk_2x => ddr2_phy_alt_mem_phy_ac:we_n_struct.clk_2x
ac_clk_2x => period_sel_addr[6].CLK
ac_clk_2x => count_addr_2x_r[6].CLK
ac_clk_2x => count_addr_2x[6].CLK
ac_clk_2x => period_sel_addr[5].CLK
ac_clk_2x => count_addr_2x_r[5].CLK
ac_clk_2x => count_addr_2x[5].CLK
ac_clk_2x => period_sel_addr[4].CLK
ac_clk_2x => count_addr_2x_r[4].CLK
ac_clk_2x => count_addr_2x[4].CLK
ac_clk_2x => period_sel_addr[3].CLK
ac_clk_2x => count_addr_2x_r[3].CLK
ac_clk_2x => count_addr_2x[3].CLK
ac_clk_2x => period_sel_addr[2].CLK
ac_clk_2x => count_addr_2x_r[2].CLK
ac_clk_2x => count_addr_2x[2].CLK
ac_clk_2x => period_sel_addr[1].CLK
ac_clk_2x => count_addr_2x_r[1].CLK
ac_clk_2x => count_addr_2x[1].CLK
ac_clk_2x => period_sel_addr[0].CLK
ac_clk_2x => count_addr_2x_r[0].CLK
ac_clk_2x => count_addr_2x[0].CLK
cs_n_clk_2x => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.clk_2x
cs_n_clk_2x => period_sel_addr[7].CLK
cs_n_clk_2x => count_addr_2x_r[7].CLK
cs_n_clk_2x => count_addr_2x[7].CLK
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:cas_n_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:ras_n_struct.phy_clk_1x
phy_clk_1x => ddr2_phy_alt_mem_phy_ac:we_n_struct.phy_clk_1x
phy_clk_1x => count_addr[7].CLK
phy_clk_1x => count_addr[6].CLK
phy_clk_1x => count_addr[5].CLK
phy_clk_1x => count_addr[4].CLK
phy_clk_1x => count_addr[3].CLK
phy_clk_1x => count_addr[2].CLK
phy_clk_1x => count_addr[1].CLK
phy_clk_1x => count_addr[0].CLK
reset_ac_clk_2x_n => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.reset_2x_n
reset_ac_clk_2x_n => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.reset_2x_n
reset_cs_n_clk_2x_n => ~NO_FANOUT~
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:cas_n_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:ras_n_struct.ctl_add_1t_ac_lat
ctl_add_1t_ac_lat => ddr2_phy_alt_mem_phy_ac:we_n_struct.ctl_add_1t_ac_lat
ctl_add_1t_odt_lat => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.ctl_add_1t_ac_lat
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:cas_n_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:ras_n_struct.ctl_add_intermediate_regs
ctl_add_intermediate_regs => ddr2_phy_alt_mem_phy_ac:we_n_struct.ctl_add_intermediate_regs
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:cas_n_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:ras_n_struct.ctl_negedge_en
ctl_negedge_en => ddr2_phy_alt_mem_phy_ac:we_n_struct.ctl_negedge_en
ctl_mem_addr_h[0] => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.ctl_ac_h
ctl_mem_addr_h[1] => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.ctl_ac_h
ctl_mem_addr_h[2] => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.ctl_ac_h
ctl_mem_addr_h[3] => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.ctl_ac_h
ctl_mem_addr_h[4] => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.ctl_ac_h
ctl_mem_addr_h[5] => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.ctl_ac_h
ctl_mem_addr_h[6] => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.ctl_ac_h
ctl_mem_addr_h[7] => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.ctl_ac_h
ctl_mem_addr_h[8] => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.ctl_ac_h
ctl_mem_addr_h[9] => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.ctl_ac_h
ctl_mem_addr_h[10] => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.ctl_ac_h
ctl_mem_addr_h[11] => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.ctl_ac_h
ctl_mem_addr_h[12] => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.ctl_ac_h
ctl_mem_addr_l[0] => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.ctl_ac_l
ctl_mem_addr_l[1] => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.ctl_ac_l
ctl_mem_addr_l[2] => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.ctl_ac_l
ctl_mem_addr_l[3] => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.ctl_ac_l
ctl_mem_addr_l[4] => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.ctl_ac_l
ctl_mem_addr_l[5] => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.ctl_ac_l
ctl_mem_addr_l[6] => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.ctl_ac_l
ctl_mem_addr_l[7] => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.ctl_ac_l
ctl_mem_addr_l[8] => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.ctl_ac_l
ctl_mem_addr_l[9] => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.ctl_ac_l
ctl_mem_addr_l[10] => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.ctl_ac_l
ctl_mem_addr_l[11] => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.ctl_ac_l
ctl_mem_addr_l[12] => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.ctl_ac_l
ctl_mem_ba_h[0] => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.ctl_ac_h
ctl_mem_ba_h[1] => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.ctl_ac_h
ctl_mem_ba_l[0] => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.ctl_ac_l
ctl_mem_ba_l[1] => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.ctl_ac_l
ctl_mem_cas_n_h => ddr2_phy_alt_mem_phy_ac:cas_n_struct.ctl_ac_h
ctl_mem_cas_n_l => ddr2_phy_alt_mem_phy_ac:cas_n_struct.ctl_ac_l
ctl_mem_cke_h[0] => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.ctl_ac_h
ctl_mem_cke_l[0] => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.ctl_ac_l
ctl_mem_cs_n_h[0] => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.ctl_ac_h
ctl_mem_cs_n_l[0] => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.ctl_ac_l
ctl_mem_odt_h[0] => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.ctl_ac_h
ctl_mem_odt_l[0] => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.ctl_ac_l
ctl_mem_ras_n_h => ddr2_phy_alt_mem_phy_ac:ras_n_struct.ctl_ac_h
ctl_mem_ras_n_l => ddr2_phy_alt_mem_phy_ac:ras_n_struct.ctl_ac_l
ctl_mem_we_n_h => ddr2_phy_alt_mem_phy_ac:we_n_struct.ctl_ac_h
ctl_mem_we_n_l => ddr2_phy_alt_mem_phy_ac:we_n_struct.ctl_ac_l
seq_addr_h[0] => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.seq_ac_h
seq_addr_h[1] => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.seq_ac_h
seq_addr_h[2] => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.seq_ac_h
seq_addr_h[3] => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.seq_ac_h
seq_addr_h[4] => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.seq_ac_h
seq_addr_h[5] => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.seq_ac_h
seq_addr_h[6] => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.seq_ac_h
seq_addr_h[7] => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.seq_ac_h
seq_addr_h[8] => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.seq_ac_h
seq_addr_h[9] => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.seq_ac_h
seq_addr_h[10] => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.seq_ac_h
seq_addr_h[11] => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.seq_ac_h
seq_addr_h[12] => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.seq_ac_h
seq_addr_l[0] => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.seq_ac_l
seq_addr_l[1] => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.seq_ac_l
seq_addr_l[2] => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.seq_ac_l
seq_addr_l[3] => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.seq_ac_l
seq_addr_l[4] => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.seq_ac_l
seq_addr_l[5] => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.seq_ac_l
seq_addr_l[6] => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.seq_ac_l
seq_addr_l[7] => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.seq_ac_l
seq_addr_l[8] => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.seq_ac_l
seq_addr_l[9] => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.seq_ac_l
seq_addr_l[10] => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.seq_ac_l
seq_addr_l[11] => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.seq_ac_l
seq_addr_l[12] => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.seq_ac_l
seq_ba_h[0] => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.seq_ac_h
seq_ba_h[1] => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.seq_ac_h
seq_ba_l[0] => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.seq_ac_l
seq_ba_l[1] => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.seq_ac_l
seq_cas_n_h => ddr2_phy_alt_mem_phy_ac:cas_n_struct.seq_ac_h
seq_cas_n_l => ddr2_phy_alt_mem_phy_ac:cas_n_struct.seq_ac_l
seq_cke_h[0] => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.seq_ac_h
seq_cke_l[0] => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.seq_ac_l
seq_cs_n_h[0] => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.seq_ac_h
seq_cs_n_l[0] => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.seq_ac_l
seq_odt_h[0] => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.seq_ac_h
seq_odt_l[0] => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.seq_ac_l
seq_ras_n_h => ddr2_phy_alt_mem_phy_ac:ras_n_struct.seq_ac_h
seq_ras_n_l => ddr2_phy_alt_mem_phy_ac:ras_n_struct.seq_ac_l
seq_we_n_h => ddr2_phy_alt_mem_phy_ac:we_n_struct.seq_ac_h
seq_we_n_l => ddr2_phy_alt_mem_phy_ac:we_n_struct.seq_ac_l
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:cas_n_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:ras_n_struct.seq_ac_sel
seq_ac_sel => ddr2_phy_alt_mem_phy_ac:we_n_struct.seq_ac_sel
mem_addr[0] <= ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct.mem_ac
mem_addr[1] <= ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct.mem_ac
mem_addr[2] <= ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct.mem_ac
mem_addr[3] <= ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct.mem_ac
mem_addr[4] <= ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct.mem_ac
mem_addr[5] <= ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct.mem_ac
mem_addr[6] <= ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct.mem_ac
mem_addr[7] <= ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct.mem_ac
mem_addr[8] <= ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct.mem_ac
mem_addr[9] <= ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct.mem_ac
mem_addr[10] <= ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct.mem_ac
mem_addr[11] <= ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct.mem_ac
mem_addr[12] <= ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct.mem_ac
mem_ba[0] <= ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct.mem_ac
mem_ba[1] <= ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct.mem_ac
mem_cas_n <= ddr2_phy_alt_mem_phy_ac:cas_n_struct.mem_ac
mem_cke[0] <= ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct.mem_ac
mem_cs_n[0] <= ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.mem_ac
mem_odt[0] <= ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.mem_ac
mem_ras_n <= ddr2_phy_alt_mem_phy_ac:ras_n_struct.mem_ac
mem_we_n <= ddr2_phy_alt_mem_phy_ac:we_n_struct.mem_ac


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => reset_phy_clk_1x_n.IN1
ctl_cal_success <= ddr2_phy_alt_mem_phy_seq:seq_inst.ctl_init_success
ctl_cal_fail <= ddr2_phy_alt_mem_phy_seq:seq_inst.ctl_init_fail
ctl_cal_warning <= ddr2_phy_alt_mem_phy_seq:seq_inst.ctl_init_warning
ctl_cal_req => ctl_cal_req.IN1
int_RANK_HAS_ADDR_SWAP[0] => int_RANK_HAS_ADDR_SWAP[0].IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
seq_pll_inc_dec_n <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_pll_inc_dec_n
seq_pll_start_reconfig <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_pll_start_reconfig
seq_pll_select[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
phs_shft_busy => phs_shft_busy.IN1
pll_resync_clk_index[0] => pll_resync_clk_index[0].IN1
pll_resync_clk_index[1] => pll_resync_clk_index[1].IN1
pll_resync_clk_index[2] => pll_resync_clk_index[2].IN1
pll_measure_clk_index[0] => pll_measure_clk_index[0].IN1
pll_measure_clk_index[1] => pll_measure_clk_index[1].IN1
pll_measure_clk_index[2] => pll_measure_clk_index[2].IN1
sc_clk_dp[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
sc_clk_dp[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
scan_enable_dqs_config[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_enable_dqs_config[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_update[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_update[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_din[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_din[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_enable_ck[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_ck
scan_enable_dqs[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqs[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqsn[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dqsn[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dq[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[5] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[6] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[7] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[8] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[9] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[10] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[11] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[12] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[13] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[14] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[15] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dm[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
scan_enable_dm[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
hr_rsc_clk => hr_rsc_clk.IN1
seq_ac_addr[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[5] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[6] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[7] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[8] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[9] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[10] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[11] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[12] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_ba[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_ba[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_cas_n[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_cas_n
seq_ac_ras_n[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_ras_n
seq_ac_we_n[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_we_n
seq_ac_cke[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_cke
seq_ac_cs_n[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_cs_n
seq_ac_odt[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_odt
seq_ac_rst_n[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_rst_n
seq_ac_sel <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_sel
seq_mem_clk_disable <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_mem_clk_disable
ctl_add_1t_ac_lat_internal <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_ac_lat_internal
ctl_add_1t_odt_lat_internal <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_odt_lat_internal
ctl_add_intermediate_regs_internal <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_2t
seq_rdv_doing_rd[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdv_doing_rd[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdp_reset_req_n <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdp_reset_req_n
seq_rdp_inc_read_lat_1x[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_inc_read_lat_1x[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_dec_read_lat_1x[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
seq_rdp_dec_read_lat_1x[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
int_rdata_valid_1t[0] => int_rdata_valid_1t[0].IN1
seq_rdata_valid_lat_inc <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_inc
seq_rdata_valid_lat_dec <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_dec
ctl_rlat[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
seq_poa_lat_dec_1x[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_dec_1x[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_inc_1x[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_lat_inc_1x[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_protection_override_1x <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_poa_protection_override_1x
seq_oct_oct_delay[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_extend[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_val <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_oct_value
seq_wdp_dqs_burst[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_dqs_burst[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_wdata_valid[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata_valid[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[5] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[6] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[7] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[8] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[9] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[10] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[11] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[12] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[13] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[14] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[15] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[16] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[17] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[18] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[19] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[20] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[21] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[22] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[23] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[24] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[25] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[26] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[27] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[28] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[29] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[30] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[31] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_dm[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dqs[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_dqs[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_ovride <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_wdp_ovride
seq_dqs_add_2t_delay[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
seq_dqs_add_2t_delay[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
ctl_wlat[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
seq_mmc_start <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_mmc_start
mmc_seq_done => mmc_seq_done.IN1
mmc_seq_value => mmc_seq_value.IN1
mem_err_out_n => mem_err_out_n.IN1
parity_error_n <= ddr2_phy_alt_mem_phy_seq:seq_inst.parity_error_n
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[1] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[2] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[3] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[4] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[5] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[6] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[7] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[8] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[9] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[10] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[11] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[12] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[13] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[14] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[15] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[16] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[17] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[18] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[19] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[20] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[21] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[22] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[23] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[24] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[25] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[26] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[27] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[28] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[29] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[30] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[31] <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_waitrequest <= ddr2_phy_alt_mem_phy_seq:seq_inst.seq_dbg_waitrequest


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst
clk => ddr2_phy_alt_mem_phy_admin:admin.clk
clk => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.CLK
clk => \pll_ctrl:mmi_pll_active.CLK
clk => mmi_pll_select[0].CLK
clk => mmi_pll_select[1].CLK
clk => mmi_pll_select[2].CLK
clk => mmi_pll_start_reconfig.CLK
clk => mmi_pll_inc_dec_n.CLK
clk => dgrb_phs_shft_busy.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => seq_pll_phs_shift_busy_ccd.CLK
clk => seq_pll_phs_shift_busy_r.CLK
clk => seq_ac_add_2t~reg0.CLK
clk => seq_ac_add_1t_odt_lat_internal~reg0.CLK
clk => seq_ac_add_1t_ac_lat_internal~reg0.CLK
clk => ctl_cal_byte_lanes_r[0].CLK
clk => ctl_cal_byte_lanes_r[1].CLK
clk => seq_rdp_reset_req_n~reg0.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => dgb_ac_access_gnt_r.CLK
clk => seq_ac_rst_n[0]~reg0.CLK
clk => seq_ac_odt[0]~reg0.CLK
clk => seq_ac_cs_n[0]~reg0.CLK
clk => seq_ac_cke[0]~reg0.CLK
clk => seq_ac_we_n[0]~reg0.CLK
clk => seq_ac_ras_n[0]~reg0.CLK
clk => seq_ac_cas_n[0]~reg0.CLK
clk => seq_ac_ba[0]~reg0.CLK
clk => seq_ac_ba[1]~reg0.CLK
clk => seq_ac_addr[0]~reg0.CLK
clk => seq_ac_addr[1]~reg0.CLK
clk => seq_ac_addr[2]~reg0.CLK
clk => seq_ac_addr[3]~reg0.CLK
clk => seq_ac_addr[4]~reg0.CLK
clk => seq_ac_addr[5]~reg0.CLK
clk => seq_ac_addr[6]~reg0.CLK
clk => seq_ac_addr[7]~reg0.CLK
clk => seq_ac_addr[8]~reg0.CLK
clk => seq_ac_addr[9]~reg0.CLK
clk => seq_ac_addr[10]~reg0.CLK
clk => seq_ac_addr[11]~reg0.CLK
clk => seq_ac_addr[12]~reg0.CLK
clk => \ac_mux:seen_phy_init_complete.CLK
clk => \ac_mux:mem_clk_disable[0].CLK
clk => \ac_mux:mem_clk_disable[1].CLK
clk => \ac_mux:mem_clk_disable[2].CLK
clk => seq_mem_clk_disable~reg0.CLK
clk => seq_rdv_doing_rd[0]~reg0.CLK
clk => seq_rdv_doing_rd[1]~reg0.CLK
clk => \ac_mux:ctrl_broadcast_r.command_req.CLK
clk => seq_poa_protection_override_1x~reg0.CLK
clk => seq_oct_oct_extend[0]~reg0.CLK
clk => seq_oct_oct_extend[1]~reg0.CLK
clk => seq_oct_oct_extend[2]~reg0.CLK
clk => seq_oct_oct_extend[3]~reg0.CLK
clk => seq_oct_oct_extend[4]~reg0.CLK
clk => seq_oct_oct_delay[0]~reg0.CLK
clk => seq_oct_oct_delay[1]~reg0.CLK
clk => seq_oct_oct_delay[2]~reg0.CLK
clk => seq_oct_oct_delay[3]~reg0.CLK
clk => seq_oct_oct_delay[4]~reg0.CLK
clk => ddr2_phy_alt_mem_phy_dgrb:dgrb.clk
clk => ddr2_phy_alt_mem_phy_dgwb:dgwb.clk
clk => ddr2_phy_alt_mem_phy_ctrl:ctrl.clk
clk => \ac_mux:ctrl_broadcast_r.command~1.DATAIN
rst_n => ddr2_phy_alt_mem_phy_admin:admin.rst_n
rst_n => ddr2_phy_alt_mem_phy_dgrb:dgrb.rst_n
rst_n => ddr2_phy_alt_mem_phy_dgwb:dgwb.rst_n
rst_n => ddr2_phy_alt_mem_phy_ctrl:ctrl.rst_n
rst_n => seq_ac_rst_n[0]~reg0.ACLR
rst_n => seq_ac_odt[0]~reg0.ACLR
rst_n => seq_ac_cs_n[0]~reg0.PRESET
rst_n => seq_ac_cke[0]~reg0.ACLR
rst_n => seq_ac_we_n[0]~reg0.PRESET
rst_n => seq_ac_ras_n[0]~reg0.PRESET
rst_n => seq_ac_cas_n[0]~reg0.PRESET
rst_n => seq_ac_ba[0]~reg0.ACLR
rst_n => seq_ac_ba[1]~reg0.ACLR
rst_n => seq_ac_addr[0]~reg0.ACLR
rst_n => seq_ac_addr[1]~reg0.ACLR
rst_n => seq_ac_addr[2]~reg0.ACLR
rst_n => seq_ac_addr[3]~reg0.ACLR
rst_n => seq_ac_addr[4]~reg0.ACLR
rst_n => seq_ac_addr[5]~reg0.ACLR
rst_n => seq_ac_addr[6]~reg0.ACLR
rst_n => seq_ac_addr[7]~reg0.ACLR
rst_n => seq_ac_addr[8]~reg0.ACLR
rst_n => seq_ac_addr[9]~reg0.ACLR
rst_n => seq_ac_addr[10]~reg0.ACLR
rst_n => seq_ac_addr[11]~reg0.ACLR
rst_n => seq_ac_addr[12]~reg0.ACLR
rst_n => \ac_mux:seen_phy_init_complete.ACLR
rst_n => \ac_mux:mem_clk_disable[0].PRESET
rst_n => \ac_mux:mem_clk_disable[1].PRESET
rst_n => \ac_mux:mem_clk_disable[2].PRESET
rst_n => seq_mem_clk_disable~reg0.PRESET
rst_n => seq_rdv_doing_rd[0]~reg0.ACLR
rst_n => seq_rdv_doing_rd[1]~reg0.ACLR
rst_n => dgrb_phs_shft_busy.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => seq_ac_add_2t~reg0.ACLR
rst_n => seq_ac_add_1t_odt_lat_internal~reg0.ACLR
rst_n => seq_ac_add_1t_ac_lat_internal~reg0.ACLR
rst_n => ctl_cal_byte_lanes_r[0].PRESET
rst_n => ctl_cal_byte_lanes_r[1].PRESET
rst_n => seq_rdp_reset_req_n~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => seq_poa_protection_override_1x~reg0.ACLR
rst_n => seq_oct_oct_extend[0]~reg0.PRESET
rst_n => seq_oct_oct_extend[1]~reg0.PRESET
rst_n => seq_oct_oct_extend[2]~reg0.ACLR
rst_n => seq_oct_oct_extend[3]~reg0.ACLR
rst_n => seq_oct_oct_extend[4]~reg0.ACLR
rst_n => seq_oct_oct_delay[0]~reg0.ACLR
rst_n => seq_oct_oct_delay[1]~reg0.ACLR
rst_n => seq_oct_oct_delay[2]~reg0.ACLR
rst_n => seq_oct_oct_delay[3]~reg0.ACLR
rst_n => seq_oct_oct_delay[4]~reg0.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command_req.ACLR
rst_n => dgb_ac_access_gnt_r.ACLR
rst_n => seq_pll_phs_shift_busy_ccd.ACLR
rst_n => seq_pll_phs_shift_busy_r.ACLR
rst_n => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.ACLR
rst_n => \pll_ctrl:mmi_pll_active.ACLR
rst_n => mmi_pll_select[0].ACLR
rst_n => mmi_pll_select[1].ACLR
rst_n => mmi_pll_select[2].ACLR
rst_n => mmi_pll_start_reconfig.ACLR
rst_n => mmi_pll_inc_dec_n.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command~3.DATAIN
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_warning <= <GND>
ctl_recalibrate_req => mem_clk_disable.OUTPUTSELECT
ctl_recalibrate_req => seen_phy_init_complete.OUTPUTSELECT
ctl_recalibrate_req => seq_rdp_reset_req_n.OUTPUTSELECT
ctl_recalibrate_req => ddr2_phy_alt_mem_phy_admin:admin.ctl_recalibrate_req
ctl_recalibrate_req => ddr2_phy_alt_mem_phy_ctrl:ctrl.ctl_recalibrate_req
mem_ac_swapped_ranks[0] => ddr2_phy_alt_mem_phy_admin:admin.mem_ac_swapped_ranks[0]
ctl_cal_byte_lanes[0] => ctl_cal_byte_lanes_r[0].DATAIN
ctl_cal_byte_lanes[1] => ctl_cal_byte_lanes_r[1].DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_phs_shift_busy => seq_pll_phs_shift_busy_r.DATAIN
pll_resync_clk_index[0] => ddr2_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[0]
pll_resync_clk_index[1] => ddr2_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[1]
pll_resync_clk_index[2] => ddr2_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[2]
pll_measure_clk_index[0] => ddr2_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[0]
pll_measure_clk_index[1] => ddr2_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[1]
pll_measure_clk_index[2] => ddr2_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[2]
seq_scan_clk[0] <= <GND>
seq_scan_clk[1] <= <GND>
seq_scan_enable_dqs_config[0] <= <GND>
seq_scan_enable_dqs_config[1] <= <GND>
seq_scan_update[0] <= <GND>
seq_scan_update[1] <= <GND>
seq_scan_din[0] <= <GND>
seq_scan_din[1] <= <GND>
seq_scan_enable_ck[0] <= <GND>
seq_scan_enable_dqs[0] <= <GND>
seq_scan_enable_dqs[1] <= <GND>
seq_scan_enable_dqsn[0] <= <GND>
seq_scan_enable_dqsn[1] <= <GND>
seq_scan_enable_dq[0] <= <GND>
seq_scan_enable_dq[1] <= <GND>
seq_scan_enable_dq[2] <= <GND>
seq_scan_enable_dq[3] <= <GND>
seq_scan_enable_dq[4] <= <GND>
seq_scan_enable_dq[5] <= <GND>
seq_scan_enable_dq[6] <= <GND>
seq_scan_enable_dq[7] <= <GND>
seq_scan_enable_dq[8] <= <GND>
seq_scan_enable_dq[9] <= <GND>
seq_scan_enable_dq[10] <= <GND>
seq_scan_enable_dq[11] <= <GND>
seq_scan_enable_dq[12] <= <GND>
seq_scan_enable_dq[13] <= <GND>
seq_scan_enable_dq[14] <= <GND>
seq_scan_enable_dq[15] <= <GND>
seq_scan_enable_dm[0] <= <GND>
seq_scan_enable_dm[1] <= <GND>
hr_rsc_clk => ~NO_FANOUT~
seq_ac_addr[0] <= seq_ac_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[1] <= seq_ac_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[2] <= seq_ac_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[3] <= seq_ac_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[4] <= seq_ac_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[5] <= seq_ac_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[6] <= seq_ac_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[7] <= seq_ac_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[8] <= seq_ac_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[9] <= seq_ac_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[10] <= seq_ac_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[11] <= seq_ac_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[12] <= seq_ac_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[0] <= seq_ac_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[1] <= seq_ac_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cas_n[0] <= seq_ac_cas_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ras_n[0] <= seq_ac_ras_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_we_n[0] <= seq_ac_we_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cke[0] <= seq_ac_cke[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cs_n[0] <= seq_ac_cs_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_odt[0] <= seq_ac_odt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_rst_n[0] <= seq_ac_rst_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= ddr2_phy_alt_mem_phy_admin:admin.seq_ac_sel
seq_mem_clk_disable <= seq_mem_clk_disable~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_ac_lat_internal <= seq_ac_add_1t_ac_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_odt_lat_internal <= seq_ac_add_1t_odt_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_2t <= seq_ac_add_2t~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_reset_req_n <= seq_rdp_reset_req_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_inc_read_lat_1x[0] <= <GND>
seq_rdp_inc_read_lat_1x[1] <= <GND>
seq_rdp_dec_read_lat_1x[0] <= <GND>
seq_rdp_dec_read_lat_1x[1] <= <GND>
rdata[0] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[0]
rdata[1] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[1]
rdata[2] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[2]
rdata[3] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[3]
rdata[4] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[4]
rdata[5] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[5]
rdata[6] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[6]
rdata[7] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[7]
rdata[8] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[8]
rdata[9] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[9]
rdata[10] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[10]
rdata[11] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[11]
rdata[12] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[12]
rdata[13] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[13]
rdata[14] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[14]
rdata[15] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[15]
rdata[16] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[16]
rdata[16] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[0]
rdata[17] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[17]
rdata[17] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[1]
rdata[18] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[18]
rdata[18] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[2]
rdata[19] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[19]
rdata[19] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[3]
rdata[20] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[20]
rdata[20] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[4]
rdata[21] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[21]
rdata[21] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[5]
rdata[22] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[22]
rdata[22] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[6]
rdata[23] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[23]
rdata[23] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[7]
rdata[24] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[24]
rdata[24] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[8]
rdata[25] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[25]
rdata[25] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[9]
rdata[26] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[26]
rdata[26] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[10]
rdata[27] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[27]
rdata[27] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[11]
rdata[28] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[28]
rdata[28] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[12]
rdata[29] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[29]
rdata[29] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[13]
rdata[30] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[30]
rdata[30] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[14]
rdata[31] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata[31]
rdata[31] => ddr2_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[15]
seq_rdv_doing_rd[0] <= seq_rdv_doing_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdv_doing_rd[1] <= seq_rdv_doing_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => ddr2_phy_alt_mem_phy_dgrb:dgrb.rdata_valid[0]
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ctl_rlat[0] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.rd_lat[0]
seq_ctl_rlat[1] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.rd_lat[1]
seq_ctl_rlat[2] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.rd_lat[2]
seq_ctl_rlat[3] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.rd_lat[3]
seq_ctl_rlat[4] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.rd_lat[4]
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_protection_override_1x <= seq_poa_protection_override_1x~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[0] <= seq_oct_oct_delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[1] <= seq_oct_oct_delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[2] <= seq_oct_oct_delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[3] <= seq_oct_oct_delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[4] <= seq_oct_oct_delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[0] <= seq_oct_oct_extend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[1] <= seq_oct_oct_extend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[2] <= seq_oct_oct_extend[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[3] <= seq_oct_oct_extend[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[4] <= seq_oct_oct_extend[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= ddr2_phy_alt_mem_phy_dgrb:dgrb.seq_oct_value
seq_wdp_dqs_burst[0] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[0]
seq_wdp_dqs_burst[1] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[1]
seq_wdp_wdata_valid[0] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[0]
seq_wdp_wdata_valid[1] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[1]
seq_wdp_wdata[0] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[0]
seq_wdp_wdata[1] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[1]
seq_wdp_wdata[2] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[2]
seq_wdp_wdata[3] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[3]
seq_wdp_wdata[4] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[4]
seq_wdp_wdata[5] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[5]
seq_wdp_wdata[6] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[6]
seq_wdp_wdata[7] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[7]
seq_wdp_wdata[8] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[8]
seq_wdp_wdata[9] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[9]
seq_wdp_wdata[10] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[10]
seq_wdp_wdata[11] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[11]
seq_wdp_wdata[12] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[12]
seq_wdp_wdata[13] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[13]
seq_wdp_wdata[14] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[14]
seq_wdp_wdata[15] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[15]
seq_wdp_wdata[16] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[16]
seq_wdp_wdata[17] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[17]
seq_wdp_wdata[18] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[18]
seq_wdp_wdata[19] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[19]
seq_wdp_wdata[20] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[20]
seq_wdp_wdata[21] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[21]
seq_wdp_wdata[22] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[22]
seq_wdp_wdata[23] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[23]
seq_wdp_wdata[24] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[24]
seq_wdp_wdata[25] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[25]
seq_wdp_wdata[26] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[26]
seq_wdp_wdata[27] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[27]
seq_wdp_wdata[28] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[28]
seq_wdp_wdata[29] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[29]
seq_wdp_wdata[30] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[30]
seq_wdp_wdata[31] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[31]
seq_wdp_dm[0] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[0]
seq_wdp_dm[1] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[1]
seq_wdp_dm[2] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[2]
seq_wdp_dm[3] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[3]
seq_wdp_dqs[0] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[0]
seq_wdp_dqs[1] <= ddr2_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[1]
seq_wdp_ovride <= seq_wdp_ovride.DB_MAX_OUTPUT_PORT_TYPE
seq_dqs_add_2t_delay[0] <= <GND>
seq_dqs_add_2t_delay[1] <= <GND>
seq_ctl_wlat[0] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.wd_lat[0]
seq_ctl_wlat[1] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.wd_lat[1]
seq_ctl_wlat[2] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.wd_lat[2]
seq_ctl_wlat[3] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.wd_lat[3]
seq_ctl_wlat[4] <= ddr2_phy_alt_mem_phy_dgrb:dgrb.wd_lat[4]
seq_mmc_start <= ddr2_phy_alt_mem_phy_dgrb:dgrb.seq_mmc_start
mmc_seq_done => ddr2_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_done
mmc_seq_value => ddr2_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_value
mem_err_out_n => ~NO_FANOUT~
parity_error_n <= <VCC>
dbg_seq_clk => ~NO_FANOUT~
dbg_seq_rst_n => ~NO_FANOUT~
dbg_seq_addr[0] => ~NO_FANOUT~
dbg_seq_addr[1] => ~NO_FANOUT~
dbg_seq_addr[2] => ~NO_FANOUT~
dbg_seq_addr[3] => ~NO_FANOUT~
dbg_seq_addr[4] => ~NO_FANOUT~
dbg_seq_addr[5] => ~NO_FANOUT~
dbg_seq_addr[6] => ~NO_FANOUT~
dbg_seq_addr[7] => ~NO_FANOUT~
dbg_seq_addr[8] => ~NO_FANOUT~
dbg_seq_addr[9] => ~NO_FANOUT~
dbg_seq_addr[10] => ~NO_FANOUT~
dbg_seq_addr[11] => ~NO_FANOUT~
dbg_seq_addr[12] => ~NO_FANOUT~
dbg_seq_wr => ~NO_FANOUT~
dbg_seq_rd => ~NO_FANOUT~
dbg_seq_cs => ~NO_FANOUT~
dbg_seq_wr_data[0] => ~NO_FANOUT~
dbg_seq_wr_data[1] => ~NO_FANOUT~
dbg_seq_wr_data[2] => ~NO_FANOUT~
dbg_seq_wr_data[3] => ~NO_FANOUT~
dbg_seq_wr_data[4] => ~NO_FANOUT~
dbg_seq_wr_data[5] => ~NO_FANOUT~
dbg_seq_wr_data[6] => ~NO_FANOUT~
dbg_seq_wr_data[7] => ~NO_FANOUT~
dbg_seq_wr_data[8] => ~NO_FANOUT~
dbg_seq_wr_data[9] => ~NO_FANOUT~
dbg_seq_wr_data[10] => ~NO_FANOUT~
dbg_seq_wr_data[11] => ~NO_FANOUT~
dbg_seq_wr_data[12] => ~NO_FANOUT~
dbg_seq_wr_data[13] => ~NO_FANOUT~
dbg_seq_wr_data[14] => ~NO_FANOUT~
dbg_seq_wr_data[15] => ~NO_FANOUT~
dbg_seq_wr_data[16] => ~NO_FANOUT~
dbg_seq_wr_data[17] => ~NO_FANOUT~
dbg_seq_wr_data[18] => ~NO_FANOUT~
dbg_seq_wr_data[19] => ~NO_FANOUT~
dbg_seq_wr_data[20] => ~NO_FANOUT~
dbg_seq_wr_data[21] => ~NO_FANOUT~
dbg_seq_wr_data[22] => ~NO_FANOUT~
dbg_seq_wr_data[23] => ~NO_FANOUT~
dbg_seq_wr_data[24] => ~NO_FANOUT~
dbg_seq_wr_data[25] => ~NO_FANOUT~
dbg_seq_wr_data[26] => ~NO_FANOUT~
dbg_seq_wr_data[27] => ~NO_FANOUT~
dbg_seq_wr_data[28] => ~NO_FANOUT~
dbg_seq_wr_data[29] => ~NO_FANOUT~
dbg_seq_wr_data[30] => ~NO_FANOUT~
dbg_seq_wr_data[31] => ~NO_FANOUT~
seq_dbg_rd_data[0] <= <GND>
seq_dbg_rd_data[1] <= <GND>
seq_dbg_rd_data[2] <= <GND>
seq_dbg_rd_data[3] <= <GND>
seq_dbg_rd_data[4] <= <GND>
seq_dbg_rd_data[5] <= <GND>
seq_dbg_rd_data[6] <= <GND>
seq_dbg_rd_data[7] <= <GND>
seq_dbg_rd_data[8] <= <GND>
seq_dbg_rd_data[9] <= <GND>
seq_dbg_rd_data[10] <= <GND>
seq_dbg_rd_data[11] <= <GND>
seq_dbg_rd_data[12] <= <GND>
seq_dbg_rd_data[13] <= <GND>
seq_dbg_rd_data[14] <= <GND>
seq_dbg_rd_data[15] <= <GND>
seq_dbg_rd_data[16] <= <GND>
seq_dbg_rd_data[17] <= <GND>
seq_dbg_rd_data[18] <= <GND>
seq_dbg_rd_data[19] <= <GND>
seq_dbg_rd_data[20] <= <GND>
seq_dbg_rd_data[21] <= <GND>
seq_dbg_rd_data[22] <= <GND>
seq_dbg_rd_data[23] <= <GND>
seq_dbg_rd_data[24] <= <GND>
seq_dbg_rd_data[25] <= <GND>
seq_dbg_rd_data[26] <= <GND>
seq_dbg_rd_data[27] <= <GND>
seq_dbg_rd_data[28] <= <GND>
seq_dbg_rd_data[29] <= <GND>
seq_dbg_rd_data[30] <= <GND>
seq_dbg_rd_data[31] <= <GND>
seq_dbg_waitrequest <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin
clk => ac_access_gnt~reg0.CLK
clk => admin_ctrl.command_err~reg0.CLK
clk => admin_ctrl.command_result[0]~reg0.CLK
clk => admin_ctrl.command_result[1]~reg0.CLK
clk => admin_ctrl.command_result[2]~reg0.CLK
clk => admin_ctrl.command_result[3]~reg0.CLK
clk => admin_ctrl.command_result[4]~reg0.CLK
clk => admin_ctrl.command_result[5]~reg0.CLK
clk => admin_ctrl.command_result[6]~reg0.CLK
clk => admin_ctrl.command_result[7]~reg0.CLK
clk => admin_ctrl.command_done~reg0.CLK
clk => admin_ctrl.command_ack~reg0.CLK
clk => nop_toggle_pin[0].CLK
clk => nop_toggle_pin[1].CLK
clk => nop_toggle_pin[2].CLK
clk => nop_toggle_pin[3].CLK
clk => nop_toggle_value.CLK
clk => addr_cmd[0].rst_n.CLK
clk => addr_cmd[0].odt[0].CLK
clk => addr_cmd[0].odt[1].CLK
clk => addr_cmd[0].odt[2].CLK
clk => addr_cmd[0].odt[3].CLK
clk => addr_cmd[0].odt[4].CLK
clk => addr_cmd[0].odt[5].CLK
clk => addr_cmd[0].odt[6].CLK
clk => addr_cmd[0].odt[7].CLK
clk => addr_cmd[0].odt[8].CLK
clk => addr_cmd[0].odt[9].CLK
clk => addr_cmd[0].odt[10].CLK
clk => addr_cmd[0].odt[11].CLK
clk => addr_cmd[0].odt[12].CLK
clk => addr_cmd[0].odt[13].CLK
clk => addr_cmd[0].odt[14].CLK
clk => addr_cmd[0].odt[15].CLK
clk => addr_cmd[0].cs_n[0].CLK
clk => addr_cmd[0].cs_n[1].CLK
clk => addr_cmd[0].cs_n[2].CLK
clk => addr_cmd[0].cs_n[3].CLK
clk => addr_cmd[0].cs_n[4].CLK
clk => addr_cmd[0].cs_n[5].CLK
clk => addr_cmd[0].cs_n[6].CLK
clk => addr_cmd[0].cs_n[7].CLK
clk => addr_cmd[0].cs_n[8].CLK
clk => addr_cmd[0].cs_n[9].CLK
clk => addr_cmd[0].cs_n[10].CLK
clk => addr_cmd[0].cs_n[11].CLK
clk => addr_cmd[0].cs_n[12].CLK
clk => addr_cmd[0].cs_n[13].CLK
clk => addr_cmd[0].cs_n[14].CLK
clk => addr_cmd[0].cs_n[15].CLK
clk => addr_cmd[0].cke[0].CLK
clk => addr_cmd[0].cke[1].CLK
clk => addr_cmd[0].cke[2].CLK
clk => addr_cmd[0].cke[3].CLK
clk => addr_cmd[0].cke[4].CLK
clk => addr_cmd[0].cke[5].CLK
clk => addr_cmd[0].cke[6].CLK
clk => addr_cmd[0].cke[7].CLK
clk => addr_cmd[0].cke[8].CLK
clk => addr_cmd[0].cke[9].CLK
clk => addr_cmd[0].cke[10].CLK
clk => addr_cmd[0].cke[11].CLK
clk => addr_cmd[0].cke[12].CLK
clk => addr_cmd[0].cke[13].CLK
clk => addr_cmd[0].cke[14].CLK
clk => addr_cmd[0].cke[15].CLK
clk => addr_cmd[0].we_n.CLK
clk => addr_cmd[0].ras_n.CLK
clk => addr_cmd[0].cas_n.CLK
clk => addr_cmd[0].ba[0].CLK
clk => addr_cmd[0].ba[1].CLK
clk => addr_cmd[0].ba[2].CLK
clk => addr_cmd[0].addr[0].CLK
clk => addr_cmd[0].addr[1].CLK
clk => addr_cmd[0].addr[2].CLK
clk => addr_cmd[0].addr[3].CLK
clk => addr_cmd[0].addr[4].CLK
clk => addr_cmd[0].addr[5].CLK
clk => addr_cmd[0].addr[6].CLK
clk => addr_cmd[0].addr[7].CLK
clk => addr_cmd[0].addr[8].CLK
clk => addr_cmd[0].addr[9].CLK
clk => addr_cmd[0].addr[10].CLK
clk => addr_cmd[0].addr[11].CLK
clk => addr_cmd[0].addr[12].CLK
clk => addr_cmd[0].addr[13].CLK
clk => addr_cmd[0].addr[14].CLK
clk => per_cs_init_seen[0].CLK
clk => refresh_done.CLK
clk => seq_ac_sel~reg0.CLK
clk => finished_state.CLK
clk => stage_counter_zero.CLK
clk => stage_counter[0].CLK
clk => stage_counter[1].CLK
clk => stage_counter[2].CLK
clk => stage_counter[3].CLK
clk => stage_counter[4].CLK
clk => stage_counter[5].CLK
clk => stage_counter[6].CLK
clk => stage_counter[7].CLK
clk => stage_counter[8].CLK
clk => stage_counter[9].CLK
clk => stage_counter[10].CLK
clk => stage_counter[11].CLK
clk => stage_counter[12].CLK
clk => stage_counter[13].CLK
clk => stage_counter[14].CLK
clk => stage_counter[15].CLK
clk => stage_counter[16].CLK
clk => stage_counter[17].CLK
clk => mem_init_complete.CLK
clk => command_started.CLK
clk => command_done.CLK
clk => refreshes_maxed.CLK
clk => trefi_failure~reg0.CLK
clk => num_stacked_refreshes[0].CLK
clk => num_stacked_refreshes[1].CLK
clk => num_stacked_refreshes[2].CLK
clk => refresh_due.CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => refresh_count[9].CLK
clk => initial_refresh_issued.CLK
clk => current_cs.CLK
clk => admin_req_extended.CLK
clk => ctrl_rec.command_req.CLK
clk => ctrl_rec.command_op.current_cs[0].CLK
clk => nop_toggle_signal~10.DATAIN
clk => ac_state~1.DATAIN
clk => state~13.DATAIN
clk => ctrl_rec.command~1.DATAIN
rst_n => nop_toggle_signal.rst_n.OUTPUTSELECT
rst_n => nop_toggle_signal.odt.OUTPUTSELECT
rst_n => nop_toggle_signal.cs_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cke.OUTPUTSELECT
rst_n => nop_toggle_signal.we_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ras_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cas_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ba.OUTPUTSELECT
rst_n => nop_toggle_signal.addr.OUTPUTSELECT
rst_n => addr_cmd[0].rst_n.ACLR
rst_n => addr_cmd[0].odt[0].ACLR
rst_n => addr_cmd[0].odt[1].ACLR
rst_n => addr_cmd[0].odt[2].ACLR
rst_n => addr_cmd[0].odt[3].ACLR
rst_n => addr_cmd[0].odt[4].ACLR
rst_n => addr_cmd[0].odt[5].ACLR
rst_n => addr_cmd[0].odt[6].ACLR
rst_n => addr_cmd[0].odt[7].ACLR
rst_n => addr_cmd[0].odt[8].ACLR
rst_n => addr_cmd[0].odt[9].ACLR
rst_n => addr_cmd[0].odt[10].ACLR
rst_n => addr_cmd[0].odt[11].ACLR
rst_n => addr_cmd[0].odt[12].ACLR
rst_n => addr_cmd[0].odt[13].ACLR
rst_n => addr_cmd[0].odt[14].ACLR
rst_n => addr_cmd[0].odt[15].ACLR
rst_n => addr_cmd[0].cs_n[0].PRESET
rst_n => addr_cmd[0].cs_n[1].ACLR
rst_n => addr_cmd[0].cs_n[2].ACLR
rst_n => addr_cmd[0].cs_n[3].ACLR
rst_n => addr_cmd[0].cs_n[4].ACLR
rst_n => addr_cmd[0].cs_n[5].ACLR
rst_n => addr_cmd[0].cs_n[6].ACLR
rst_n => addr_cmd[0].cs_n[7].ACLR
rst_n => addr_cmd[0].cs_n[8].ACLR
rst_n => addr_cmd[0].cs_n[9].ACLR
rst_n => addr_cmd[0].cs_n[10].ACLR
rst_n => addr_cmd[0].cs_n[11].ACLR
rst_n => addr_cmd[0].cs_n[12].ACLR
rst_n => addr_cmd[0].cs_n[13].ACLR
rst_n => addr_cmd[0].cs_n[14].ACLR
rst_n => addr_cmd[0].cs_n[15].ACLR
rst_n => addr_cmd[0].cke[0].ACLR
rst_n => addr_cmd[0].cke[1].ACLR
rst_n => addr_cmd[0].cke[2].ACLR
rst_n => addr_cmd[0].cke[3].ACLR
rst_n => addr_cmd[0].cke[4].ACLR
rst_n => addr_cmd[0].cke[5].ACLR
rst_n => addr_cmd[0].cke[6].ACLR
rst_n => addr_cmd[0].cke[7].ACLR
rst_n => addr_cmd[0].cke[8].ACLR
rst_n => addr_cmd[0].cke[9].ACLR
rst_n => addr_cmd[0].cke[10].ACLR
rst_n => addr_cmd[0].cke[11].ACLR
rst_n => addr_cmd[0].cke[12].ACLR
rst_n => addr_cmd[0].cke[13].ACLR
rst_n => addr_cmd[0].cke[14].ACLR
rst_n => addr_cmd[0].cke[15].ACLR
rst_n => addr_cmd[0].we_n.ACLR
rst_n => addr_cmd[0].ras_n.ACLR
rst_n => addr_cmd[0].cas_n.ACLR
rst_n => addr_cmd[0].ba[0].ACLR
rst_n => addr_cmd[0].ba[1].ACLR
rst_n => addr_cmd[0].ba[2].ACLR
rst_n => addr_cmd[0].addr[0].ACLR
rst_n => addr_cmd[0].addr[1].ACLR
rst_n => addr_cmd[0].addr[2].ACLR
rst_n => addr_cmd[0].addr[3].ACLR
rst_n => addr_cmd[0].addr[4].ACLR
rst_n => addr_cmd[0].addr[5].ACLR
rst_n => addr_cmd[0].addr[6].ACLR
rst_n => addr_cmd[0].addr[7].ACLR
rst_n => addr_cmd[0].addr[8].ACLR
rst_n => addr_cmd[0].addr[9].ACLR
rst_n => addr_cmd[0].addr[10].ACLR
rst_n => addr_cmd[0].addr[11].ACLR
rst_n => addr_cmd[0].addr[12].ACLR
rst_n => addr_cmd[0].addr[13].ACLR
rst_n => addr_cmd[0].addr[14].ACLR
rst_n => per_cs_init_seen[0].ACLR
rst_n => refresh_done.ACLR
rst_n => seq_ac_sel~reg0.PRESET
rst_n => finished_state.ACLR
rst_n => stage_counter_zero.PRESET
rst_n => stage_counter[0].ACLR
rst_n => stage_counter[1].ACLR
rst_n => stage_counter[2].ACLR
rst_n => stage_counter[3].ACLR
rst_n => stage_counter[4].ACLR
rst_n => stage_counter[5].ACLR
rst_n => stage_counter[6].ACLR
rst_n => stage_counter[7].ACLR
rst_n => stage_counter[8].ACLR
rst_n => stage_counter[9].ACLR
rst_n => stage_counter[10].ACLR
rst_n => stage_counter[11].ACLR
rst_n => stage_counter[12].ACLR
rst_n => stage_counter[13].ACLR
rst_n => stage_counter[14].ACLR
rst_n => stage_counter[15].ACLR
rst_n => stage_counter[16].ACLR
rst_n => stage_counter[17].ACLR
rst_n => mem_init_complete.ACLR
rst_n => trefi_failure~reg0.ACLR
rst_n => num_stacked_refreshes[0].ACLR
rst_n => num_stacked_refreshes[1].ACLR
rst_n => num_stacked_refreshes[2].ACLR
rst_n => ac_access_gnt~reg0.ACLR
rst_n => admin_ctrl.command_err~reg0.ACLR
rst_n => admin_ctrl.command_result[0]~reg0.ACLR
rst_n => admin_ctrl.command_result[1]~reg0.ACLR
rst_n => admin_ctrl.command_result[2]~reg0.ACLR
rst_n => admin_ctrl.command_result[3]~reg0.ACLR
rst_n => admin_ctrl.command_result[4]~reg0.ACLR
rst_n => admin_ctrl.command_result[5]~reg0.ACLR
rst_n => admin_ctrl.command_result[6]~reg0.ACLR
rst_n => admin_ctrl.command_result[7]~reg0.ACLR
rst_n => admin_ctrl.command_done~reg0.ACLR
rst_n => admin_ctrl.command_ack~reg0.ACLR
rst_n => ctrl_rec.command_req.ACLR
rst_n => ctrl_rec.command_op.current_cs[0].ACLR
rst_n => admin_req_extended.ACLR
rst_n => current_cs.ACLR
rst_n => initial_refresh_issued.ACLR
rst_n => refresh_count[0].ACLR
rst_n => refresh_count[1].PRESET
rst_n => refresh_count[2].PRESET
rst_n => refresh_count[3].ACLR
rst_n => refresh_count[4].ACLR
rst_n => refresh_count[5].ACLR
rst_n => refresh_count[6].PRESET
rst_n => refresh_count[7].ACLR
rst_n => refresh_count[8].ACLR
rst_n => refresh_count[9].PRESET
rst_n => refresh_due.ACLR
rst_n => refreshes_maxed.ACLR
rst_n => command_started.ACLR
rst_n => command_done.ACLR
rst_n => ac_state~3.DATAIN
rst_n => state~15.DATAIN
rst_n => ctrl_rec.command~3.DATAIN
rst_n => nop_toggle_value.ENA
rst_n => nop_toggle_pin[3].ENA
rst_n => nop_toggle_pin[2].ENA
rst_n => nop_toggle_pin[1].ENA
rst_n => nop_toggle_pin[0].ENA
mem_ac_swapped_ranks[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[1] => ~NO_FANOUT~
seq_ac[0].rst_n <= addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[0] <= addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[1] <= addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[2] <= addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[3] <= addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[4] <= addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[5] <= addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[6] <= addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[7] <= addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[8] <= addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[9] <= addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[10] <= addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[11] <= addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[12] <= addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[13] <= addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[14] <= addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[15] <= addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[0] <= addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[1] <= addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[2] <= addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[3] <= addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[4] <= addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[5] <= addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[6] <= addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[7] <= addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[8] <= addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[9] <= addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[10] <= addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[11] <= addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[12] <= addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[13] <= addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[14] <= addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[15] <= addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[0] <= addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[1] <= addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[2] <= addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[3] <= addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[4] <= addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[5] <= addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[6] <= addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[7] <= addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[8] <= addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[9] <= addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[10] <= addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[11] <= addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[12] <= addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[13] <= addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[14] <= addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[15] <= addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].we_n <= addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ras_n <= addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cas_n <= addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[0] <= addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[1] <= addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[2] <= addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[0] <= addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[1] <= addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[2] <= addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[3] <= addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[4] <= addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[5] <= addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[6] <= addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[7] <= addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[8] <= addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[9] <= addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[10] <= addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[11] <= addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[12] <= addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[13] <= addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[14] <= addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= seq_ac_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_odt <= enable_odt.DB_MAX_OUTPUT_PORT_TYPE
regs_admin_ctrl_rec.mr3[0] => Selector64.IN11
regs_admin_ctrl_rec.mr3[0] => Selector120.IN13
regs_admin_ctrl_rec.mr3[0] => admin_regs_status_rec.mr3[0].DATAIN
regs_admin_ctrl_rec.mr3[1] => Selector63.IN15
regs_admin_ctrl_rec.mr3[1] => Selector119.IN13
regs_admin_ctrl_rec.mr3[1] => admin_regs_status_rec.mr3[1].DATAIN
regs_admin_ctrl_rec.mr3[2] => Selector62.IN13
regs_admin_ctrl_rec.mr3[2] => Selector118.IN13
regs_admin_ctrl_rec.mr3[2] => admin_regs_status_rec.mr3[2].DATAIN
regs_admin_ctrl_rec.mr3[3] => Selector61.IN13
regs_admin_ctrl_rec.mr3[3] => Selector117.IN13
regs_admin_ctrl_rec.mr3[3] => admin_regs_status_rec.mr3[3].DATAIN
regs_admin_ctrl_rec.mr3[4] => Selector60.IN13
regs_admin_ctrl_rec.mr3[4] => Selector116.IN13
regs_admin_ctrl_rec.mr3[4] => admin_regs_status_rec.mr3[4].DATAIN
regs_admin_ctrl_rec.mr3[5] => Selector59.IN13
regs_admin_ctrl_rec.mr3[5] => Selector115.IN13
regs_admin_ctrl_rec.mr3[5] => admin_regs_status_rec.mr3[5].DATAIN
regs_admin_ctrl_rec.mr3[6] => Selector58.IN13
regs_admin_ctrl_rec.mr3[6] => Selector114.IN13
regs_admin_ctrl_rec.mr3[6] => admin_regs_status_rec.mr3[6].DATAIN
regs_admin_ctrl_rec.mr3[7] => Selector57.IN13
regs_admin_ctrl_rec.mr3[7] => Selector113.IN13
regs_admin_ctrl_rec.mr3[7] => admin_regs_status_rec.mr3[7].DATAIN
regs_admin_ctrl_rec.mr3[8] => Selector56.IN11
regs_admin_ctrl_rec.mr3[8] => Selector112.IN13
regs_admin_ctrl_rec.mr3[8] => admin_regs_status_rec.mr3[8].DATAIN
regs_admin_ctrl_rec.mr3[9] => Selector55.IN13
regs_admin_ctrl_rec.mr3[9] => Selector111.IN13
regs_admin_ctrl_rec.mr3[9] => admin_regs_status_rec.mr3[9].DATAIN
regs_admin_ctrl_rec.mr3[10] => Selector54.IN13
regs_admin_ctrl_rec.mr3[10] => Selector110.IN13
regs_admin_ctrl_rec.mr3[10] => admin_regs_status_rec.mr3[10].DATAIN
regs_admin_ctrl_rec.mr3[11] => Selector53.IN13
regs_admin_ctrl_rec.mr3[11] => Selector109.IN13
regs_admin_ctrl_rec.mr3[11] => admin_regs_status_rec.mr3[11].DATAIN
regs_admin_ctrl_rec.mr3[12] => Selector52.IN13
regs_admin_ctrl_rec.mr3[12] => Selector108.IN13
regs_admin_ctrl_rec.mr3[12] => admin_regs_status_rec.mr3[12].DATAIN
regs_admin_ctrl_rec.mr2[0] => Selector64.IN10
regs_admin_ctrl_rec.mr2[0] => Selector120.IN12
regs_admin_ctrl_rec.mr2[0] => admin_regs_status_rec.mr2[0].DATAIN
regs_admin_ctrl_rec.mr2[1] => Selector63.IN14
regs_admin_ctrl_rec.mr2[1] => Selector119.IN12
regs_admin_ctrl_rec.mr2[1] => admin_regs_status_rec.mr2[1].DATAIN
regs_admin_ctrl_rec.mr2[2] => Selector62.IN12
regs_admin_ctrl_rec.mr2[2] => Selector118.IN12
regs_admin_ctrl_rec.mr2[2] => admin_regs_status_rec.mr2[2].DATAIN
regs_admin_ctrl_rec.mr2[3] => Selector61.IN12
regs_admin_ctrl_rec.mr2[3] => Selector117.IN12
regs_admin_ctrl_rec.mr2[3] => admin_regs_status_rec.mr2[3].DATAIN
regs_admin_ctrl_rec.mr2[4] => Selector60.IN12
regs_admin_ctrl_rec.mr2[4] => Selector116.IN12
regs_admin_ctrl_rec.mr2[4] => admin_regs_status_rec.mr2[4].DATAIN
regs_admin_ctrl_rec.mr2[5] => Selector59.IN12
regs_admin_ctrl_rec.mr2[5] => Selector115.IN12
regs_admin_ctrl_rec.mr2[5] => admin_regs_status_rec.mr2[5].DATAIN
regs_admin_ctrl_rec.mr2[6] => Selector58.IN12
regs_admin_ctrl_rec.mr2[6] => Selector114.IN12
regs_admin_ctrl_rec.mr2[6] => admin_regs_status_rec.mr2[6].DATAIN
regs_admin_ctrl_rec.mr2[7] => Selector57.IN12
regs_admin_ctrl_rec.mr2[7] => Selector113.IN12
regs_admin_ctrl_rec.mr2[7] => admin_regs_status_rec.mr2[7].DATAIN
regs_admin_ctrl_rec.mr2[8] => Selector56.IN10
regs_admin_ctrl_rec.mr2[8] => Selector112.IN12
regs_admin_ctrl_rec.mr2[8] => admin_regs_status_rec.mr2[8].DATAIN
regs_admin_ctrl_rec.mr2[9] => Selector55.IN12
regs_admin_ctrl_rec.mr2[9] => Selector111.IN12
regs_admin_ctrl_rec.mr2[9] => admin_regs_status_rec.mr2[9].DATAIN
regs_admin_ctrl_rec.mr2[10] => Selector54.IN12
regs_admin_ctrl_rec.mr2[10] => Selector110.IN12
regs_admin_ctrl_rec.mr2[10] => admin_regs_status_rec.mr2[10].DATAIN
regs_admin_ctrl_rec.mr2[11] => Selector53.IN12
regs_admin_ctrl_rec.mr2[11] => Selector109.IN12
regs_admin_ctrl_rec.mr2[11] => admin_regs_status_rec.mr2[11].DATAIN
regs_admin_ctrl_rec.mr2[12] => Selector52.IN12
regs_admin_ctrl_rec.mr2[12] => Selector108.IN12
regs_admin_ctrl_rec.mr2[12] => admin_regs_status_rec.mr2[12].DATAIN
regs_admin_ctrl_rec.mr1[0] => Selector120.IN11
regs_admin_ctrl_rec.mr1[0] => admin_regs_status_rec.mr1[0].DATAIN
regs_admin_ctrl_rec.mr1[1] => Selector63.IN13
regs_admin_ctrl_rec.mr1[1] => Selector119.IN11
regs_admin_ctrl_rec.mr1[1] => admin_regs_status_rec.mr1[1].DATAIN
regs_admin_ctrl_rec.mr1[2] => Selector62.IN11
regs_admin_ctrl_rec.mr1[2] => Selector118.IN11
regs_admin_ctrl_rec.mr1[2] => enable_odt.IN0
regs_admin_ctrl_rec.mr1[2] => admin_regs_status_rec.mr1[2].DATAIN
regs_admin_ctrl_rec.mr1[3] => Selector61.IN11
regs_admin_ctrl_rec.mr1[3] => Selector117.IN11
regs_admin_ctrl_rec.mr1[3] => admin_regs_status_rec.mr1[3].DATAIN
regs_admin_ctrl_rec.mr1[4] => Selector60.IN11
regs_admin_ctrl_rec.mr1[4] => Selector116.IN11
regs_admin_ctrl_rec.mr1[4] => admin_regs_status_rec.mr1[4].DATAIN
regs_admin_ctrl_rec.mr1[5] => Selector59.IN11
regs_admin_ctrl_rec.mr1[5] => Selector115.IN11
regs_admin_ctrl_rec.mr1[5] => admin_regs_status_rec.mr1[5].DATAIN
regs_admin_ctrl_rec.mr1[6] => Selector58.IN11
regs_admin_ctrl_rec.mr1[6] => Selector114.IN11
regs_admin_ctrl_rec.mr1[6] => enable_odt.IN1
regs_admin_ctrl_rec.mr1[6] => admin_regs_status_rec.mr1[6].DATAIN
regs_admin_ctrl_rec.mr1[7] => Selector113.IN11
regs_admin_ctrl_rec.mr1[7] => admin_regs_status_rec.mr1[7].DATAIN
regs_admin_ctrl_rec.mr1[8] => Selector112.IN11
regs_admin_ctrl_rec.mr1[8] => admin_regs_status_rec.mr1[8].DATAIN
regs_admin_ctrl_rec.mr1[9] => Selector111.IN11
regs_admin_ctrl_rec.mr1[9] => admin_regs_status_rec.mr1[9].DATAIN
regs_admin_ctrl_rec.mr1[10] => Selector54.IN11
regs_admin_ctrl_rec.mr1[10] => Selector110.IN11
regs_admin_ctrl_rec.mr1[10] => admin_regs_status_rec.mr1[10].DATAIN
regs_admin_ctrl_rec.mr1[11] => Selector53.IN11
regs_admin_ctrl_rec.mr1[11] => Selector109.IN11
regs_admin_ctrl_rec.mr1[11] => admin_regs_status_rec.mr1[11].DATAIN
regs_admin_ctrl_rec.mr1[12] => Selector52.IN11
regs_admin_ctrl_rec.mr1[12] => Selector108.IN11
regs_admin_ctrl_rec.mr1[12] => admin_regs_status_rec.mr1[12].DATAIN
regs_admin_ctrl_rec.mr0[0] => Selector64.IN9
regs_admin_ctrl_rec.mr0[0] => Selector120.IN10
regs_admin_ctrl_rec.mr0[0] => admin_regs_status_rec.mr0[0].DATAIN
regs_admin_ctrl_rec.mr0[1] => Selector63.IN12
regs_admin_ctrl_rec.mr0[1] => Selector119.IN10
regs_admin_ctrl_rec.mr0[1] => admin_regs_status_rec.mr0[1].DATAIN
regs_admin_ctrl_rec.mr0[2] => Selector62.IN10
regs_admin_ctrl_rec.mr0[2] => Selector118.IN10
regs_admin_ctrl_rec.mr0[2] => admin_regs_status_rec.mr0[2].DATAIN
regs_admin_ctrl_rec.mr0[3] => Selector61.IN10
regs_admin_ctrl_rec.mr0[3] => Selector117.IN10
regs_admin_ctrl_rec.mr0[3] => admin_regs_status_rec.mr0[3].DATAIN
regs_admin_ctrl_rec.mr0[4] => Selector60.IN10
regs_admin_ctrl_rec.mr0[4] => Selector116.IN10
regs_admin_ctrl_rec.mr0[4] => admin_regs_status_rec.mr0[4].DATAIN
regs_admin_ctrl_rec.mr0[5] => Selector59.IN10
regs_admin_ctrl_rec.mr0[5] => Selector115.IN10
regs_admin_ctrl_rec.mr0[5] => admin_regs_status_rec.mr0[5].DATAIN
regs_admin_ctrl_rec.mr0[6] => Selector58.IN10
regs_admin_ctrl_rec.mr0[6] => Selector114.IN10
regs_admin_ctrl_rec.mr0[6] => admin_regs_status_rec.mr0[6].DATAIN
regs_admin_ctrl_rec.mr0[7] => Selector57.IN11
regs_admin_ctrl_rec.mr0[7] => Selector113.IN10
regs_admin_ctrl_rec.mr0[7] => admin_regs_status_rec.mr0[7].DATAIN
regs_admin_ctrl_rec.mr0[8] => Selector112.IN10
regs_admin_ctrl_rec.mr0[8] => admin_regs_status_rec.mr0[8].DATAIN
regs_admin_ctrl_rec.mr0[9] => Selector55.IN11
regs_admin_ctrl_rec.mr0[9] => Selector111.IN10
regs_admin_ctrl_rec.mr0[9] => admin_regs_status_rec.mr0[9].DATAIN
regs_admin_ctrl_rec.mr0[10] => Selector54.IN10
regs_admin_ctrl_rec.mr0[10] => Selector110.IN10
regs_admin_ctrl_rec.mr0[10] => admin_regs_status_rec.mr0[10].DATAIN
regs_admin_ctrl_rec.mr0[11] => Selector53.IN10
regs_admin_ctrl_rec.mr0[11] => Selector109.IN10
regs_admin_ctrl_rec.mr0[11] => admin_regs_status_rec.mr0[11].DATAIN
regs_admin_ctrl_rec.mr0[12] => Selector52.IN10
regs_admin_ctrl_rec.mr0[12] => Selector108.IN10
regs_admin_ctrl_rec.mr0[12] => admin_regs_status_rec.mr0[12].DATAIN
admin_regs_status_rec.init_done <= mem_init_complete.DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[0] <= regs_admin_ctrl_rec.mr3[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[1] <= regs_admin_ctrl_rec.mr3[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[2] <= regs_admin_ctrl_rec.mr3[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[3] <= regs_admin_ctrl_rec.mr3[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[4] <= regs_admin_ctrl_rec.mr3[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[5] <= regs_admin_ctrl_rec.mr3[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[6] <= regs_admin_ctrl_rec.mr3[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[7] <= regs_admin_ctrl_rec.mr3[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[8] <= regs_admin_ctrl_rec.mr3[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[9] <= regs_admin_ctrl_rec.mr3[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[10] <= regs_admin_ctrl_rec.mr3[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[11] <= regs_admin_ctrl_rec.mr3[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[12] <= regs_admin_ctrl_rec.mr3[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[0] <= regs_admin_ctrl_rec.mr2[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[1] <= regs_admin_ctrl_rec.mr2[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[2] <= regs_admin_ctrl_rec.mr2[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[3] <= regs_admin_ctrl_rec.mr2[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[4] <= regs_admin_ctrl_rec.mr2[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[5] <= regs_admin_ctrl_rec.mr2[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[6] <= regs_admin_ctrl_rec.mr2[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[7] <= regs_admin_ctrl_rec.mr2[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[8] <= regs_admin_ctrl_rec.mr2[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[9] <= regs_admin_ctrl_rec.mr2[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[10] <= regs_admin_ctrl_rec.mr2[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[11] <= regs_admin_ctrl_rec.mr2[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[12] <= regs_admin_ctrl_rec.mr2[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[0] <= regs_admin_ctrl_rec.mr1[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[1] <= regs_admin_ctrl_rec.mr1[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[2] <= regs_admin_ctrl_rec.mr1[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[3] <= regs_admin_ctrl_rec.mr1[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[4] <= regs_admin_ctrl_rec.mr1[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[5] <= regs_admin_ctrl_rec.mr1[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[6] <= regs_admin_ctrl_rec.mr1[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[7] <= regs_admin_ctrl_rec.mr1[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[8] <= regs_admin_ctrl_rec.mr1[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[9] <= regs_admin_ctrl_rec.mr1[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[10] <= regs_admin_ctrl_rec.mr1[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[11] <= regs_admin_ctrl_rec.mr1[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[12] <= regs_admin_ctrl_rec.mr1[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[0] <= regs_admin_ctrl_rec.mr0[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[1] <= regs_admin_ctrl_rec.mr0[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[2] <= regs_admin_ctrl_rec.mr0[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[3] <= regs_admin_ctrl_rec.mr0[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[4] <= regs_admin_ctrl_rec.mr0[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[5] <= regs_admin_ctrl_rec.mr0[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[6] <= regs_admin_ctrl_rec.mr0[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[7] <= regs_admin_ctrl_rec.mr0[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[8] <= regs_admin_ctrl_rec.mr0[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[9] <= regs_admin_ctrl_rec.mr0[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[10] <= regs_admin_ctrl_rec.mr0[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[11] <= regs_admin_ctrl_rec.mr0[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[12] <= regs_admin_ctrl_rec.mr0[12].DB_MAX_OUTPUT_PORT_TYPE
trefi_failure <= trefi_failure~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_admin.command_req => ctrl_rec.command_req.DATAIN
ctrl_admin.command_op.mtp_almt => ~NO_FANOUT~
ctrl_admin.command_op.single_bit => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[0] => ctrl_rec.command_op.current_cs[0].DATAIN
ctrl_admin.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_admin.command.cmd_tr_due => ctrl_rec.command.cmd_tr_due.DATAIN
ctrl_admin.command.cmd_prep_customer_mr_setup => ctrl_rec.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_admin.command.cmd_prep_adv_wr_lat => ctrl_rec.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_admin.command.cmd_prep_adv_rd_lat => ctrl_rec.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_admin.command.cmd_was => ctrl_rec.command.cmd_was.DATAIN
ctrl_admin.command.cmd_poa => ctrl_rec.command.cmd_poa.DATAIN
ctrl_admin.command.cmd_rdv => ctrl_rec.command.cmd_rdv.DATAIN
ctrl_admin.command.cmd_rrp_seek => ctrl_rec.command.cmd_rrp_seek.DATAIN
ctrl_admin.command.cmd_rrp_sweep => ctrl_rec.command.cmd_rrp_sweep.DATAIN
ctrl_admin.command.cmd_rrp_reset => ctrl_rec.command.cmd_rrp_reset.DATAIN
ctrl_admin.command.cmd_read_mtp => ctrl_rec.command.cmd_read_mtp.DATAIN
ctrl_admin.command.cmd_write_mtp => ctrl_rec.command.cmd_write_mtp.DATAIN
ctrl_admin.command.cmd_write_btp => ctrl_rec.command.cmd_write_btp.DATAIN
ctrl_admin.command.cmd_write_ihi => ctrl_rec.command.cmd_write_ihi.DATAIN
ctrl_admin.command.cmd_prog_cal_mr => ctrl_rec.command.cmd_prog_cal_mr.DATAIN
ctrl_admin.command.cmd_init_dram => ctrl_rec.command.cmd_init_dram.DATAIN
ctrl_admin.command.cmd_phy_initialise => ctrl_rec.command.cmd_phy_initialise.DATAIN
ctrl_admin.command.cmd_idle => ctrl_rec.command.cmd_idle.DATAIN
admin_ctrl.command_err <= admin_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[0] <= admin_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[1] <= admin_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[2] <= admin_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[3] <= admin_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[4] <= admin_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[5] <= admin_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[6] <= admin_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[7] <= admin_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_done <= admin_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_ack <= admin_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => command_started.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_gnt <= ac_access_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
cal_fail => cal_complete.IN0
cal_success => cal_complete.IN1
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => seq_ac_sel.OUTPUTSELECT


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb
clk => sig_doing_rd[0].CLK
clk => sig_doing_rd[1].CLK
clk => \ac_block:btp_addr_array[3][0].CLK
clk => \ac_block:btp_addr_array[3][1].CLK
clk => \ac_block:btp_addr_array[3][2].CLK
clk => \ac_block:btp_addr_array[3][3].CLK
clk => \ac_block:btp_addr_array[3][4].CLK
clk => \ac_block:btp_addr_array[3][5].CLK
clk => \ac_block:btp_addr_array[3][6].CLK
clk => \ac_block:btp_addr_array[3][7].CLK
clk => \ac_block:btp_addr_array[3][8].CLK
clk => \ac_block:btp_addr_array[3][9].CLK
clk => \ac_block:btp_addr_array[3][10].CLK
clk => \ac_block:btp_addr_array[2][0].CLK
clk => \ac_block:btp_addr_array[2][1].CLK
clk => \ac_block:btp_addr_array[2][2].CLK
clk => \ac_block:btp_addr_array[2][3].CLK
clk => \ac_block:btp_addr_array[2][4].CLK
clk => \ac_block:btp_addr_array[2][5].CLK
clk => \ac_block:btp_addr_array[2][6].CLK
clk => \ac_block:btp_addr_array[2][7].CLK
clk => \ac_block:btp_addr_array[2][8].CLK
clk => \ac_block:btp_addr_array[2][9].CLK
clk => \ac_block:btp_addr_array[2][10].CLK
clk => \ac_block:btp_addr_array[1][0].CLK
clk => \ac_block:btp_addr_array[1][1].CLK
clk => \ac_block:btp_addr_array[1][2].CLK
clk => \ac_block:btp_addr_array[1][3].CLK
clk => \ac_block:btp_addr_array[1][4].CLK
clk => \ac_block:btp_addr_array[1][5].CLK
clk => \ac_block:btp_addr_array[1][6].CLK
clk => \ac_block:btp_addr_array[1][7].CLK
clk => \ac_block:btp_addr_array[1][8].CLK
clk => \ac_block:btp_addr_array[1][9].CLK
clk => \ac_block:btp_addr_array[1][10].CLK
clk => \ac_block:btp_addr_array[0][0].CLK
clk => \ac_block:btp_addr_array[0][1].CLK
clk => \ac_block:btp_addr_array[0][2].CLK
clk => \ac_block:btp_addr_array[0][3].CLK
clk => \ac_block:btp_addr_array[0][4].CLK
clk => \ac_block:btp_addr_array[0][5].CLK
clk => \ac_block:btp_addr_array[0][6].CLK
clk => \ac_block:btp_addr_array[0][7].CLK
clk => \ac_block:btp_addr_array[0][8].CLK
clk => \ac_block:btp_addr_array[0][9].CLK
clk => \ac_block:btp_addr_array[0][10].CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_block:sig_doing_rd_count.CLK
clk => \ac_block:sig_count[0].CLK
clk => \ac_block:sig_count[1].CLK
clk => \ac_block:sig_count[2].CLK
clk => \ac_block:sig_count[3].CLK
clk => \ac_block:sig_count[4].CLK
clk => \ac_block:sig_count[5].CLK
clk => \ac_block:sig_count[6].CLK
clk => \ac_block:sig_count[7].CLK
clk => dgrb_ac_access_req~reg0.CLK
clk => \ac_block:sig_burst_count[0].CLK
clk => \ac_block:sig_burst_count[1].CLK
clk => \ac_block:sig_setup[0].CLK
clk => \ac_block:sig_setup[1].CLK
clk => \ac_block:sig_setup[2].CLK
clk => \ac_block:sig_setup[3].CLK
clk => \ac_block:sig_setup[4].CLK
clk => sig_dimm_driving_dq.CLK
clk => dgrb_ctrl.command_err~reg0.CLK
clk => dgrb_ctrl.command_result[0]~reg0.CLK
clk => dgrb_ctrl.command_result[1]~reg0.CLK
clk => dgrb_ctrl.command_result[2]~reg0.CLK
clk => dgrb_ctrl.command_result[3]~reg0.CLK
clk => dgrb_ctrl.command_result[4]~reg0.CLK
clk => dgrb_ctrl.command_result[5]~reg0.CLK
clk => dgrb_ctrl.command_result[6]~reg0.CLK
clk => dgrb_ctrl.command_result[7]~reg0.CLK
clk => dgrb_ctrl.command_done~reg0.CLK
clk => dgrb_ctrl.command_ack~reg0.CLK
clk => dgrb_wdp_ovride~reg0.CLK
clk => seq_oct_value~reg0.CLK
clk => sig_trk_ack.CLK
clk => sig_trk_pll_inc_dec_n.CLK
clk => sig_trk_pll_start_reconfig.CLK
clk => \trk_block:sig_remaining_samples[0].CLK
clk => \trk_block:sig_remaining_samples[1].CLK
clk => \trk_block:sig_remaining_samples[2].CLK
clk => \trk_block:sig_remaining_samples[3].CLK
clk => \trk_block:sig_remaining_samples[4].CLK
clk => \trk_block:sig_remaining_samples[5].CLK
clk => \trk_block:sig_remaining_samples[6].CLK
clk => \trk_block:sig_remaining_samples[7].CLK
clk => sig_trk_cdvw_calc.CLK
clk => \trk_block:sig_large_drift_seen.CLK
clk => \trk_block:sig_mimic_cdv[0].CLK
clk => \trk_block:sig_mimic_cdv[1].CLK
clk => \trk_block:sig_mimic_cdv[2].CLK
clk => \trk_block:sig_mimic_cdv[3].CLK
clk => \trk_block:sig_mimic_cdv[4].CLK
clk => \trk_block:sig_mimic_cdv[5].CLK
clk => \trk_block:sig_mimic_cdv_found.CLK
clk => \trk_block:sig_mimic_delta[0].CLK
clk => \trk_block:sig_mimic_delta[1].CLK
clk => \trk_block:sig_mimic_delta[2].CLK
clk => \trk_block:sig_mimic_delta[3].CLK
clk => \trk_block:sig_mimic_delta[4].CLK
clk => \trk_block:sig_mimic_delta[5].CLK
clk => \trk_block:sig_mimic_delta[6].CLK
clk => \trk_block:sig_rsc_drift[0].CLK
clk => \trk_block:sig_rsc_drift[1].CLK
clk => \trk_block:sig_rsc_drift[2].CLK
clk => \trk_block:sig_rsc_drift[3].CLK
clk => \trk_block:sig_rsc_drift[4].CLK
clk => \trk_block:sig_rsc_drift[5].CLK
clk => \trk_block:sig_rsc_drift[6].CLK
clk => \trk_block:sig_rsc_drift[7].CLK
clk => \trk_block:sig_req_rsc_shift[0].CLK
clk => \trk_block:sig_req_rsc_shift[1].CLK
clk => \trk_block:sig_req_rsc_shift[2].CLK
clk => \trk_block:sig_req_rsc_shift[3].CLK
clk => \trk_block:sig_req_rsc_shift[4].CLK
clk => \trk_block:sig_req_rsc_shift[5].CLK
clk => \trk_block:sig_req_rsc_shift[6].CLK
clk => \trk_block:sig_req_rsc_shift[7].CLK
clk => sig_trk_pll_select[0].CLK
clk => sig_trk_pll_select[1].CLK
clk => sig_trk_pll_select[2].CLK
clk => \trk_block:sig_mmc_start.CLK
clk => sig_trk_err.CLK
clk => sig_trk_result[0].CLK
clk => sig_trk_result[1].CLK
clk => sig_trk_result[2].CLK
clk => sig_trk_result[3].CLK
clk => sig_trk_result[4].CLK
clk => sig_trk_result[5].CLK
clk => sig_trk_result[6].CLK
clk => sig_trk_result[7].CLK
clk => sig_trk_cdvw_phase.CLK
clk => sig_trk_cdvw_shift_in.CLK
clk => \trk_block:mmc_seq_value_r.CLK
clk => \trk_block:sig_mmc_seq_done_1t.CLK
clk => \trk_block:sig_mmc_seq_done.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.CLK
clk => seq_mmc_start~reg0.CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[0].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[1].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[2].CLK
clk => codvw_trk_shift[0].CLK
clk => codvw_trk_shift[1].CLK
clk => codvw_trk_shift[2].CLK
clk => codvw_trk_shift[3].CLK
clk => codvw_trk_shift[4].CLK
clk => codvw_trk_shift[5].CLK
clk => codvw_trk_shift[6].CLK
clk => codvw_trk_shift[7].CLK
clk => codvw_trk_shift[8].CLK
clk => codvw_trk_shift[9].CLK
clk => codvw_trk_shift[10].CLK
clk => codvw_trk_shift[11].CLK
clk => \poa_block:sig_poa_state.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => sig_poa_ack.CLK
clk => sig_poa_match.CLK
clk => sig_poa_match_en.CLK
clk => sig_mtp_match.CLK
clk => \tp_match_block:sig_rdata_current_pin[0].CLK
clk => \tp_match_block:sig_rdata_current_pin[1].CLK
clk => \tp_match_block:sig_rdata_current_pin[2].CLK
clk => \tp_match_block:sig_rdata_current_pin[3].CLK
clk => \tp_match_block:sig_rdata_current_pin[4].CLK
clk => \tp_match_block:sig_rdata_current_pin[5].CLK
clk => \tp_match_block:sig_rdata_current_pin[6].CLK
clk => \tp_match_block:sig_rdata_current_pin[7].CLK
clk => \tp_match_block:sig_rdata_current_pin[8].CLK
clk => \tp_match_block:sig_rdata_current_pin[9].CLK
clk => \tp_match_block:sig_rdata_current_pin[10].CLK
clk => \tp_match_block:sig_rdata_current_pin[11].CLK
clk => \tp_match_block:sig_rdata_current_pin[12].CLK
clk => \tp_match_block:sig_rdata_current_pin[13].CLK
clk => \tp_match_block:sig_rdata_current_pin[14].CLK
clk => \tp_match_block:sig_rdata_current_pin[15].CLK
clk => \tp_match_block:sig_rdata_valid_2t.CLK
clk => \tp_match_block:sig_rdata_valid_1t.CLK
clk => \rsc_block:sig_iram_idle.CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[9].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[10].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[11].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[12].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[13].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[14].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[15].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[16].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[17].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[18].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[19].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[20].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[21].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[22].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[23].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[24].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[25].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[26].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[27].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[28].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[29].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[30].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[31].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_write.CLK
clk => \rsc_block:sig_dgrb_iram.iram_done.CLK
clk => codvw_grt_one_dvw.CLK
clk => cal_codvw_size[0].CLK
clk => cal_codvw_size[1].CLK
clk => cal_codvw_size[2].CLK
clk => cal_codvw_size[3].CLK
clk => cal_codvw_size[4].CLK
clk => cal_codvw_size[5].CLK
clk => cal_codvw_size[6].CLK
clk => cal_codvw_size[7].CLK
clk => cal_codvw_phase[0].CLK
clk => cal_codvw_phase[1].CLK
clk => cal_codvw_phase[2].CLK
clk => cal_codvw_phase[3].CLK
clk => cal_codvw_phase[4].CLK
clk => cal_codvw_phase[5].CLK
clk => cal_codvw_phase[6].CLK
clk => cal_codvw_phase[7].CLK
clk => sig_rsc_ac_access_req.CLK
clk => \rsc_block:sig_rewind_direction.CLK
clk => sig_rsc_pll_inc_dec_n.CLK
clk => sig_rsc_pll_start_reconfig.CLK
clk => sig_rsc_cdvw_calc.CLK
clk => sig_rsc_cdvw_shift_in.CLK
clk => sig_rsc_cdvw_phase.CLK
clk => sig_rsc_result[0].CLK
clk => sig_rsc_result[1].CLK
clk => sig_rsc_result[2].CLK
clk => sig_rsc_result[3].CLK
clk => sig_rsc_result[4].CLK
clk => sig_rsc_result[5].CLK
clk => sig_rsc_result[6].CLK
clk => sig_rsc_result[7].CLK
clk => sig_rsc_err.CLK
clk => sig_rsc_ack.CLK
clk => \rsc_block:sig_test_dq_expired.CLK
clk => \rsc_block:sig_count[0].CLK
clk => \rsc_block:sig_count[1].CLK
clk => \rsc_block:sig_count[2].CLK
clk => \rsc_block:sig_count[3].CLK
clk => \rsc_block:sig_count[4].CLK
clk => \rsc_block:sig_count[5].CLK
clk => \rsc_block:sig_count[6].CLK
clk => \rsc_block:sig_count[7].CLK
clk => \rsc_block:sig_num_phase_shifts[0].CLK
clk => \rsc_block:sig_num_phase_shifts[1].CLK
clk => \rsc_block:sig_num_phase_shifts[2].CLK
clk => \rsc_block:sig_num_phase_shifts[3].CLK
clk => \rsc_block:sig_num_phase_shifts[4].CLK
clk => \rsc_block:sig_num_phase_shifts[5].CLK
clk => sig_dq_pin_ctr[0].CLK
clk => sig_dq_pin_ctr[1].CLK
clk => sig_dq_pin_ctr[2].CLK
clk => sig_dq_pin_ctr[3].CLK
clk => \rsc_block:rsc_proc:v_phase_works.CLK
clk => \rsc_block:sig_chkd_all_dq_pins.CLK
clk => \rsc_block:sig_curr_byte_ln_dis.CLK
clk => \cdvw_block:sig_cdvw_calc_1t.CLK
clk => sig_cdvw_state.windows_seen[0].CLK
clk => sig_cdvw_state.windows_seen[1].CLK
clk => sig_cdvw_state.windows_seen[2].CLK
clk => sig_cdvw_state.windows_seen[3].CLK
clk => sig_cdvw_state.windows_seen[4].CLK
clk => sig_cdvw_state.found_a_good_edge.CLK
clk => sig_cdvw_state.multiple_eq_windows.CLK
clk => sig_cdvw_state.first_cycle.CLK
clk => sig_cdvw_state.invalid_phase_seen.CLK
clk => sig_cdvw_state.valid_phase_seen.CLK
clk => sig_cdvw_state.last_bit_value.CLK
clk => sig_cdvw_state.window_centre_update.CLK
clk => sig_cdvw_state.current_bit[0].CLK
clk => sig_cdvw_state.current_bit[1].CLK
clk => sig_cdvw_state.current_bit[2].CLK
clk => sig_cdvw_state.current_bit[3].CLK
clk => sig_cdvw_state.current_bit[4].CLK
clk => sig_cdvw_state.current_bit[5].CLK
clk => sig_cdvw_state.largest_window_centre[0].CLK
clk => sig_cdvw_state.largest_window_centre[1].CLK
clk => sig_cdvw_state.largest_window_centre[2].CLK
clk => sig_cdvw_state.largest_window_centre[3].CLK
clk => sig_cdvw_state.largest_window_centre[4].CLK
clk => sig_cdvw_state.largest_window_centre[5].CLK
clk => sig_cdvw_state.largest_window_size[0].CLK
clk => sig_cdvw_state.largest_window_size[1].CLK
clk => sig_cdvw_state.largest_window_size[2].CLK
clk => sig_cdvw_state.largest_window_size[3].CLK
clk => sig_cdvw_state.largest_window_size[4].CLK
clk => sig_cdvw_state.largest_window_size[5].CLK
clk => sig_cdvw_state.current_window_centre[0].CLK
clk => sig_cdvw_state.current_window_centre[1].CLK
clk => sig_cdvw_state.current_window_centre[2].CLK
clk => sig_cdvw_state.current_window_centre[3].CLK
clk => sig_cdvw_state.current_window_centre[4].CLK
clk => sig_cdvw_state.current_window_centre[5].CLK
clk => sig_cdvw_state.current_window_size[0].CLK
clk => sig_cdvw_state.current_window_size[1].CLK
clk => sig_cdvw_state.current_window_size[2].CLK
clk => sig_cdvw_state.current_window_size[3].CLK
clk => sig_cdvw_state.current_window_size[4].CLK
clk => sig_cdvw_state.current_window_size[5].CLK
clk => sig_cdvw_state.first_good_edge[0].CLK
clk => sig_cdvw_state.first_good_edge[1].CLK
clk => sig_cdvw_state.first_good_edge[2].CLK
clk => sig_cdvw_state.first_good_edge[3].CLK
clk => sig_cdvw_state.first_good_edge[4].CLK
clk => sig_cdvw_state.first_good_edge[5].CLK
clk => sig_cdvw_state.working_window[0].CLK
clk => sig_cdvw_state.working_window[1].CLK
clk => sig_cdvw_state.working_window[2].CLK
clk => sig_cdvw_state.working_window[3].CLK
clk => sig_cdvw_state.working_window[4].CLK
clk => sig_cdvw_state.working_window[5].CLK
clk => sig_cdvw_state.working_window[6].CLK
clk => sig_cdvw_state.working_window[7].CLK
clk => sig_cdvw_state.working_window[8].CLK
clk => sig_cdvw_state.working_window[9].CLK
clk => sig_cdvw_state.working_window[10].CLK
clk => sig_cdvw_state.working_window[11].CLK
clk => sig_cdvw_state.working_window[12].CLK
clk => sig_cdvw_state.working_window[13].CLK
clk => sig_cdvw_state.working_window[14].CLK
clk => sig_cdvw_state.working_window[15].CLK
clk => sig_cdvw_state.working_window[16].CLK
clk => sig_cdvw_state.working_window[17].CLK
clk => sig_cdvw_state.working_window[18].CLK
clk => sig_cdvw_state.working_window[19].CLK
clk => sig_cdvw_state.working_window[20].CLK
clk => sig_cdvw_state.working_window[21].CLK
clk => sig_cdvw_state.working_window[22].CLK
clk => sig_cdvw_state.working_window[23].CLK
clk => sig_cdvw_state.working_window[24].CLK
clk => sig_cdvw_state.working_window[25].CLK
clk => sig_cdvw_state.working_window[26].CLK
clk => sig_cdvw_state.working_window[27].CLK
clk => sig_cdvw_state.working_window[28].CLK
clk => sig_cdvw_state.working_window[29].CLK
clk => sig_cdvw_state.working_window[30].CLK
clk => sig_cdvw_state.working_window[31].CLK
clk => sig_cdvw_state.working_window[32].CLK
clk => sig_cdvw_state.working_window[33].CLK
clk => sig_cdvw_state.working_window[34].CLK
clk => sig_cdvw_state.working_window[35].CLK
clk => sig_cdvw_state.working_window[36].CLK
clk => sig_cdvw_state.working_window[37].CLK
clk => sig_cdvw_state.working_window[38].CLK
clk => sig_cdvw_state.working_window[39].CLK
clk => sig_cdvw_state.working_window[40].CLK
clk => sig_cdvw_state.working_window[41].CLK
clk => sig_cdvw_state.working_window[42].CLK
clk => sig_cdvw_state.working_window[43].CLK
clk => sig_cdvw_state.working_window[44].CLK
clk => sig_cdvw_state.working_window[45].CLK
clk => sig_cdvw_state.working_window[46].CLK
clk => sig_cdvw_state.working_window[47].CLK
clk => sig_cdvw_state.working_window[48].CLK
clk => sig_cdvw_state.working_window[49].CLK
clk => sig_cdvw_state.working_window[50].CLK
clk => sig_cdvw_state.working_window[51].CLK
clk => sig_cdvw_state.working_window[52].CLK
clk => sig_cdvw_state.working_window[53].CLK
clk => sig_cdvw_state.working_window[54].CLK
clk => sig_cdvw_state.working_window[55].CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => sig_phs_shft_end.CLK
clk => sig_phs_shft_start.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_3r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_2r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_1r.CLK
clk => sig_phs_shft_busy_1t.CLK
clk => sig_phs_shft_busy.CLK
clk => dgrb_ctrl_ac_nt_good~reg0.CLK
clk => \dgrb_main_block:sig_wd_lat[0].CLK
clk => \dgrb_main_block:sig_wd_lat[1].CLK
clk => \dgrb_main_block:sig_wd_lat[2].CLK
clk => \dgrb_main_block:sig_wd_lat[3].CLK
clk => \dgrb_main_block:sig_wd_lat[4].CLK
clk => sig_cmd_result[0].CLK
clk => sig_cmd_result[1].CLK
clk => sig_cmd_result[2].CLK
clk => sig_cmd_result[3].CLK
clk => sig_cmd_result[4].CLK
clk => sig_cmd_result[5].CLK
clk => sig_cmd_result[6].CLK
clk => sig_cmd_result[7].CLK
clk => sig_cmd_err.CLK
clk => \dgrb_main_block:sig_count[0].CLK
clk => \dgrb_main_block:sig_count[1].CLK
clk => \dgrb_main_block:sig_count[2].CLK
clk => \dgrb_main_block:sig_count[3].CLK
clk => \dgrb_main_block:sig_count[4].CLK
clk => \dgrb_main_block:sig_count[5].CLK
clk => \dgrb_main_block:sig_count[6].CLK
clk => \dgrb_main_block:sig_count[7].CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => wd_lat[0]~reg0.CLK
clk => wd_lat[1]~reg0.CLK
clk => wd_lat[2]~reg0.CLK
clk => wd_lat[3]~reg0.CLK
clk => wd_lat[4]~reg0.CLK
clk => rd_lat[0]~reg0.CLK
clk => rd_lat[1]~reg0.CLK
clk => rd_lat[2]~reg0.CLK
clk => rd_lat[3]~reg0.CLK
clk => rd_lat[4]~reg0.CLK
clk => cal_byte_lanes[0].CLK
clk => cal_byte_lanes[1].CLK
clk => single_bit_cal.CLK
clk => current_mtp_almt.CLK
clk => current_cs.CLK
clk => ctrl_dgrb_r.command_req.CLK
clk => ctrl_dgrb_r.command_op.mtp_almt.CLK
clk => ctrl_dgrb_r.command_op.single_bit.CLK
clk => ctrl_dgrb_r.command_op.current_cs[0].CLK
clk => \ac_block:sig_addr_cmd_last_state~1.DATAIN
clk => \ac_block:sig_addr_cmd_state~1.DATAIN
clk => \trk_block:sig_trk_last_state~1.DATAIN
clk => \trk_block:sig_trk_state~1.DATAIN
clk => \rsc_block:sig_rsc_last_state~1.DATAIN
clk => \rsc_block:sig_rsc_state~1.DATAIN
clk => sig_cdvw_state.status~1.DATAIN
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status~1.DATAIN
clk => sig_rsc_req~1.DATAIN
clk => sig_ac_req~7.DATAIN
clk => sig_dgrb_last_state~1.DATAIN
clk => sig_dgrb_state~14.DATAIN
clk => ctrl_dgrb_r.command~1.DATAIN
rst_n => sig_doing_rd[0].ACLR
rst_n => sig_doing_rd[1].ACLR
rst_n => \ac_block:btp_addr_array[3][0].ACLR
rst_n => \ac_block:btp_addr_array[3][1].ACLR
rst_n => \ac_block:btp_addr_array[3][2].ACLR
rst_n => \ac_block:btp_addr_array[3][3].ACLR
rst_n => \ac_block:btp_addr_array[3][4].ACLR
rst_n => \ac_block:btp_addr_array[3][5].ACLR
rst_n => \ac_block:btp_addr_array[3][6].ACLR
rst_n => \ac_block:btp_addr_array[3][7].ACLR
rst_n => \ac_block:btp_addr_array[3][8].ACLR
rst_n => \ac_block:btp_addr_array[3][9].ACLR
rst_n => \ac_block:btp_addr_array[3][10].ACLR
rst_n => \ac_block:btp_addr_array[2][0].ACLR
rst_n => \ac_block:btp_addr_array[2][1].ACLR
rst_n => \ac_block:btp_addr_array[2][2].ACLR
rst_n => \ac_block:btp_addr_array[2][3].ACLR
rst_n => \ac_block:btp_addr_array[2][4].ACLR
rst_n => \ac_block:btp_addr_array[2][5].ACLR
rst_n => \ac_block:btp_addr_array[2][6].ACLR
rst_n => \ac_block:btp_addr_array[2][7].ACLR
rst_n => \ac_block:btp_addr_array[2][8].ACLR
rst_n => \ac_block:btp_addr_array[2][9].ACLR
rst_n => \ac_block:btp_addr_array[2][10].ACLR
rst_n => \ac_block:btp_addr_array[1][0].ACLR
rst_n => \ac_block:btp_addr_array[1][1].ACLR
rst_n => \ac_block:btp_addr_array[1][2].ACLR
rst_n => \ac_block:btp_addr_array[1][3].ACLR
rst_n => \ac_block:btp_addr_array[1][4].ACLR
rst_n => \ac_block:btp_addr_array[1][5].ACLR
rst_n => \ac_block:btp_addr_array[1][6].ACLR
rst_n => \ac_block:btp_addr_array[1][7].ACLR
rst_n => \ac_block:btp_addr_array[1][8].ACLR
rst_n => \ac_block:btp_addr_array[1][9].ACLR
rst_n => \ac_block:btp_addr_array[1][10].ACLR
rst_n => \ac_block:btp_addr_array[0][0].ACLR
rst_n => \ac_block:btp_addr_array[0][1].ACLR
rst_n => \ac_block:btp_addr_array[0][2].ACLR
rst_n => \ac_block:btp_addr_array[0][3].ACLR
rst_n => \ac_block:btp_addr_array[0][4].ACLR
rst_n => \ac_block:btp_addr_array[0][5].ACLR
rst_n => \ac_block:btp_addr_array[0][6].ACLR
rst_n => \ac_block:btp_addr_array[0][7].ACLR
rst_n => \ac_block:btp_addr_array[0][8].ACLR
rst_n => \ac_block:btp_addr_array[0][9].ACLR
rst_n => \ac_block:btp_addr_array[0][10].ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_block:sig_doing_rd_count.ACLR
rst_n => \ac_block:sig_count[0].ACLR
rst_n => \ac_block:sig_count[1].ACLR
rst_n => \ac_block:sig_count[2].ACLR
rst_n => \ac_block:sig_count[3].ACLR
rst_n => \ac_block:sig_count[4].ACLR
rst_n => \ac_block:sig_count[5].ACLR
rst_n => \ac_block:sig_count[6].ACLR
rst_n => \ac_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_iram_idle.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[9].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[10].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[11].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[12].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[13].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[14].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[15].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[16].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[17].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[18].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[19].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[20].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[21].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[22].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[23].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[24].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[25].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[26].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[27].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[28].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[29].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[30].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[31].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_write.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_done.ACLR
rst_n => dgrb_ctrl.command_err~reg0.ACLR
rst_n => dgrb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgrb_ctrl.command_done~reg0.ACLR
rst_n => dgrb_ctrl.command_ack~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => dgrb_ac_access_req~reg0.ACLR
rst_n => \ac_block:sig_burst_count[0].ACLR
rst_n => \ac_block:sig_burst_count[1].ACLR
rst_n => \ac_block:sig_setup[0].PRESET
rst_n => \ac_block:sig_setup[1].PRESET
rst_n => \ac_block:sig_setup[2].PRESET
rst_n => \ac_block:sig_setup[3].PRESET
rst_n => \ac_block:sig_setup[4].PRESET
rst_n => sig_dimm_driving_dq.PRESET
rst_n => dgrb_ctrl_ac_nt_good~reg0.PRESET
rst_n => \dgrb_main_block:sig_wd_lat[0].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[1].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[2].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[3].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[4].ACLR
rst_n => sig_cmd_result[0].ACLR
rst_n => sig_cmd_result[1].ACLR
rst_n => sig_cmd_result[2].ACLR
rst_n => sig_cmd_result[3].ACLR
rst_n => sig_cmd_result[4].ACLR
rst_n => sig_cmd_result[5].ACLR
rst_n => sig_cmd_result[6].ACLR
rst_n => sig_cmd_result[7].ACLR
rst_n => sig_cmd_err.ACLR
rst_n => \dgrb_main_block:sig_count[0].ACLR
rst_n => \dgrb_main_block:sig_count[1].ACLR
rst_n => \dgrb_main_block:sig_count[2].ACLR
rst_n => \dgrb_main_block:sig_count[3].ACLR
rst_n => \dgrb_main_block:sig_count[4].ACLR
rst_n => \dgrb_main_block:sig_count[5].ACLR
rst_n => \dgrb_main_block:sig_count[6].ACLR
rst_n => \dgrb_main_block:sig_count[7].ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => wd_lat[0]~reg0.PRESET
rst_n => wd_lat[1]~reg0.ACLR
rst_n => wd_lat[2]~reg0.PRESET
rst_n => wd_lat[3]~reg0.ACLR
rst_n => wd_lat[4]~reg0.ACLR
rst_n => rd_lat[0]~reg0.ACLR
rst_n => rd_lat[1]~reg0.ACLR
rst_n => rd_lat[2]~reg0.PRESET
rst_n => rd_lat[3]~reg0.ACLR
rst_n => rd_lat[4]~reg0.PRESET
rst_n => \poa_block:sig_poa_state.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => sig_poa_ack.ACLR
rst_n => dgrb_wdp_ovride~reg0.ACLR
rst_n => seq_oct_value~reg0.ACLR
rst_n => seq_mmc_start~reg0.ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[0].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[1].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[2].ACLR
rst_n => codvw_grt_one_dvw.ACLR
rst_n => cal_codvw_size[0].ACLR
rst_n => cal_codvw_size[1].ACLR
rst_n => cal_codvw_size[2].ACLR
rst_n => cal_codvw_size[3].ACLR
rst_n => cal_codvw_size[4].ACLR
rst_n => cal_codvw_size[5].ACLR
rst_n => cal_codvw_size[6].ACLR
rst_n => cal_codvw_size[7].ACLR
rst_n => cal_codvw_phase[0].ACLR
rst_n => cal_codvw_phase[1].ACLR
rst_n => cal_codvw_phase[2].ACLR
rst_n => cal_codvw_phase[3].ACLR
rst_n => cal_codvw_phase[4].ACLR
rst_n => cal_codvw_phase[5].ACLR
rst_n => cal_codvw_phase[6].ACLR
rst_n => cal_codvw_phase[7].ACLR
rst_n => sig_rsc_ac_access_req.ACLR
rst_n => \rsc_block:sig_rewind_direction.ACLR
rst_n => sig_rsc_pll_inc_dec_n.PRESET
rst_n => sig_rsc_pll_start_reconfig.ACLR
rst_n => sig_rsc_cdvw_calc.ACLR
rst_n => sig_rsc_cdvw_shift_in.ACLR
rst_n => sig_rsc_cdvw_phase.ACLR
rst_n => sig_rsc_result[0].ACLR
rst_n => sig_rsc_result[1].ACLR
rst_n => sig_rsc_result[2].ACLR
rst_n => sig_rsc_result[3].ACLR
rst_n => sig_rsc_result[4].ACLR
rst_n => sig_rsc_result[5].ACLR
rst_n => sig_rsc_result[6].ACLR
rst_n => sig_rsc_result[7].ACLR
rst_n => sig_rsc_err.ACLR
rst_n => sig_rsc_ack.ACLR
rst_n => \rsc_block:sig_test_dq_expired.ACLR
rst_n => \rsc_block:sig_count[0].ACLR
rst_n => \rsc_block:sig_count[1].ACLR
rst_n => \rsc_block:sig_count[2].ACLR
rst_n => \rsc_block:sig_count[3].ACLR
rst_n => \rsc_block:sig_count[4].ACLR
rst_n => \rsc_block:sig_count[5].ACLR
rst_n => \rsc_block:sig_count[6].ACLR
rst_n => \rsc_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[0].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[1].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[2].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[3].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[4].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[5].PRESET
rst_n => sig_dq_pin_ctr[0].ACLR
rst_n => sig_dq_pin_ctr[1].ACLR
rst_n => sig_dq_pin_ctr[2].ACLR
rst_n => sig_dq_pin_ctr[3].ACLR
rst_n => \rsc_block:rsc_proc:v_phase_works.ACLR
rst_n => codvw_trk_shift[0].ACLR
rst_n => codvw_trk_shift[1].ACLR
rst_n => codvw_trk_shift[2].ACLR
rst_n => codvw_trk_shift[3].ACLR
rst_n => codvw_trk_shift[4].ACLR
rst_n => codvw_trk_shift[5].ACLR
rst_n => codvw_trk_shift[6].ACLR
rst_n => codvw_trk_shift[7].ACLR
rst_n => codvw_trk_shift[8].ACLR
rst_n => codvw_trk_shift[9].ACLR
rst_n => codvw_trk_shift[10].ACLR
rst_n => codvw_trk_shift[11].ACLR
rst_n => ctrl_dgrb_r.command_req.ACLR
rst_n => ctrl_dgrb_r.command_op.mtp_almt.ACLR
rst_n => ctrl_dgrb_r.command_op.single_bit.ACLR
rst_n => ctrl_dgrb_r.command_op.current_cs[0].ACLR
rst_n => cal_byte_lanes[0].ACLR
rst_n => cal_byte_lanes[1].ACLR
rst_n => single_bit_cal.ACLR
rst_n => current_mtp_almt.ACLR
rst_n => current_cs.ACLR
rst_n => sig_phs_shft_end.ACLR
rst_n => sig_phs_shft_start.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_3r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_2r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_1r.ACLR
rst_n => sig_phs_shft_busy_1t.ACLR
rst_n => sig_phs_shft_busy.ACLR
rst_n => \cdvw_block:sig_cdvw_calc_1t.ACLR
rst_n => sig_cdvw_state.windows_seen[0].ACLR
rst_n => sig_cdvw_state.windows_seen[1].ACLR
rst_n => sig_cdvw_state.windows_seen[2].ACLR
rst_n => sig_cdvw_state.windows_seen[3].ACLR
rst_n => sig_cdvw_state.windows_seen[4].ACLR
rst_n => sig_cdvw_state.found_a_good_edge.ACLR
rst_n => sig_cdvw_state.multiple_eq_windows.ACLR
rst_n => sig_cdvw_state.first_cycle.ACLR
rst_n => sig_cdvw_state.invalid_phase_seen.ACLR
rst_n => sig_cdvw_state.valid_phase_seen.ACLR
rst_n => sig_cdvw_state.last_bit_value.PRESET
rst_n => sig_cdvw_state.window_centre_update.PRESET
rst_n => sig_cdvw_state.current_bit[0].ACLR
rst_n => sig_cdvw_state.current_bit[1].ACLR
rst_n => sig_cdvw_state.current_bit[2].ACLR
rst_n => sig_cdvw_state.current_bit[3].ACLR
rst_n => sig_cdvw_state.current_bit[4].ACLR
rst_n => sig_cdvw_state.current_bit[5].ACLR
rst_n => sig_cdvw_state.largest_window_centre[0].ACLR
rst_n => sig_cdvw_state.largest_window_centre[1].ACLR
rst_n => sig_cdvw_state.largest_window_centre[2].ACLR
rst_n => sig_cdvw_state.largest_window_centre[3].ACLR
rst_n => sig_cdvw_state.largest_window_centre[4].ACLR
rst_n => sig_cdvw_state.largest_window_centre[5].ACLR
rst_n => sig_cdvw_state.largest_window_size[0].ACLR
rst_n => sig_cdvw_state.largest_window_size[1].ACLR
rst_n => sig_cdvw_state.largest_window_size[2].ACLR
rst_n => sig_cdvw_state.largest_window_size[3].ACLR
rst_n => sig_cdvw_state.largest_window_size[4].ACLR
rst_n => sig_cdvw_state.largest_window_size[5].ACLR
rst_n => sig_cdvw_state.current_window_centre[0].ACLR
rst_n => sig_cdvw_state.current_window_centre[1].ACLR
rst_n => sig_cdvw_state.current_window_centre[2].ACLR
rst_n => sig_cdvw_state.current_window_centre[3].ACLR
rst_n => sig_cdvw_state.current_window_centre[4].ACLR
rst_n => sig_cdvw_state.current_window_centre[5].ACLR
rst_n => sig_cdvw_state.current_window_size[0].ACLR
rst_n => sig_cdvw_state.current_window_size[1].ACLR
rst_n => sig_cdvw_state.current_window_size[2].ACLR
rst_n => sig_cdvw_state.current_window_size[3].ACLR
rst_n => sig_cdvw_state.current_window_size[4].ACLR
rst_n => sig_cdvw_state.current_window_size[5].ACLR
rst_n => sig_cdvw_state.first_good_edge[0].ACLR
rst_n => sig_cdvw_state.first_good_edge[1].ACLR
rst_n => sig_cdvw_state.first_good_edge[2].ACLR
rst_n => sig_cdvw_state.first_good_edge[3].ACLR
rst_n => sig_cdvw_state.first_good_edge[4].ACLR
rst_n => sig_cdvw_state.first_good_edge[5].ACLR
rst_n => sig_cdvw_state.working_window[0].PRESET
rst_n => sig_cdvw_state.working_window[1].PRESET
rst_n => sig_cdvw_state.working_window[2].PRESET
rst_n => sig_cdvw_state.working_window[3].PRESET
rst_n => sig_cdvw_state.working_window[4].PRESET
rst_n => sig_cdvw_state.working_window[5].PRESET
rst_n => sig_cdvw_state.working_window[6].PRESET
rst_n => sig_cdvw_state.working_window[7].PRESET
rst_n => sig_cdvw_state.working_window[8].PRESET
rst_n => sig_cdvw_state.working_window[9].PRESET
rst_n => sig_cdvw_state.working_window[10].PRESET
rst_n => sig_cdvw_state.working_window[11].PRESET
rst_n => sig_cdvw_state.working_window[12].PRESET
rst_n => sig_cdvw_state.working_window[13].PRESET
rst_n => sig_cdvw_state.working_window[14].PRESET
rst_n => sig_cdvw_state.working_window[15].PRESET
rst_n => sig_cdvw_state.working_window[16].PRESET
rst_n => sig_cdvw_state.working_window[17].PRESET
rst_n => sig_cdvw_state.working_window[18].PRESET
rst_n => sig_cdvw_state.working_window[19].PRESET
rst_n => sig_cdvw_state.working_window[20].PRESET
rst_n => sig_cdvw_state.working_window[21].PRESET
rst_n => sig_cdvw_state.working_window[22].PRESET
rst_n => sig_cdvw_state.working_window[23].PRESET
rst_n => sig_cdvw_state.working_window[24].PRESET
rst_n => sig_cdvw_state.working_window[25].PRESET
rst_n => sig_cdvw_state.working_window[26].PRESET
rst_n => sig_cdvw_state.working_window[27].PRESET
rst_n => sig_cdvw_state.working_window[28].PRESET
rst_n => sig_cdvw_state.working_window[29].PRESET
rst_n => sig_cdvw_state.working_window[30].PRESET
rst_n => sig_cdvw_state.working_window[31].PRESET
rst_n => sig_cdvw_state.working_window[32].PRESET
rst_n => sig_cdvw_state.working_window[33].PRESET
rst_n => sig_cdvw_state.working_window[34].PRESET
rst_n => sig_cdvw_state.working_window[35].PRESET
rst_n => sig_cdvw_state.working_window[36].PRESET
rst_n => sig_cdvw_state.working_window[37].PRESET
rst_n => sig_cdvw_state.working_window[38].PRESET
rst_n => sig_cdvw_state.working_window[39].PRESET
rst_n => sig_cdvw_state.working_window[40].PRESET
rst_n => sig_cdvw_state.working_window[41].PRESET
rst_n => sig_cdvw_state.working_window[42].PRESET
rst_n => sig_cdvw_state.working_window[43].PRESET
rst_n => sig_cdvw_state.working_window[44].PRESET
rst_n => sig_cdvw_state.working_window[45].PRESET
rst_n => sig_cdvw_state.working_window[46].PRESET
rst_n => sig_cdvw_state.working_window[47].PRESET
rst_n => sig_cdvw_state.working_window[48].PRESET
rst_n => sig_cdvw_state.working_window[49].PRESET
rst_n => sig_cdvw_state.working_window[50].PRESET
rst_n => sig_cdvw_state.working_window[51].PRESET
rst_n => sig_cdvw_state.working_window[52].PRESET
rst_n => sig_cdvw_state.working_window[53].PRESET
rst_n => sig_cdvw_state.working_window[54].PRESET
rst_n => sig_cdvw_state.working_window[55].PRESET
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating.OUTPUTSELECT
rst_n => \rsc_block:sig_curr_byte_ln_dis.ACLR
rst_n => \rsc_block:sig_chkd_all_dq_pins.ACLR
rst_n => \tp_match_block:sig_rdata_valid_2t.ACLR
rst_n => \tp_match_block:sig_rdata_valid_1t.ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[0].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[1].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[2].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[3].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[4].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[5].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[6].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[7].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[8].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[9].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[10].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[11].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[12].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[13].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[14].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[15].ACLR
rst_n => sig_mtp_match.ACLR
rst_n => sig_poa_match.ACLR
rst_n => sig_poa_match_en.ACLR
rst_n => \trk_block:sig_mmc_seq_done_1t.ACLR
rst_n => \trk_block:sig_mmc_seq_done.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.ACLR
rst_n => sig_trk_cdvw_phase.ACLR
rst_n => sig_trk_cdvw_shift_in.ACLR
rst_n => sig_trk_ack.ACLR
rst_n => sig_trk_pll_inc_dec_n.PRESET
rst_n => sig_trk_pll_start_reconfig.ACLR
rst_n => \trk_block:sig_remaining_samples[0].ACLR
rst_n => \trk_block:sig_remaining_samples[1].ACLR
rst_n => \trk_block:sig_remaining_samples[2].ACLR
rst_n => \trk_block:sig_remaining_samples[3].ACLR
rst_n => \trk_block:sig_remaining_samples[4].ACLR
rst_n => \trk_block:sig_remaining_samples[5].ACLR
rst_n => \trk_block:sig_remaining_samples[6].ACLR
rst_n => \trk_block:sig_remaining_samples[7].ACLR
rst_n => sig_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_large_drift_seen.ACLR
rst_n => \trk_block:sig_mimic_cdv[0].ACLR
rst_n => \trk_block:sig_mimic_cdv[1].ACLR
rst_n => \trk_block:sig_mimic_cdv[2].ACLR
rst_n => \trk_block:sig_mimic_cdv[3].ACLR
rst_n => \trk_block:sig_mimic_cdv[4].ACLR
rst_n => \trk_block:sig_mimic_cdv[5].ACLR
rst_n => \trk_block:sig_mimic_cdv_found.ACLR
rst_n => \trk_block:sig_mimic_delta[0].ACLR
rst_n => \trk_block:sig_mimic_delta[1].ACLR
rst_n => \trk_block:sig_mimic_delta[2].ACLR
rst_n => \trk_block:sig_mimic_delta[3].PRESET
rst_n => \trk_block:sig_mimic_delta[4].ACLR
rst_n => \trk_block:sig_mimic_delta[5].ACLR
rst_n => \trk_block:sig_mimic_delta[6].PRESET
rst_n => \trk_block:sig_rsc_drift[0].PRESET
rst_n => \trk_block:sig_rsc_drift[1].ACLR
rst_n => \trk_block:sig_rsc_drift[2].ACLR
rst_n => \trk_block:sig_rsc_drift[3].ACLR
rst_n => \trk_block:sig_rsc_drift[4].ACLR
rst_n => \trk_block:sig_rsc_drift[5].ACLR
rst_n => \trk_block:sig_rsc_drift[6].ACLR
rst_n => \trk_block:sig_rsc_drift[7].PRESET
rst_n => \trk_block:sig_req_rsc_shift[0].PRESET
rst_n => \trk_block:sig_req_rsc_shift[1].ACLR
rst_n => \trk_block:sig_req_rsc_shift[2].ACLR
rst_n => \trk_block:sig_req_rsc_shift[3].ACLR
rst_n => \trk_block:sig_req_rsc_shift[4].ACLR
rst_n => \trk_block:sig_req_rsc_shift[5].ACLR
rst_n => \trk_block:sig_req_rsc_shift[6].ACLR
rst_n => \trk_block:sig_req_rsc_shift[7].PRESET
rst_n => sig_trk_pll_select[0].ACLR
rst_n => sig_trk_pll_select[1].ACLR
rst_n => sig_trk_pll_select[2].ACLR
rst_n => \trk_block:sig_mmc_start.ACLR
rst_n => sig_trk_err.ACLR
rst_n => sig_trk_result[0].ACLR
rst_n => sig_trk_result[1].ACLR
rst_n => sig_trk_result[2].ACLR
rst_n => sig_trk_result[3].ACLR
rst_n => sig_trk_result[4].ACLR
rst_n => sig_trk_result[5].ACLR
rst_n => sig_trk_result[6].ACLR
rst_n => sig_trk_result[7].ACLR
rst_n => \ac_block:sig_addr_cmd_last_state~3.DATAIN
rst_n => \ac_block:sig_addr_cmd_state~3.DATAIN
rst_n => \trk_block:sig_trk_last_state~3.DATAIN
rst_n => \trk_block:sig_trk_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_last_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_state~3.DATAIN
rst_n => sig_cdvw_state.status~3.DATAIN
rst_n => sig_rsc_req~3.DATAIN
rst_n => sig_ac_req~9.DATAIN
rst_n => sig_dgrb_last_state~3.DATAIN
rst_n => sig_dgrb_state~16.DATAIN
rst_n => ctrl_dgrb_r.command~3.DATAIN
rst_n => \trk_block:mmc_seq_value_r.ENA
dgrb_ctrl.command_err <= dgrb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[0] <= dgrb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[1] <= dgrb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[2] <= dgrb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[3] <= dgrb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[4] <= dgrb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[5] <= dgrb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[6] <= dgrb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[7] <= dgrb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_done <= dgrb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_ack <= dgrb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgrb.command_req => ctrl_dgrb_r.command_req.DATAIN
ctrl_dgrb.command_op.mtp_almt => ctrl_dgrb_r.command_op.mtp_almt.DATAIN
ctrl_dgrb.command_op.single_bit => ctrl_dgrb_r.command_op.single_bit.DATAIN
ctrl_dgrb.command_op.current_cs[0] => ctrl_dgrb_r.command_op.current_cs[0].DATAIN
ctrl_dgrb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgrb.command.cmd_tr_due => ctrl_dgrb_r.command.cmd_tr_due.DATAIN
ctrl_dgrb.command.cmd_prep_customer_mr_setup => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgrb.command.cmd_prep_adv_wr_lat => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgrb.command.cmd_prep_adv_rd_lat => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgrb.command.cmd_was => ctrl_dgrb_r.command.cmd_was.DATAIN
ctrl_dgrb.command.cmd_poa => ctrl_dgrb_r.command.cmd_poa.DATAIN
ctrl_dgrb.command.cmd_rdv => ctrl_dgrb_r.command.cmd_rdv.DATAIN
ctrl_dgrb.command.cmd_rrp_seek => ctrl_dgrb_r.command.cmd_rrp_seek.DATAIN
ctrl_dgrb.command.cmd_rrp_sweep => ctrl_dgrb_r.command.cmd_rrp_sweep.DATAIN
ctrl_dgrb.command.cmd_rrp_reset => ctrl_dgrb_r.command.cmd_rrp_reset.DATAIN
ctrl_dgrb.command.cmd_read_mtp => ctrl_dgrb_r.command.cmd_read_mtp.DATAIN
ctrl_dgrb.command.cmd_write_mtp => ctrl_dgrb_r.command.cmd_write_mtp.DATAIN
ctrl_dgrb.command.cmd_write_btp => ctrl_dgrb_r.command.cmd_write_btp.DATAIN
ctrl_dgrb.command.cmd_write_ihi => ctrl_dgrb_r.command.cmd_write_ihi.DATAIN
ctrl_dgrb.command.cmd_prog_cal_mr => ctrl_dgrb_r.command.cmd_prog_cal_mr.DATAIN
ctrl_dgrb.command.cmd_init_dram => ctrl_dgrb_r.command.cmd_init_dram.DATAIN
ctrl_dgrb.command.cmd_phy_initialise => ctrl_dgrb_r.command.cmd_phy_initialise.DATAIN
ctrl_dgrb.command.cmd_idle => ctrl_dgrb_r.command.cmd_idle.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
phs_shft_busy => \phs_shft_busy_reg:phs_shft_busy_1r.DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_resync_clk_index[0] => seq_pll_select.DATAB
pll_resync_clk_index[0] => sig_trk_pll_select.DATAB
pll_resync_clk_index[1] => seq_pll_select.DATAB
pll_resync_clk_index[1] => sig_trk_pll_select.DATAB
pll_resync_clk_index[2] => seq_pll_select.DATAB
pll_resync_clk_index[2] => sig_trk_pll_select.DATAB
pll_measure_clk_index[0] => seq_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => seq_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => seq_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
dgrb_iram.iram_pushdata[0] <= \rsc_block:sig_dgrb_iram.iram_pushdata[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[1] <= \rsc_block:sig_dgrb_iram.iram_pushdata[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[2] <= \rsc_block:sig_dgrb_iram.iram_pushdata[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[3] <= \rsc_block:sig_dgrb_iram.iram_pushdata[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[4] <= \rsc_block:sig_dgrb_iram.iram_pushdata[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[5] <= \rsc_block:sig_dgrb_iram.iram_pushdata[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[6] <= \rsc_block:sig_dgrb_iram.iram_pushdata[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[7] <= \rsc_block:sig_dgrb_iram.iram_pushdata[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[8] <= \rsc_block:sig_dgrb_iram.iram_pushdata[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[9] <= \rsc_block:sig_dgrb_iram.iram_pushdata[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[10] <= \rsc_block:sig_dgrb_iram.iram_pushdata[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[11] <= \rsc_block:sig_dgrb_iram.iram_pushdata[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[12] <= \rsc_block:sig_dgrb_iram.iram_pushdata[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[13] <= \rsc_block:sig_dgrb_iram.iram_pushdata[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[14] <= \rsc_block:sig_dgrb_iram.iram_pushdata[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[15] <= \rsc_block:sig_dgrb_iram.iram_pushdata[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[16] <= \rsc_block:sig_dgrb_iram.iram_pushdata[16].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[17] <= \rsc_block:sig_dgrb_iram.iram_pushdata[17].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[18] <= \rsc_block:sig_dgrb_iram.iram_pushdata[18].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[19] <= \rsc_block:sig_dgrb_iram.iram_pushdata[19].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[20] <= \rsc_block:sig_dgrb_iram.iram_pushdata[20].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[21] <= \rsc_block:sig_dgrb_iram.iram_pushdata[21].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[22] <= \rsc_block:sig_dgrb_iram.iram_pushdata[22].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[23] <= \rsc_block:sig_dgrb_iram.iram_pushdata[23].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[24] <= \rsc_block:sig_dgrb_iram.iram_pushdata[24].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[25] <= \rsc_block:sig_dgrb_iram.iram_pushdata[25].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[26] <= \rsc_block:sig_dgrb_iram.iram_pushdata[26].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[27] <= \rsc_block:sig_dgrb_iram.iram_pushdata[27].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[28] <= \rsc_block:sig_dgrb_iram.iram_pushdata[28].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[29] <= \rsc_block:sig_dgrb_iram.iram_pushdata[29].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[30] <= \rsc_block:sig_dgrb_iram.iram_pushdata[30].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[31] <= \rsc_block:sig_dgrb_iram.iram_pushdata[31].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[0] <= \rsc_block:sig_dgrb_iram.iram_bitnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[1] <= \rsc_block:sig_dgrb_iram.iram_bitnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[2] <= \rsc_block:sig_dgrb_iram.iram_bitnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[3] <= \rsc_block:sig_dgrb_iram.iram_bitnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[4] <= \rsc_block:sig_dgrb_iram.iram_bitnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[0] <= \rsc_block:sig_dgrb_iram.iram_wordnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[1] <= \rsc_block:sig_dgrb_iram.iram_wordnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[2] <= \rsc_block:sig_dgrb_iram.iram_wordnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[3] <= \rsc_block:sig_dgrb_iram.iram_wordnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[4] <= \rsc_block:sig_dgrb_iram.iram_wordnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[5] <= \rsc_block:sig_dgrb_iram.iram_wordnum[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[6] <= \rsc_block:sig_dgrb_iram.iram_wordnum[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[7] <= \rsc_block:sig_dgrb_iram.iram_wordnum[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[8] <= \rsc_block:sig_dgrb_iram.iram_wordnum[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_write <= \rsc_block:sig_dgrb_iram.iram_write.DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_done <= \rsc_block:sig_dgrb_iram.iram_done.DB_MAX_OUTPUT_PORT_TYPE
iram_push_done => ~NO_FANOUT~
dgrb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_req <= dgrb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_dimm_driving_dq.OUTPUTSELECT
dgrb_ac_access_gnt => dgrb_state_proc.IN1
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => v_aligned.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => seq_rdata_valid_lat_dec.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => dgrb_state_proc.IN1
rdata_valid[0] => \tp_match_block:sig_rdata_valid_1t.DATAIN
rdata[0] => Equal1.IN15
rdata[0] => sig_wd_lat.DATAB
rdata[0] => Equal0.IN1
rdata[0] => Mux0.IN16
rdata[1] => Equal1.IN14
rdata[1] => sig_wd_lat.DATAB
rdata[1] => Mux0.IN15
rdata[2] => Equal1.IN13
rdata[2] => sig_wd_lat.DATAB
rdata[2] => Mux0.IN14
rdata[3] => Equal1.IN12
rdata[3] => sig_wd_lat.DATAB
rdata[3] => Mux0.IN13
rdata[4] => Equal1.IN11
rdata[4] => sig_wd_lat.DATAB
rdata[4] => Mux0.IN12
rdata[5] => Equal1.IN10
rdata[5] => Mux0.IN11
rdata[6] => Equal1.IN9
rdata[6] => Mux0.IN10
rdata[7] => Equal1.IN8
rdata[7] => Mux0.IN9
rdata[8] => Equal1.IN7
rdata[8] => Mux0.IN8
rdata[9] => Equal1.IN6
rdata[9] => Mux0.IN7
rdata[10] => Equal1.IN5
rdata[10] => Mux0.IN6
rdata[11] => Equal1.IN4
rdata[11] => Mux0.IN5
rdata[12] => Equal1.IN3
rdata[12] => Mux0.IN4
rdata[13] => Equal1.IN2
rdata[13] => Mux0.IN3
rdata[14] => Equal1.IN1
rdata[14] => Mux0.IN2
rdata[15] => Equal1.IN0
rdata[15] => Mux0.IN1
rdata[16] => Mux1.IN16
rdata[16] => Equal0.IN0
rdata[17] => Mux1.IN15
rdata[18] => Mux1.IN14
rdata[19] => Mux1.IN13
rdata[20] => Mux1.IN12
rdata[21] => Mux1.IN11
rdata[22] => Mux1.IN10
rdata[23] => Mux1.IN9
rdata[24] => Mux1.IN8
rdata[25] => Mux1.IN7
rdata[26] => Mux1.IN6
rdata[27] => Mux1.IN5
rdata[28] => Mux1.IN4
rdata[29] => Mux1.IN3
rdata[30] => Mux1.IN2
rdata[31] => Mux1.IN1
doing_rd[0] <= sig_doing_rd[0].DB_MAX_OUTPUT_PORT_TYPE
doing_rd[1] <= sig_doing_rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd_lat[0] <= rd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[1] <= rd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[2] <= rd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[3] <= rd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[4] <= rd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[0] <= wd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[1] <= wd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[2] <= wd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[3] <= wd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[4] <= wd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= seq_oct_value~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_wdp_ovride <= dgrb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_mmc_start <= seq_mmc_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_done => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.DATAIN
mmc_seq_value => \trk_block:mmc_seq_value_r.DATAIN
ctl_cal_byte_lanes[0] => cal_byte_lanes[0].DATAIN
ctl_cal_byte_lanes[1] => cal_byte_lanes[1].DATAIN
odt_settings[0].read[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].read[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].read[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].read[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].read[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].read[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].read[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].read[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].read[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].read[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].read[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].read[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].read[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].read[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].read[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].read[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => ~NO_FANOUT~
odt_settings[0].write[1] => ~NO_FANOUT~
odt_settings[0].write[2] => ~NO_FANOUT~
odt_settings[0].write[3] => ~NO_FANOUT~
odt_settings[0].write[4] => ~NO_FANOUT~
odt_settings[0].write[5] => ~NO_FANOUT~
odt_settings[0].write[6] => ~NO_FANOUT~
odt_settings[0].write[7] => ~NO_FANOUT~
odt_settings[0].write[8] => ~NO_FANOUT~
odt_settings[0].write[9] => ~NO_FANOUT~
odt_settings[0].write[10] => ~NO_FANOUT~
odt_settings[0].write[11] => ~NO_FANOUT~
odt_settings[0].write[12] => ~NO_FANOUT~
odt_settings[0].write[13] => ~NO_FANOUT~
odt_settings[0].write[14] => ~NO_FANOUT~
odt_settings[0].write[15] => ~NO_FANOUT~
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~
dgrb_ctrl_ac_nt_good <= dgrb_ctrl_ac_nt_good~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_grt_one_dvw <= codvw_grt_one_dvw.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[0] <= codvw_trk_shift[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[1] <= codvw_trk_shift[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[2] <= codvw_trk_shift[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[3] <= codvw_trk_shift[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[4] <= codvw_trk_shift[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[5] <= codvw_trk_shift[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[6] <= codvw_trk_shift[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[7] <= codvw_trk_shift[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[8] <= codvw_trk_shift[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[9] <= codvw_trk_shift[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[10] <= codvw_trk_shift[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[11] <= codvw_trk_shift[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[0] <= cal_codvw_size[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[1] <= cal_codvw_size[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[2] <= cal_codvw_size[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[3] <= cal_codvw_size[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[4] <= cal_codvw_size[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[5] <= cal_codvw_size[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[6] <= cal_codvw_size[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[7] <= cal_codvw_size[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[0] <= cal_codvw_phase[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[1] <= cal_codvw_phase[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[2] <= cal_codvw_phase[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[3] <= cal_codvw_phase[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[4] <= cal_codvw_phase[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[5] <= cal_codvw_phase[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[6] <= cal_codvw_phase[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[7] <= cal_codvw_phase[7].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb
clk => dgwb_ac_access_req~reg0.CLK
clk => dgwb_ctrl.command_err~reg0.CLK
clk => dgwb_ctrl.command_result[0]~reg0.CLK
clk => dgwb_ctrl.command_result[1]~reg0.CLK
clk => dgwb_ctrl.command_result[2]~reg0.CLK
clk => dgwb_ctrl.command_result[3]~reg0.CLK
clk => dgwb_ctrl.command_result[4]~reg0.CLK
clk => dgwb_ctrl.command_result[5]~reg0.CLK
clk => dgwb_ctrl.command_result[6]~reg0.CLK
clk => dgwb_ctrl.command_result[7]~reg0.CLK
clk => dgwb_ctrl.command_done~reg0.CLK
clk => dgwb_ctrl.command_ack~reg0.CLK
clk => access_complete.CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_write_block:sig_count[0].CLK
clk => \ac_write_block:sig_count[1].CLK
clk => \ac_write_block:sig_count[2].CLK
clk => \ac_write_block:sig_count[3].CLK
clk => \ac_write_block:sig_count[4].CLK
clk => \ac_write_block:sig_count[5].CLK
clk => \ac_write_block:sig_count[6].CLK
clk => \ac_write_block:sig_count[7].CLK
clk => generate_wdata.CLK
clk => dgwb_wdata_valid[0]~reg0.CLK
clk => dgwb_wdata_valid[1]~reg0.CLK
clk => dgwb_dqs_burst[0]~reg0.CLK
clk => dgwb_dqs_burst[1]~reg0.CLK
clk => dgwb_wdata[0]~reg0.CLK
clk => dgwb_wdata[1]~reg0.CLK
clk => dgwb_wdata[2]~reg0.CLK
clk => dgwb_wdata[3]~reg0.CLK
clk => dgwb_wdata[4]~reg0.CLK
clk => dgwb_wdata[5]~reg0.CLK
clk => dgwb_wdata[6]~reg0.CLK
clk => dgwb_wdata[7]~reg0.CLK
clk => dgwb_wdata[8]~reg0.CLK
clk => dgwb_wdata[9]~reg0.CLK
clk => dgwb_wdata[10]~reg0.CLK
clk => dgwb_wdata[11]~reg0.CLK
clk => dgwb_wdata[12]~reg0.CLK
clk => dgwb_wdata[13]~reg0.CLK
clk => dgwb_wdata[14]~reg0.CLK
clk => dgwb_wdata[15]~reg0.CLK
clk => dgwb_wdata[16]~reg0.CLK
clk => dgwb_wdata[17]~reg0.CLK
clk => dgwb_wdata[18]~reg0.CLK
clk => dgwb_wdata[19]~reg0.CLK
clk => dgwb_wdata[20]~reg0.CLK
clk => dgwb_wdata[21]~reg0.CLK
clk => dgwb_wdata[22]~reg0.CLK
clk => dgwb_wdata[23]~reg0.CLK
clk => dgwb_wdata[24]~reg0.CLK
clk => dgwb_wdata[25]~reg0.CLK
clk => dgwb_wdata[26]~reg0.CLK
clk => dgwb_wdata[27]~reg0.CLK
clk => dgwb_wdata[28]~reg0.CLK
clk => dgwb_wdata[29]~reg0.CLK
clk => dgwb_wdata[30]~reg0.CLK
clk => dgwb_wdata[31]~reg0.CLK
clk => dgwb_dm[0]~reg0.CLK
clk => dgwb_dm[1]~reg0.CLK
clk => dgwb_dm[2]~reg0.CLK
clk => dgwb_dm[3]~reg0.CLK
clk => dgwb_dqs[0]~reg0.CLK
clk => dgwb_dqs[1]~reg0.CLK
clk => dgwb_wdp_ovride~reg0.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].CLK
clk => current_cs.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command~1.DATAIN
clk => sig_dgwb_last_state~1.DATAIN
clk => sig_dgwb_state~12.DATAIN
rst_n => access_complete.ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_write_block:sig_count[0].ACLR
rst_n => \ac_write_block:sig_count[1].ACLR
rst_n => \ac_write_block:sig_count[2].ACLR
rst_n => \ac_write_block:sig_count[3].ACLR
rst_n => \ac_write_block:sig_count[4].ACLR
rst_n => \ac_write_block:sig_count[5].ACLR
rst_n => \ac_write_block:sig_count[6].ACLR
rst_n => \ac_write_block:sig_count[7].ACLR
rst_n => generate_wdata.ACLR
rst_n => dgwb_wdata_valid[0]~reg0.ACLR
rst_n => dgwb_wdata_valid[1]~reg0.ACLR
rst_n => dgwb_dqs_burst[0]~reg0.ACLR
rst_n => dgwb_dqs_burst[1]~reg0.ACLR
rst_n => dgwb_wdata[0]~reg0.ACLR
rst_n => dgwb_wdata[1]~reg0.ACLR
rst_n => dgwb_wdata[2]~reg0.ACLR
rst_n => dgwb_wdata[3]~reg0.ACLR
rst_n => dgwb_wdata[4]~reg0.ACLR
rst_n => dgwb_wdata[5]~reg0.ACLR
rst_n => dgwb_wdata[6]~reg0.ACLR
rst_n => dgwb_wdata[7]~reg0.ACLR
rst_n => dgwb_wdata[8]~reg0.ACLR
rst_n => dgwb_wdata[9]~reg0.ACLR
rst_n => dgwb_wdata[10]~reg0.ACLR
rst_n => dgwb_wdata[11]~reg0.ACLR
rst_n => dgwb_wdata[12]~reg0.ACLR
rst_n => dgwb_wdata[13]~reg0.ACLR
rst_n => dgwb_wdata[14]~reg0.ACLR
rst_n => dgwb_wdata[15]~reg0.ACLR
rst_n => dgwb_wdata[16]~reg0.ACLR
rst_n => dgwb_wdata[17]~reg0.ACLR
rst_n => dgwb_wdata[18]~reg0.ACLR
rst_n => dgwb_wdata[19]~reg0.ACLR
rst_n => dgwb_wdata[20]~reg0.ACLR
rst_n => dgwb_wdata[21]~reg0.ACLR
rst_n => dgwb_wdata[22]~reg0.ACLR
rst_n => dgwb_wdata[23]~reg0.ACLR
rst_n => dgwb_wdata[24]~reg0.ACLR
rst_n => dgwb_wdata[25]~reg0.ACLR
rst_n => dgwb_wdata[26]~reg0.ACLR
rst_n => dgwb_wdata[27]~reg0.ACLR
rst_n => dgwb_wdata[28]~reg0.ACLR
rst_n => dgwb_wdata[29]~reg0.ACLR
rst_n => dgwb_wdata[30]~reg0.ACLR
rst_n => dgwb_wdata[31]~reg0.ACLR
rst_n => dgwb_dm[0]~reg0.PRESET
rst_n => dgwb_dm[1]~reg0.PRESET
rst_n => dgwb_dm[2]~reg0.PRESET
rst_n => dgwb_dm[3]~reg0.PRESET
rst_n => dgwb_dqs[0]~reg0.ACLR
rst_n => dgwb_dqs[1]~reg0.ACLR
rst_n => dgwb_wdp_ovride~reg0.ACLR
rst_n => dgwb_ac_access_req~reg0.ACLR
rst_n => dgwb_ctrl.command_err~reg0.ACLR
rst_n => dgwb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgwb_ctrl.command_done~reg0.ACLR
rst_n => dgwb_ctrl.command_ack~reg0.ACLR
rst_n => current_cs.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command~3.DATAIN
rst_n => sig_dgwb_last_state~3.DATAIN
rst_n => sig_dgwb_state~14.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
dgwb_ctrl.command_err <= dgwb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[0] <= dgwb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[1] <= dgwb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[2] <= dgwb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[3] <= dgwb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[4] <= dgwb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[5] <= dgwb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[6] <= dgwb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[7] <= dgwb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_done <= dgwb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_ack <= dgwb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgwb.command_req => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.DATAIN
ctrl_dgwb.command_op.mtp_almt => ~NO_FANOUT~
ctrl_dgwb.command_op.single_bit => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[0] => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].DATAIN
ctrl_dgwb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgwb.command.cmd_tr_due => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.DATAIN
ctrl_dgwb.command.cmd_prep_customer_mr_setup => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgwb.command.cmd_prep_adv_wr_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgwb.command.cmd_prep_adv_rd_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgwb.command.cmd_was => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.DATAIN
ctrl_dgwb.command.cmd_poa => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.DATAIN
ctrl_dgwb.command.cmd_rdv => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.DATAIN
ctrl_dgwb.command.cmd_rrp_seek => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.DATAIN
ctrl_dgwb.command.cmd_rrp_sweep => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.DATAIN
ctrl_dgwb.command.cmd_rrp_reset => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.DATAIN
ctrl_dgwb.command.cmd_read_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.DATAIN
ctrl_dgwb.command.cmd_write_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.DATAIN
ctrl_dgwb.command.cmd_write_btp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.DATAIN
ctrl_dgwb.command.cmd_write_ihi => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.DATAIN
ctrl_dgwb.command.cmd_prog_cal_mr => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.DATAIN
ctrl_dgwb.command.cmd_init_dram => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.DATAIN
ctrl_dgwb.command.cmd_phy_initialise => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.DATAIN
ctrl_dgwb.command.cmd_idle => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.DATAIN
dgwb_iram.iram_pushdata[0] <= <GND>
dgwb_iram.iram_pushdata[1] <= <GND>
dgwb_iram.iram_pushdata[2] <= <GND>
dgwb_iram.iram_pushdata[3] <= <GND>
dgwb_iram.iram_pushdata[4] <= <GND>
dgwb_iram.iram_pushdata[5] <= <GND>
dgwb_iram.iram_pushdata[6] <= <GND>
dgwb_iram.iram_pushdata[7] <= <GND>
dgwb_iram.iram_pushdata[8] <= <GND>
dgwb_iram.iram_pushdata[9] <= <GND>
dgwb_iram.iram_pushdata[10] <= <GND>
dgwb_iram.iram_pushdata[11] <= <GND>
dgwb_iram.iram_pushdata[12] <= <GND>
dgwb_iram.iram_pushdata[13] <= <GND>
dgwb_iram.iram_pushdata[14] <= <GND>
dgwb_iram.iram_pushdata[15] <= <GND>
dgwb_iram.iram_pushdata[16] <= <GND>
dgwb_iram.iram_pushdata[17] <= <GND>
dgwb_iram.iram_pushdata[18] <= <GND>
dgwb_iram.iram_pushdata[19] <= <GND>
dgwb_iram.iram_pushdata[20] <= <GND>
dgwb_iram.iram_pushdata[21] <= <GND>
dgwb_iram.iram_pushdata[22] <= <GND>
dgwb_iram.iram_pushdata[23] <= <GND>
dgwb_iram.iram_pushdata[24] <= <GND>
dgwb_iram.iram_pushdata[25] <= <GND>
dgwb_iram.iram_pushdata[26] <= <GND>
dgwb_iram.iram_pushdata[27] <= <GND>
dgwb_iram.iram_pushdata[28] <= <GND>
dgwb_iram.iram_pushdata[29] <= <GND>
dgwb_iram.iram_pushdata[30] <= <GND>
dgwb_iram.iram_pushdata[31] <= <GND>
dgwb_iram.iram_bitnum[0] <= <GND>
dgwb_iram.iram_bitnum[1] <= <GND>
dgwb_iram.iram_bitnum[2] <= <GND>
dgwb_iram.iram_bitnum[3] <= <GND>
dgwb_iram.iram_bitnum[4] <= <GND>
dgwb_iram.iram_wordnum[0] <= <GND>
dgwb_iram.iram_wordnum[1] <= <GND>
dgwb_iram.iram_wordnum[2] <= <GND>
dgwb_iram.iram_wordnum[3] <= <GND>
dgwb_iram.iram_wordnum[4] <= <GND>
dgwb_iram.iram_wordnum[5] <= <GND>
dgwb_iram.iram_wordnum[6] <= <GND>
dgwb_iram.iram_wordnum[7] <= <GND>
dgwb_iram.iram_wordnum[8] <= <GND>
dgwb_iram.iram_write <= <GND>
dgwb_iram.iram_done <= <GND>
iram_push_done => ~NO_FANOUT~
dgwb_ac_access_req <= dgwb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_dqs_burst[0] <= dgwb_dqs_burst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs_burst[1] <= dgwb_dqs_burst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[0] <= dgwb_wdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[1] <= dgwb_wdata_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[0] <= dgwb_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[1] <= dgwb_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[2] <= dgwb_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[3] <= dgwb_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[4] <= dgwb_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[5] <= dgwb_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[6] <= dgwb_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[7] <= dgwb_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[8] <= dgwb_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[9] <= dgwb_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[10] <= dgwb_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[11] <= dgwb_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[12] <= dgwb_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[13] <= dgwb_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[14] <= dgwb_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[15] <= dgwb_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[16] <= dgwb_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[17] <= dgwb_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[18] <= dgwb_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[19] <= dgwb_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[20] <= dgwb_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[21] <= dgwb_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[22] <= dgwb_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[23] <= dgwb_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[24] <= dgwb_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[25] <= dgwb_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[26] <= dgwb_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[27] <= dgwb_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[28] <= dgwb_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[29] <= dgwb_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[30] <= dgwb_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[31] <= dgwb_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[0] <= dgwb_dm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[1] <= dgwb_dm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[2] <= dgwb_dm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[3] <= dgwb_dm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[0] <= dgwb_dqs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[1] <= dgwb_dqs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdp_ovride <= dgwb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
bypassed_rdata[0] => ~NO_FANOUT~
bypassed_rdata[1] => ~NO_FANOUT~
bypassed_rdata[2] => ~NO_FANOUT~
bypassed_rdata[3] => ~NO_FANOUT~
bypassed_rdata[4] => ~NO_FANOUT~
bypassed_rdata[5] => ~NO_FANOUT~
bypassed_rdata[6] => ~NO_FANOUT~
bypassed_rdata[7] => ~NO_FANOUT~
bypassed_rdata[8] => ~NO_FANOUT~
bypassed_rdata[9] => ~NO_FANOUT~
bypassed_rdata[10] => ~NO_FANOUT~
bypassed_rdata[11] => ~NO_FANOUT~
bypassed_rdata[12] => ~NO_FANOUT~
bypassed_rdata[13] => ~NO_FANOUT~
bypassed_rdata[14] => ~NO_FANOUT~
bypassed_rdata[15] => ~NO_FANOUT~
odt_settings[0].read[0] => ~NO_FANOUT~
odt_settings[0].read[1] => ~NO_FANOUT~
odt_settings[0].read[2] => ~NO_FANOUT~
odt_settings[0].read[3] => ~NO_FANOUT~
odt_settings[0].read[4] => ~NO_FANOUT~
odt_settings[0].read[5] => ~NO_FANOUT~
odt_settings[0].read[6] => ~NO_FANOUT~
odt_settings[0].read[7] => ~NO_FANOUT~
odt_settings[0].read[8] => ~NO_FANOUT~
odt_settings[0].read[9] => ~NO_FANOUT~
odt_settings[0].read[10] => ~NO_FANOUT~
odt_settings[0].read[11] => ~NO_FANOUT~
odt_settings[0].read[12] => ~NO_FANOUT~
odt_settings[0].read[13] => ~NO_FANOUT~
odt_settings[0].read[14] => ~NO_FANOUT~
odt_settings[0].read[15] => ~NO_FANOUT~
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].write[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].write[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].write[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].write[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].write[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].write[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].write[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].write[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].write[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].write[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].write[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].write[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].write[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].write[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].write[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl
clk => tracking_update_due.CLK
clk => tracking_ms_counter[0].CLK
clk => tracking_ms_counter[1].CLK
clk => tracking_ms_counter[2].CLK
clk => tracking_ms_counter[3].CLK
clk => tracking_ms_counter[4].CLK
clk => tracking_ms_counter[5].CLK
clk => tracking_ms_counter[6].CLK
clk => tracking_ms_counter[7].CLK
clk => milisecond_tick_gen_count[0].CLK
clk => milisecond_tick_gen_count[1].CLK
clk => milisecond_tick_gen_count[2].CLK
clk => milisecond_tick_gen_count[3].CLK
clk => milisecond_tick_gen_count[4].CLK
clk => milisecond_tick_gen_count[5].CLK
clk => milisecond_tick_gen_count[6].CLK
clk => milisecond_tick_gen_count[7].CLK
clk => milisecond_tick_gen_count[8].CLK
clk => milisecond_tick_gen_count[9].CLK
clk => milisecond_tick_gen_count[10].CLK
clk => milisecond_tick_gen_count[11].CLK
clk => milisecond_tick_gen_count[12].CLK
clk => milisecond_tick_gen_count[13].CLK
clk => milisecond_tick_gen_count[14].CLK
clk => milisecond_tick_gen_count[15].CLK
clk => milisecond_tick_gen_count[16].CLK
clk => milisecond_tick_gen_count[17].CLK
clk => mtp_err.CLK
clk => mtp_both_valid_almt.CLK
clk => mtp_no_valid_almt.CLK
clk => \mtp_almt:dvw_size_a1[0].CLK
clk => \mtp_almt:dvw_size_a1[1].CLK
clk => \mtp_almt:dvw_size_a1[2].CLK
clk => \mtp_almt:dvw_size_a1[3].CLK
clk => \mtp_almt:dvw_size_a1[4].CLK
clk => \mtp_almt:dvw_size_a1[5].CLK
clk => \mtp_almt:dvw_size_a1[6].CLK
clk => \mtp_almt:dvw_size_a1[7].CLK
clk => \mtp_almt:dvw_size_a0[0].CLK
clk => \mtp_almt:dvw_size_a0[1].CLK
clk => \mtp_almt:dvw_size_a0[2].CLK
clk => \mtp_almt:dvw_size_a0[3].CLK
clk => \mtp_almt:dvw_size_a0[4].CLK
clk => \mtp_almt:dvw_size_a0[5].CLK
clk => \mtp_almt:dvw_size_a0[6].CLK
clk => \mtp_almt:dvw_size_a0[7].CLK
clk => mtp_correct_almt.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => dis_state.CLK
clk => reissue_cmd_req.CLK
clk => ac_nt_almts_checked.CLK
clk => ac_nt[0].CLK
clk => mtp_almts_checked[0].CLK
clk => mtp_almts_checked[1].CLK
clk => cs_counter.CLK
clk => hold_state.CLK
clk => int_ctl_init_fail.CLK
clk => int_ctl_init_success.CLK
clk => ctrl_mmi.ctrl_err_code[0]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[1]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[2]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[3]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[4]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[5]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[6]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[7]~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage_done~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_fail~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_success~reg0.CLK
clk => v_ctrl_mmi.ctrl_err_code[0].CLK
clk => v_ctrl_mmi.ctrl_err_code[1].CLK
clk => v_ctrl_mmi.ctrl_err_code[2].CLK
clk => v_ctrl_mmi.ctrl_err_code[3].CLK
clk => v_ctrl_mmi.ctrl_err_code[4].CLK
clk => v_ctrl_mmi.ctrl_err_code[5].CLK
clk => v_ctrl_mmi.ctrl_err_code[6].CLK
clk => v_ctrl_mmi.ctrl_err_code[7].CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.CLK
clk => v_ctrl_mmi.ctrl_current_stage_done.CLK
clk => v_ctrl_mmi.ctrl_calibration_fail.CLK
clk => v_ctrl_mmi.ctrl_calibration_success.CLK
clk => timeout_counter_clear.CLK
clk => timeout_counter_enable.CLK
clk => flag_done_timeout.CLK
clk => flag_ack_timeout.CLK
clk => waiting_for_ack.CLK
clk => curr_ctrl.command_err.CLK
clk => curr_ctrl.command_result[0].CLK
clk => curr_ctrl.command_result[1].CLK
clk => curr_ctrl.command_result[2].CLK
clk => curr_ctrl.command_result[3].CLK
clk => curr_ctrl.command_result[4].CLK
clk => curr_ctrl.command_result[5].CLK
clk => curr_ctrl.command_result[6].CLK
clk => curr_ctrl.command_result[7].CLK
clk => curr_ctrl.command_done.CLK
clk => curr_ctrl.command_ack.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => dll_lock_counter[0].CLK
clk => dll_lock_counter[1].CLK
clk => dll_lock_counter[2].CLK
clk => dll_lock_counter[3].CLK
clk => dll_lock_counter[4].CLK
clk => dll_lock_counter[5].CLK
clk => dll_lock_counter[6].CLK
clk => dll_lock_counter[7].CLK
clk => dll_lock_counter[8].CLK
clk => dll_lock_counter[9].CLK
clk => dll_lock_counter[10].CLK
clk => last_state~1.DATAIN
clk => state~4.DATAIN
clk => int_ctrl_current_stage~1.DATAIN
clk => int_ctrl_prev_stage~1.DATAIN
clk => ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => ctrl_mmi.master_state_r~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => v_ctrl_mmi.master_state_r~1.DATAIN
clk => curr_cmd~1.DATAIN
rst_n => ctrl_mmi.ctrl_err_code[0]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[1]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[2]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[3]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[4]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[5]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[6]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[7]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage_done~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_fail~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_success~reg0.ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[0].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[1].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[2].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[3].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[4].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[5].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[6].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[7].ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage_done.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_fail.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_success.ACLR
rst_n => dis_state.ACLR
rst_n => reissue_cmd_req.ACLR
rst_n => ac_nt_almts_checked.ACLR
rst_n => ac_nt[0].PRESET
rst_n => mtp_almts_checked[0].ACLR
rst_n => mtp_almts_checked[1].ACLR
rst_n => cs_counter.ACLR
rst_n => hold_state.ACLR
rst_n => int_ctl_init_fail.ACLR
rst_n => int_ctl_init_success.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => dll_lock_counter[0].PRESET
rst_n => dll_lock_counter[1].PRESET
rst_n => dll_lock_counter[2].PRESET
rst_n => dll_lock_counter[3].PRESET
rst_n => dll_lock_counter[4].PRESET
rst_n => dll_lock_counter[5].PRESET
rst_n => dll_lock_counter[6].PRESET
rst_n => dll_lock_counter[7].PRESET
rst_n => dll_lock_counter[8].ACLR
rst_n => dll_lock_counter[9].ACLR
rst_n => dll_lock_counter[10].PRESET
rst_n => timeout_counter[0].PRESET
rst_n => timeout_counter[1].PRESET
rst_n => timeout_counter[2].PRESET
rst_n => timeout_counter[3].PRESET
rst_n => timeout_counter[4].PRESET
rst_n => timeout_counter[5].PRESET
rst_n => timeout_counter[6].PRESET
rst_n => timeout_counter[7].PRESET
rst_n => timeout_counter[8].PRESET
rst_n => timeout_counter[9].PRESET
rst_n => timeout_counter[10].PRESET
rst_n => timeout_counter[11].PRESET
rst_n => timeout_counter[12].PRESET
rst_n => timeout_counter[13].PRESET
rst_n => timeout_counter[14].PRESET
rst_n => curr_ctrl.command_err.ACLR
rst_n => curr_ctrl.command_result[0].ACLR
rst_n => curr_ctrl.command_result[1].ACLR
rst_n => curr_ctrl.command_result[2].ACLR
rst_n => curr_ctrl.command_result[3].ACLR
rst_n => curr_ctrl.command_result[4].ACLR
rst_n => curr_ctrl.command_result[5].ACLR
rst_n => curr_ctrl.command_result[6].ACLR
rst_n => curr_ctrl.command_result[7].ACLR
rst_n => curr_ctrl.command_done.ACLR
rst_n => curr_ctrl.command_ack.ACLR
rst_n => waiting_for_ack.ACLR
rst_n => flag_done_timeout.ACLR
rst_n => flag_ack_timeout.ACLR
rst_n => timeout_counter_clear.ACLR
rst_n => timeout_counter_enable.ACLR
rst_n => mtp_err.ACLR
rst_n => mtp_both_valid_almt.ACLR
rst_n => mtp_no_valid_almt.ACLR
rst_n => \mtp_almt:dvw_size_a1[0].ACLR
rst_n => \mtp_almt:dvw_size_a1[1].ACLR
rst_n => \mtp_almt:dvw_size_a1[2].ACLR
rst_n => \mtp_almt:dvw_size_a1[3].ACLR
rst_n => \mtp_almt:dvw_size_a1[4].ACLR
rst_n => \mtp_almt:dvw_size_a1[5].ACLR
rst_n => \mtp_almt:dvw_size_a1[6].ACLR
rst_n => \mtp_almt:dvw_size_a1[7].ACLR
rst_n => \mtp_almt:dvw_size_a0[0].ACLR
rst_n => \mtp_almt:dvw_size_a0[1].ACLR
rst_n => \mtp_almt:dvw_size_a0[2].ACLR
rst_n => \mtp_almt:dvw_size_a0[3].ACLR
rst_n => \mtp_almt:dvw_size_a0[4].ACLR
rst_n => \mtp_almt:dvw_size_a0[5].ACLR
rst_n => \mtp_almt:dvw_size_a0[6].ACLR
rst_n => \mtp_almt:dvw_size_a0[7].ACLR
rst_n => mtp_correct_almt.ACLR
rst_n => tracking_update_due.ACLR
rst_n => tracking_ms_counter[0].ACLR
rst_n => tracking_ms_counter[1].ACLR
rst_n => tracking_ms_counter[2].ACLR
rst_n => tracking_ms_counter[3].ACLR
rst_n => tracking_ms_counter[4].ACLR
rst_n => tracking_ms_counter[5].ACLR
rst_n => tracking_ms_counter[6].ACLR
rst_n => tracking_ms_counter[7].ACLR
rst_n => milisecond_tick_gen_count[0].PRESET
rst_n => milisecond_tick_gen_count[1].PRESET
rst_n => milisecond_tick_gen_count[2].PRESET
rst_n => milisecond_tick_gen_count[3].ACLR
rst_n => milisecond_tick_gen_count[4].ACLR
rst_n => milisecond_tick_gen_count[5].PRESET
rst_n => milisecond_tick_gen_count[6].PRESET
rst_n => milisecond_tick_gen_count[7].PRESET
rst_n => milisecond_tick_gen_count[8].PRESET
rst_n => milisecond_tick_gen_count[9].ACLR
rst_n => milisecond_tick_gen_count[10].ACLR
rst_n => milisecond_tick_gen_count[11].PRESET
rst_n => milisecond_tick_gen_count[12].ACLR
rst_n => milisecond_tick_gen_count[13].ACLR
rst_n => milisecond_tick_gen_count[14].PRESET
rst_n => milisecond_tick_gen_count[15].ACLR
rst_n => milisecond_tick_gen_count[16].ACLR
rst_n => milisecond_tick_gen_count[17].PRESET
rst_n => last_state~3.DATAIN
rst_n => state~6.DATAIN
rst_n => int_ctrl_current_stage~3.DATAIN
rst_n => int_ctrl_prev_stage~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => ctrl_mmi.master_state_r~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => v_ctrl_mmi.master_state_r~3.DATAIN
rst_n => curr_cmd~3.DATAIN
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => process_8.IN0
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
iram_status.contested_access => ~NO_FANOUT~
iram_status.out_of_mem => ~NO_FANOUT~
iram_status.init_done => process_8.IN1
iram_status.err_code[0] => ~NO_FANOUT~
iram_status.err_code[1] => ~NO_FANOUT~
iram_status.err_code[2] => ~NO_FANOUT~
iram_status.err_code[3] => ~NO_FANOUT~
iram_status.err => ~NO_FANOUT~
iram_status.done => ~NO_FANOUT~
iram_status.rdata[0] => ~NO_FANOUT~
iram_status.rdata[1] => ~NO_FANOUT~
iram_status.rdata[2] => ~NO_FANOUT~
iram_status.rdata[3] => ~NO_FANOUT~
iram_status.rdata[4] => ~NO_FANOUT~
iram_status.rdata[5] => ~NO_FANOUT~
iram_status.rdata[6] => ~NO_FANOUT~
iram_status.rdata[7] => ~NO_FANOUT~
iram_status.rdata[8] => ~NO_FANOUT~
iram_status.rdata[9] => ~NO_FANOUT~
iram_status.rdata[10] => ~NO_FANOUT~
iram_status.rdata[11] => ~NO_FANOUT~
iram_status.rdata[12] => ~NO_FANOUT~
iram_status.rdata[13] => ~NO_FANOUT~
iram_status.rdata[14] => ~NO_FANOUT~
iram_status.rdata[15] => ~NO_FANOUT~
iram_status.rdata[16] => ~NO_FANOUT~
iram_status.rdata[17] => ~NO_FANOUT~
iram_status.rdata[18] => ~NO_FANOUT~
iram_status.rdata[19] => ~NO_FANOUT~
iram_status.rdata[20] => ~NO_FANOUT~
iram_status.rdata[21] => ~NO_FANOUT~
iram_status.rdata[22] => ~NO_FANOUT~
iram_status.rdata[23] => ~NO_FANOUT~
iram_status.rdata[24] => ~NO_FANOUT~
iram_status.rdata[25] => ~NO_FANOUT~
iram_status.rdata[26] => ~NO_FANOUT~
iram_status.rdata[27] => ~NO_FANOUT~
iram_status.rdata[28] => ~NO_FANOUT~
iram_status.rdata[29] => ~NO_FANOUT~
iram_status.rdata[30] => ~NO_FANOUT~
iram_status.rdata[31] => ~NO_FANOUT~
iram_push_done => v_ctrl_mmi.OUTPUTSELECT
iram_push_done => process_10.IN0
ctrl_op_rec.command_req <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.mtp_almt <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.single_bit <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[0] <= cs_counter.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[1] <= <GND>
ctrl_op_rec.command_op.current_cs[2] <= <GND>
ctrl_op_rec.command_op.current_cs[3] <= <GND>
ctrl_op_rec.command.cmd_tr_due <= ctrl_op_rec.command.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_customer_mr_setup <= ctrl_op_rec.command.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_wr_lat <= ctrl_op_rec.command.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_rd_lat <= ctrl_op_rec.command.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_was <= ctrl_op_rec.command.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_poa <= ctrl_op_rec.command.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rdv <= ctrl_op_rec.command.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_seek <= ctrl_op_rec.command.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_sweep <= ctrl_op_rec.command.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_reset <= ctrl_op_rec.command.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_read_mtp <= ctrl_op_rec.command.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_mtp <= ctrl_op_rec.command.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_btp <= ctrl_op_rec.command.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_ihi <= ctrl_op_rec.command.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prog_cal_mr <= ctrl_op_rec.command.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_init_dram <= ctrl_op_rec.command.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_phy_initialise <= ctrl_op_rec.command.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_idle <= ctrl_op_rec.command.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_err => Selector10.IN5
admin_ctrl.command_result[0] => Selector9.IN5
admin_ctrl.command_result[1] => Selector8.IN5
admin_ctrl.command_result[2] => Selector7.IN5
admin_ctrl.command_result[3] => Selector6.IN5
admin_ctrl.command_result[4] => Selector5.IN5
admin_ctrl.command_result[5] => Selector4.IN5
admin_ctrl.command_result[6] => Selector3.IN5
admin_ctrl.command_result[7] => Selector2.IN5
admin_ctrl.command_done => Selector1.IN5
admin_ctrl.command_ack => Selector0.IN5
dgrb_ctrl.command_err => Selector10.IN6
dgrb_ctrl.command_result[0] => Selector9.IN6
dgrb_ctrl.command_result[1] => Selector8.IN6
dgrb_ctrl.command_result[2] => Selector7.IN6
dgrb_ctrl.command_result[3] => Selector6.IN6
dgrb_ctrl.command_result[4] => Selector5.IN6
dgrb_ctrl.command_result[5] => Selector4.IN6
dgrb_ctrl.command_result[6] => Selector3.IN6
dgrb_ctrl.command_result[7] => Selector2.IN6
dgrb_ctrl.command_done => Selector1.IN6
dgrb_ctrl.command_ack => Selector0.IN6
dgwb_ctrl.command_err => Selector10.IN7
dgwb_ctrl.command_result[0] => Selector9.IN7
dgwb_ctrl.command_result[1] => Selector8.IN7
dgwb_ctrl.command_result[2] => Selector7.IN7
dgwb_ctrl.command_result[3] => Selector6.IN7
dgwb_ctrl.command_result[4] => Selector5.IN7
dgwb_ctrl.command_result[5] => Selector4.IN7
dgwb_ctrl.command_result[6] => Selector3.IN7
dgwb_ctrl.command_result[7] => Selector2.IN7
dgwb_ctrl.command_done => Selector1.IN7
dgwb_ctrl.command_ack => Selector0.IN7
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_period_ms[0] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[1] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[2] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[3] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[4] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[5] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[6] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[7] => tracking_ms_counter.DATAB
mmi_ctrl.calibration_start => process_8.IN1
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.hl_css.tracking_dis => Selector42.IN20
mmi_ctrl.hl_css.tracking_dis => process_10.IN1
mmi_ctrl.hl_css.prep_customer_mr_setup_dis => Selector42.IN19
mmi_ctrl.hl_css.adv_wr_lat_dis => Selector42.IN18
mmi_ctrl.hl_css.adv_rd_lat_dis => Selector42.IN17
mmi_ctrl.hl_css.was_dis => Selector42.IN16
mmi_ctrl.hl_css.poa_dis => Selector42.IN15
mmi_ctrl.hl_css.rdv_dis => Selector42.IN14
mmi_ctrl.hl_css.rrp_seek_dis => Selector42.IN13
mmi_ctrl.hl_css.rrp_sweep_dis => Selector42.IN12
mmi_ctrl.hl_css.rrp_reset_dis => Selector42.IN11
mmi_ctrl.hl_css.read_mtp_dis => Selector42.IN10
mmi_ctrl.hl_css.write_mtp_dis => Selector42.IN9
mmi_ctrl.hl_css.write_btp_dis => Selector42.IN8
mmi_ctrl.hl_css.cal_dis => Selector28.IN9
mmi_ctrl.hl_css.cal_dis => Selector42.IN7
mmi_ctrl.hl_css.cal_dis => Selector17.IN5
mmi_ctrl.hl_css.write_ihi_dis => process_10.IN1
mmi_ctrl.hl_css.write_ihi_dis => Selector42.IN6
mmi_ctrl.hl_css.write_ihi_dis => Selector43.IN6
mmi_ctrl.hl_css.write_ihi_dis => master_ctrl_op_rec.OUTPUTSELECT
mmi_ctrl.hl_css.write_ihi_dis => Selector47.IN1
mmi_ctrl.hl_css.init_dram_dis => Selector42.IN5
mmi_ctrl.hl_css.phy_initialise_dis => process_10.IN1
mmi_ctrl.hl_css.phy_initialise_dis => Selector42.IN4
ctrl_mmi.ctrl_err_code[0] <= ctrl_mmi.ctrl_err_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[1] <= ctrl_mmi.ctrl_err_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[2] <= ctrl_mmi.ctrl_err_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[3] <= ctrl_mmi.ctrl_err_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[4] <= ctrl_mmi.ctrl_err_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[5] <= ctrl_mmi.ctrl_err_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[6] <= ctrl_mmi.ctrl_err_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[7] <= ctrl_mmi.ctrl_err_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.was <= ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.poa <= ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rdv <= ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram <= ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise <= ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.cal <= ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.iram <= ctrl_mmi.ctrl_current_active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.setup <= ctrl_mmi.ctrl_current_active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.proc <= ctrl_mmi.ctrl_current_active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgrb <= ctrl_mmi.ctrl_current_active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgwb <= ctrl_mmi.ctrl_current_active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.admin <= ctrl_mmi.ctrl_current_active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.idle <= ctrl_mmi.ctrl_current_active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_tr_due <= ctrl_mmi.ctrl_current_stage.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup <= ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_was <= ctrl_mmi.ctrl_current_stage.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_poa <= ctrl_mmi.ctrl_current_stage.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rdv <= ctrl_mmi.ctrl_current_stage.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_seek <= ctrl_mmi.ctrl_current_stage.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep <= ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_reset <= ctrl_mmi.ctrl_current_stage.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_read_mtp <= ctrl_mmi.ctrl_current_stage.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_mtp <= ctrl_mmi.ctrl_current_stage.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_btp <= ctrl_mmi.ctrl_current_stage.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_ihi <= ctrl_mmi.ctrl_current_stage.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr <= ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_init_dram <= ctrl_mmi.ctrl_current_stage.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_phy_initialise <= ctrl_mmi.ctrl_current_stage.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_idle <= ctrl_mmi.ctrl_current_stage.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage_done <= ctrl_mmi.ctrl_current_stage_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_fail <= ctrl_mmi.ctrl_calibration_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_success <= ctrl_mmi.ctrl_calibration_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_non_operational <= ctrl_mmi.master_state_r.s_non_operational.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_operational <= ctrl_mmi.master_state_r.s_operational.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking <= ctrl_mmi.master_state_r.s_tracking.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prep_customer_mr_setup <= ctrl_mmi.master_state_r.s_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking_setup <= ctrl_mmi.master_state_r.s_tracking_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_poa <= ctrl_mmi.master_state_r.s_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_wr_lat <= ctrl_mmi.master_state_r.s_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_rd_lat <= ctrl_mmi.master_state_r.s_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_was <= ctrl_mmi.master_state_r.s_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rdv <= ctrl_mmi.master_state_r.s_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_seek <= ctrl_mmi.master_state_r.s_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_sweep <= ctrl_mmi.master_state_r.s_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_reset <= ctrl_mmi.master_state_r.s_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_read_mtp <= ctrl_mmi.master_state_r.s_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_mtp <= ctrl_mmi.master_state_r.s_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_btp <= ctrl_mmi.master_state_r.s_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_cal <= ctrl_mmi.master_state_r.s_cal.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_ihi <= ctrl_mmi.master_state_r.s_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prog_cal_mr <= ctrl_mmi.master_state_r.s_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_init_dram <= ctrl_mmi.master_state_r.s_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_phy_initialise <= ctrl_mmi.master_state_r.s_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_reset <= ctrl_mmi.master_state_r.s_reset.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_byte_lanes[0] => v_cs_enabled.IN0
ctl_cal_byte_lanes[1] => v_cs_enabled.IN1
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => Selector27.IN8
int_ac_nt[0] <= ac_nt[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.iram <= ctrl_iram_push.active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.setup <= ctrl_iram_push.active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.proc <= ctrl_iram_push.active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgrb <= ctrl_iram_push.active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgwb <= ctrl_iram_push.active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.admin <= ctrl_iram_push.active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.idle <= ctrl_iram_push.active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.and_into_ram <= ctrl_iram_push.write_mode.and_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.or_into_ram <= ctrl_iram_push.write_mode.or_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.overwrite_ram <= ctrl_iram_push.write_mode.overwrite_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.packing_mode <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => seq_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => ctl_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_inc_1t.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_dec_1t.ACLR
reset_phy_clk_1x_n => wr_addr[0].PRESET
reset_phy_clk_1x_n => wr_addr[1].PRESET
reset_phy_clk_1x_n => wr_addr[2].PRESET
reset_phy_clk_1x_n => wr_addr[3].ACLR
reset_phy_clk_1x_n => wr_addr[4].PRESET
reset_phy_clk_1x_n => rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_addr[3].ACLR
reset_phy_clk_1x_n => rd_addr[4].ACLR
seq_rdata_valid_lat_dec => always3.IN1
seq_rdata_valid_lat_dec => seq_rdata_valid_lat_dec_1t.DATAIN
seq_rdata_valid_lat_inc => always3.IN1
seq_rdata_valid_lat_inc => seq_rdata_valid_lat_inc_1t.DATAIN
seq_doing_rd[0] => merged_doing_rd[0].IN1
seq_doing_rd[1] => merged_doing_rd[1].IN1
ctl_doing_rd[0] => merged_doing_rd.IN0
ctl_doing_rd[1] => merged_doing_rd.IN0
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => ctl_rdata_valid.IN1
ctl_rdata_valid[0] <= ctl_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid[0] <= seq_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
wren_a => altsyncram_boi1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_boi1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_boi1:auto_generated.address_a[0]
address_a[1] => altsyncram_boi1:auto_generated.address_a[1]
address_a[2] => altsyncram_boi1:auto_generated.address_a[2]
address_a[3] => altsyncram_boi1:auto_generated.address_a[3]
address_a[4] => altsyncram_boi1:auto_generated.address_a[4]
address_b[0] => altsyncram_boi1:auto_generated.address_b[0]
address_b[1] => altsyncram_boi1:auto_generated.address_b[1]
address_b[2] => altsyncram_boi1:auto_generated.address_b[2]
address_b[3] => altsyncram_boi1:auto_generated.address_b[3]
address_b[4] => altsyncram_boi1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_boi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_boi1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => pll_reconfig_reset_n.IN1
global_reset_n => global_or_soft_reset_n.IN0
global_reset_n => pll_reset.IN1
soft_reset_n => global_or_soft_reset_n.IN1
seq_rdp_reset_req_n => comb.IN0
seq_rdp_reset_req_n => comb.IN0
ac_clk_2x <= ac_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
measure_clk_2x <= measure_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk_2x <= mem_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.padio
mem_clk_n[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n.padio
phy_clk_1x <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
resync_clk_2x <= resync_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
cs_n_clk_2x <= cs_n_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
write_clk_2x <= write_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
half_rate_clk <= ddr2_phy_alt_mem_phy_pll:pll.c0
reset_ac_clk_2x_n <= ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x.reset_out
reset_measure_clk_2x_n <= ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe.reset_out
reset_mem_clk_2x_n <= ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe.reset_out
reset_phy_clk_1x_n <= reset_phy_clk_1x_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_resync_clk_2x_n <= ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe.reset_out
reset_write_clk_2x_n <= ddr2_phy_alt_mem_phy_reset_pipe:write_clk_pipe.reset_out
reset_cs_n_clk_2x_n <= ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x.reset_out
reset_rdp_phy_clk_1x_n <= ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe.reset_out
mem_reset_n <= ddr2_phy_alt_mem_phy_reset_pipe:mem_pipe.reset_out
reset_request_n <= ddr2_phy_alt_mem_phy_pll:pll.locked
phs_shft_busy <= phs_shft_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_inc_dec_n => seq_pll_inc_dec_ccd.DATAIN
seq_pll_select[0] => seq_pll_select_ccd[0].DATAIN
seq_pll_select[1] => seq_pll_select_ccd[1].DATAIN
seq_pll_select[2] => seq_pll_select_ccd[2].DATAIN
seq_pll_start_reconfig => always3.IN1
seq_pll_start_reconfig => seq_pll_start_reconfig_ccd_pipe[0].DATAIN
mimic_data_2x <= altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.dataout_h
seq_clk_disable => comb.IN0
seq_clk_disable => comb.IN0
ctrl_clk_disable[0] => comb.IN1
ctrl_clk_disable[0] => comb.IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
phasecounterselect[0] => altpll:altpll_component.phasecounterselect[0]
phasecounterselect[1] => altpll:altpll_component.phasecounterselect[1]
phasecounterselect[2] => altpll:altpll_component.phasecounterselect[2]
phasestep => altpll:altpll_component.phasestep
phaseupdown => altpll:altpll_component.phaseupdown
scanclk => altpll:altpll_component.scanclk
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]
locked <= altpll:altpll_component.locked
phasedone <= altpll:altpll_component.phasedone


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component
inclk[0] => altpll_3al3:auto_generated.inclk[0]
inclk[1] => altpll_3al3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_3al3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => altpll_3al3:auto_generated.scanclk
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => altpll_3al3:auto_generated.phasecounterselect[0]
phasecounterselect[1] => altpll_3al3:auto_generated.phasecounterselect[1]
phasecounterselect[2] => altpll_3al3:auto_generated.phasecounterselect[2]
phaseupdown => altpll_3al3:auto_generated.phaseupdown
phasestep => altpll_3al3:auto_generated.phasestep
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_3al3:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= altpll_3al3:auto_generated.phasedone
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated
areset => internal_phasestep.IN0
areset => phasedone_state.IN0
areset => pll_lock_sync.IN0
areset => _.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => remap_decoy_le3a[0].DATAIN
phasecounterselect[1] => remap_decoy_le3a[1].DATAIN
phasecounterselect[2] => remap_decoy_le3a[2].DATAIN
phasedone <= phasedone.DB_MAX_OUTPUT_PORT_TYPE
phasestep => pll1.IN0
phaseupdown => pll1.PHASEUPDOWN
scanclk => cntr_22e:phasestep_counter.clock
scanclk => cntr_8ge:pll_internal_phasestep.clock
scanclk => pll1.SCANCLK
scanclk => internal_phasestep.CLK
scanclk => phasedone_state.CLK
scanclk => pll_internal_phasestep_reg.CLK


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2
combout <= le_comb8.COMBOUT
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4
combout <= le_comb9.COMBOUT
dataa => le_comb9.DATAA
datab => le_comb9.DATAB
datac => le_comb9.DATAC
datad => ~NO_FANOUT~


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5
combout <= le_comb10.COMBOUT
dataa => le_comb10.DATAA
datab => le_comb10.DATAB
datac => le_comb10.DATAC
datad => ~NO_FANOUT~


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|cntr_22e:phasestep_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|cntr_22e:phasestep_counter|cmpr_ogc:cmpr12
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|cntr_8ge:pll_internal_phasestep
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[2].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_3al3:auto_generated|cntr_8ge:pll_internal_phasestep|cmpr_pgc:cmpr14
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
datain_h[0] => ddio_bidir_n5h:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_n5h:auto_generated.datain_l[0]
inclock => ddio_bidir_n5h:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_n5h:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_n5h:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_n5h:auto_generated.dataout_h[0]
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_n5h:auto_generated.padio[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
datain_h[0] => ddio_bidir_ref:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_ref:auto_generated.datain_l[0]
inclock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_ref:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_ref:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= <GND>
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_ref:auto_generated.padio[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:write_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ddr2:inst1|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc
measure_clk => shift_reg_s_clr.CLK
measure_clk => shift_reg_enable.CLK
measure_clk => shift_reg_counter[0].CLK
measure_clk => shift_reg_counter[1].CLK
measure_clk => shift_reg_counter[2].CLK
measure_clk => shift_reg_counter[3].CLK
measure_clk => mimic_value_captured.CLK
measure_clk => mimic_done_out.CLK
measure_clk => mimic_data_in_metastable[0].CLK
measure_clk => mimic_data_in_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[0].CLK
measure_clk => seq_mmc_start_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[2].CLK
measure_clk => shift_reg_data_out[0].CLK
measure_clk => shift_reg_data_out[1].CLK
measure_clk => shift_reg_data_out[2].CLK
measure_clk => shift_reg_data_out[3].CLK
measure_clk => shift_reg_data_out[4].CLK
measure_clk => shift_reg_data_out[5].CLK
measure_clk => mimic_state~6.DATAIN
mimic_data_in => mimic_data_in_metastable[0].DATAIN
reset_measure_clk_n => shift_reg_data_out[0].ACLR
reset_measure_clk_n => shift_reg_data_out[1].ACLR
reset_measure_clk_n => shift_reg_data_out[2].ACLR
reset_measure_clk_n => shift_reg_data_out[3].ACLR
reset_measure_clk_n => shift_reg_data_out[4].ACLR
reset_measure_clk_n => shift_reg_data_out[5].ACLR
reset_measure_clk_n => shift_reg_s_clr.ACLR
reset_measure_clk_n => shift_reg_enable.ACLR
reset_measure_clk_n => shift_reg_counter[0].ACLR
reset_measure_clk_n => shift_reg_counter[1].ACLR
reset_measure_clk_n => shift_reg_counter[2].ACLR
reset_measure_clk_n => shift_reg_counter[3].ACLR
reset_measure_clk_n => mimic_value_captured.ACLR
reset_measure_clk_n => mimic_done_out.ACLR
reset_measure_clk_n => seq_mmc_start_metastable[0].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[1].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[2].ACLR
reset_measure_clk_n => mimic_data_in_metastable[0].ACLR
reset_measure_clk_n => mimic_data_in_metastable[1].ACLR
reset_measure_clk_n => mimic_state~8.DATAIN
seq_mmc_start => seq_mmc_start_metastable[0].DATAIN
mmc_seq_done <= mimic_done_out.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_value <= mimic_value_captured.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ram_control:inst15
clk => data_gen:test_data.clk
clk => test_infifo_wreq_s.CLK
clk => test_cnt[0].CLK
clk => test_cnt[1].CLK
clk => test_cnt[2].CLK
clk => test_cnt[3].CLK
clk => test_cnt[4].CLK
clk => test_cnt[5].CLK
clk => test_cnt[6].CLK
clk => test_cnt[7].CLK
phy_clk => maxadress_cnt[0].CLK
phy_clk => maxadress_cnt[1].CLK
phy_clk => maxadress_cnt[2].CLK
phy_clk => maxadress_cnt[3].CLK
phy_clk => maxadress_cnt[4].CLK
phy_clk => maxadress_cnt[5].CLK
phy_clk => maxadress_cnt[6].CLK
phy_clk => maxadress_cnt[7].CLK
phy_clk => maxadress_cnt[8].CLK
phy_clk => maxadress_cnt[9].CLK
phy_clk => maxadress_cnt[10].CLK
phy_clk => maxadress_cnt[11].CLK
phy_clk => maxadress_cnt[12].CLK
phy_clk => maxadress_cnt[13].CLK
phy_clk => maxadress_cnt[14].CLK
phy_clk => maxadress_cnt[15].CLK
phy_clk => maxadress_cnt[16].CLK
phy_clk => maxadress_cnt[17].CLK
phy_clk => maxadress_cnt[18].CLK
phy_clk => maxadress_cnt[19].CLK
phy_clk => maxadress_cnt[20].CLK
phy_clk => maxadress_cnt[21].CLK
phy_clk => maxadress_cnt[22].CLK
phy_clk => maxadress_cnt[23].CLK
phy_clk => stream_en_sinch.CLK
phy_clk => stream_load_sinch.CLK
phy_clk => stream_load_reg.CLK
phy_clk => adress_cnt[0].CLK
phy_clk => adress_cnt[1].CLK
phy_clk => adress_cnt[2].CLK
phy_clk => adress_cnt[3].CLK
phy_clk => adress_cnt[4].CLK
phy_clk => adress_cnt[5].CLK
phy_clk => adress_cnt[6].CLK
phy_clk => adress_cnt[7].CLK
phy_clk => adress_cnt[8].CLK
phy_clk => adress_cnt[9].CLK
phy_clk => adress_cnt[10].CLK
phy_clk => adress_cnt[11].CLK
phy_clk => adress_cnt[12].CLK
phy_clk => adress_cnt[13].CLK
phy_clk => adress_cnt[14].CLK
phy_clk => adress_cnt[15].CLK
phy_clk => adress_cnt[16].CLK
phy_clk => adress_cnt[17].CLK
phy_clk => adress_cnt[18].CLK
phy_clk => adress_cnt[19].CLK
phy_clk => adress_cnt[20].CLK
phy_clk => adress_cnt[21].CLK
phy_clk => adress_cnt[22].CLK
phy_clk => adress_cnt[23].CLK
phy_clk => fifo_en_flg.CLK
phy_clk => limit[0].CLK
phy_clk => limit[1].CLK
phy_clk => limit[2].CLK
phy_clk => limit[3].CLK
phy_clk => limit[4].CLK
phy_clk => limit[5].CLK
phy_clk => limit[6].CLK
phy_clk => limit[7].CLK
phy_clk => limit[8].CLK
phy_clk => limit[9].CLK
phy_clk => wrbrst_begin.CLK
phy_clk => local_read_sig.CLK
phy_clk => local_write_sig.CLK
phy_clk => infifo_rreq_sig.CLK
phy_clk => addr_state~5.DATAIN
phy_clk => wfifo_state~5.DATAIN
phy_clk => burst_state~1.DATAIN
phy_clk => fifo_state~1.DATAIN
reset_n => data_gen:test_data.reset_n
reset_n => adress_cnt[0].ACLR
reset_n => adress_cnt[1].PRESET
reset_n => adress_cnt[2].PRESET
reset_n => adress_cnt[3].PRESET
reset_n => adress_cnt[4].PRESET
reset_n => adress_cnt[5].PRESET
reset_n => adress_cnt[6].PRESET
reset_n => adress_cnt[7].PRESET
reset_n => adress_cnt[8].PRESET
reset_n => adress_cnt[9].PRESET
reset_n => adress_cnt[10].PRESET
reset_n => adress_cnt[11].PRESET
reset_n => adress_cnt[12].PRESET
reset_n => adress_cnt[13].PRESET
reset_n => adress_cnt[14].PRESET
reset_n => adress_cnt[15].PRESET
reset_n => adress_cnt[16].PRESET
reset_n => adress_cnt[17].PRESET
reset_n => adress_cnt[18].PRESET
reset_n => adress_cnt[19].PRESET
reset_n => adress_cnt[20].PRESET
reset_n => adress_cnt[21].PRESET
reset_n => adress_cnt[22].PRESET
reset_n => adress_cnt[23].PRESET
reset_n => test_infifo_wreq_s.ACLR
reset_n => local_write_sig.ACLR
reset_n => test_cnt[0].ACLR
reset_n => test_cnt[1].ACLR
reset_n => test_cnt[2].ACLR
reset_n => test_cnt[3].ACLR
reset_n => test_cnt[4].ACLR
reset_n => test_cnt[5].ACLR
reset_n => test_cnt[6].ACLR
reset_n => test_cnt[7].ACLR
reset_n => infifo_rreq_sig.ACLR
reset_n => wrbrst_begin.ACLR
reset_n => local_read_sig.ACLR
reset_n => fifo_en_flg.ACLR
reset_n => limit[0].ALOAD
reset_n => limit[1].ALOAD
reset_n => limit[2].ALOAD
reset_n => limit[3].ALOAD
reset_n => limit[4].ALOAD
reset_n => limit[5].ALOAD
reset_n => limit[6].ALOAD
reset_n => limit[7].ALOAD
reset_n => limit[8].ALOAD
reset_n => limit[9].ALOAD
reset_n => maxadress_cnt[0].PRESET
reset_n => maxadress_cnt[1].PRESET
reset_n => maxadress_cnt[2].PRESET
reset_n => maxadress_cnt[3].PRESET
reset_n => maxadress_cnt[4].PRESET
reset_n => maxadress_cnt[5].PRESET
reset_n => maxadress_cnt[6].PRESET
reset_n => maxadress_cnt[7].PRESET
reset_n => maxadress_cnt[8].PRESET
reset_n => maxadress_cnt[9].PRESET
reset_n => maxadress_cnt[10].PRESET
reset_n => maxadress_cnt[11].PRESET
reset_n => maxadress_cnt[12].PRESET
reset_n => maxadress_cnt[13].PRESET
reset_n => maxadress_cnt[14].PRESET
reset_n => maxadress_cnt[15].PRESET
reset_n => maxadress_cnt[16].PRESET
reset_n => maxadress_cnt[17].PRESET
reset_n => maxadress_cnt[18].PRESET
reset_n => maxadress_cnt[19].PRESET
reset_n => maxadress_cnt[20].PRESET
reset_n => maxadress_cnt[21].PRESET
reset_n => maxadress_cnt[22].PRESET
reset_n => maxadress_cnt[23].PRESET
reset_n => stream_en_sinch.ACLR
reset_n => stream_load_sinch.ACLR
reset_n => stream_load_reg.ACLR
reset_n => addr_state~7.DATAIN
reset_n => wfifo_state~7.DATAIN
reset_n => burst_state~3.DATAIN
reset_n => fifo_state~3.DATAIN
test_IQ[0] <= data_gen:test_data.IQ_data[0]
test_IQ[1] <= data_gen:test_data.IQ_data[1]
test_IQ[2] <= data_gen:test_data.IQ_data[2]
test_IQ[3] <= data_gen:test_data.IQ_data[3]
test_IQ[4] <= data_gen:test_data.IQ_data[4]
test_IQ[5] <= data_gen:test_data.IQ_data[5]
test_IQ[6] <= data_gen:test_data.IQ_data[6]
test_IQ[7] <= data_gen:test_data.IQ_data[7]
test_IQ[8] <= data_gen:test_data.IQ_data[8]
test_IQ[9] <= data_gen:test_data.IQ_data[9]
test_IQ[10] <= data_gen:test_data.IQ_data[10]
test_IQ[11] <= data_gen:test_data.IQ_data[11]
test_IQ[12] <= data_gen:test_data.IQ_data[12]
test_ram => ~NO_FANOUT~
stream_load => stream_load_sinch.DATAIN
stream_en => stream_en_sinch.DATAIN
test_infifo_wreq <= test_infifo_wreq_s.DB_MAX_OUTPUT_PORT_TYPE
infifo_rusedw[0] => LessThan1.IN30
infifo_rusedw[1] => LessThan1.IN29
infifo_rusedw[2] => LessThan1.IN28
infifo_rusedw[3] => LessThan1.IN27
infifo_rusedw[4] => LessThan1.IN26
infifo_rusedw[5] => LessThan1.IN25
infifo_rusedw[6] => LessThan1.IN24
infifo_rusedw[7] => LessThan1.IN23
infifo_rusedw[8] => LessThan1.IN22
infifo_rusedw[9] => LessThan1.IN21
infifo_rusedw[10] => LessThan1.IN20
infifo_rusedw[11] => LessThan1.IN19
infifo_rusedw[12] => LessThan1.IN18
infifo_rusedw[13] => LessThan1.IN17
infifo_rusedw[14] => LessThan1.IN16
infifo_rreq <= infifo_rreq.DB_MAX_OUTPUT_PORT_TYPE
infifo_rempty => process_3.IN1
infifo_q[0] => ~NO_FANOUT~
infifo_q[1] => ~NO_FANOUT~
infifo_q[2] => ~NO_FANOUT~
infifo_q[3] => ~NO_FANOUT~
infifo_q[4] => ~NO_FANOUT~
infifo_q[5] => ~NO_FANOUT~
infifo_q[6] => ~NO_FANOUT~
infifo_q[7] => ~NO_FANOUT~
infifo_q[8] => ~NO_FANOUT~
infifo_q[9] => ~NO_FANOUT~
infifo_q[10] => ~NO_FANOUT~
infifo_q[11] => ~NO_FANOUT~
infifo_q[12] => ~NO_FANOUT~
infifo_q[13] => ~NO_FANOUT~
infifo_q[14] => ~NO_FANOUT~
infifo_q[15] => ~NO_FANOUT~
outfifo_wusedw[0] => LessThan2.IN20
outfifo_wusedw[1] => LessThan2.IN19
outfifo_wusedw[2] => LessThan2.IN18
outfifo_wusedw[3] => LessThan2.IN17
outfifo_wusedw[4] => LessThan2.IN16
outfifo_wusedw[5] => LessThan2.IN15
outfifo_wusedw[6] => LessThan2.IN14
outfifo_wusedw[7] => LessThan2.IN13
outfifo_wusedw[8] => LessThan2.IN12
outfifo_wusedw[9] => LessThan2.IN11
outfifo_wreq <= <GND>
outfifo_data[0] <= <GND>
outfifo_data[1] <= <GND>
outfifo_data[2] <= <GND>
outfifo_data[3] <= <GND>
outfifo_data[4] <= <GND>
outfifo_data[5] <= <GND>
outfifo_data[6] <= <GND>
outfifo_data[7] <= <GND>
outfifo_data[8] <= <GND>
outfifo_data[9] <= <GND>
outfifo_data[10] <= <GND>
outfifo_data[11] <= <GND>
outfifo_data[12] <= <GND>
outfifo_data[13] <= <GND>
outfifo_data[14] <= <GND>
outfifo_data[15] <= <GND>
local_ready => process_2.IN1
local_ready => Selector0.IN3
local_ready => fifo_state.DATAB
local_ready => process_4.IN1
local_ready => ram_readsig2.IN1
local_ready => infifo_rreq.IN1
local_ready => Selector1.IN3
local_addr[0] <= adress_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
local_addr[1] <= adress_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
local_addr[2] <= adress_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
local_addr[3] <= adress_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
local_addr[4] <= adress_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
local_addr[5] <= adress_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
local_addr[6] <= adress_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
local_addr[7] <= adress_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
local_addr[8] <= adress_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
local_addr[9] <= adress_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
local_addr[10] <= adress_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
local_addr[11] <= adress_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
local_addr[12] <= adress_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
local_addr[13] <= adress_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
local_addr[14] <= adress_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
local_addr[15] <= adress_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
local_addr[16] <= adress_cnt[16].DB_MAX_OUTPUT_PORT_TYPE
local_addr[17] <= adress_cnt[17].DB_MAX_OUTPUT_PORT_TYPE
local_addr[18] <= adress_cnt[18].DB_MAX_OUTPUT_PORT_TYPE
local_addr[19] <= adress_cnt[19].DB_MAX_OUTPUT_PORT_TYPE
local_addr[20] <= adress_cnt[20].DB_MAX_OUTPUT_PORT_TYPE
local_addr[21] <= adress_cnt[21].DB_MAX_OUTPUT_PORT_TYPE
local_addr[22] <= adress_cnt[22].DB_MAX_OUTPUT_PORT_TYPE
local_addr[23] <= adress_cnt[23].DB_MAX_OUTPUT_PORT_TYPE
local_write <= local_write_sig.DB_MAX_OUTPUT_PORT_TYPE
local_read <= ram_readsig2.DB_MAX_OUTPUT_PORT_TYPE
local_burst <= local_burst.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|ram_control:inst15|data_gen:test_data
clk => IQ_sel.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
reset_n => IQ_sel.ACLR
reset_n => cnt[0].ACLR
reset_n => cnt[1].ACLR
reset_n => cnt[2].ACLR
pause => cnt[2].ENA
pause => cnt[1].ENA
pause => cnt[0].ENA
pause => IQ_sel.ENA
IQ_data[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
IQ_data[12] <= IQ_sel.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|sl_ctrl:inst22
clk => delay_r[0].CLK
clk => delay_r[1].CLK
clk => delay_r[2].CLK
clk => delay_r[3].CLK
clk => delay_r[4].CLK
clk => delay_r[5].CLK
clk => delay_r[6].CLK
clk => delay_r[7].CLK
clk => sl_r.CLK
clk => f_r.CLK
clk => s_r~1.DATAIN
rstn => delay_r[0].PRESET
rstn => delay_r[1].PRESET
rstn => delay_r[2].PRESET
rstn => delay_r[3].PRESET
rstn => delay_r[4].PRESET
rstn => delay_r[5].PRESET
rstn => delay_r[6].PRESET
rstn => delay_r[7].PRESET
rstn => sl_r.PRESET
rstn => f_r.PRESET
rstn => s_r~3.DATAIN
wrreq => wrreq_o.DATAB
stream_load => edge.IN1
stream_load => r_edge.IN1
stream_load => delay_n[0].DATAB
stream_load => f_r.DATAIN
data[0] => data_o.DATAB
data[1] => data_o.DATAB
data[2] => data_o.DATAB
data[3] => data_o.DATAB
data[4] => data_o.DATAB
data[5] => data_o.DATAB
data[6] => data_o.DATAB
data[7] => data_o.DATAB
data[8] => data_o.DATAB
data[9] => data_o.DATAB
data[10] => data_o.DATAB
data[11] => data_o.DATAB
data[12] => data_o.DATAB
data[13] => data_o.DATAB
data[14] => data_o.DATAB
data[15] => data_o.DATAB
wrusedw[0] => Equal0.IN1
wrusedw[0] => Equal1.IN1
wrusedw[1] => Equal0.IN0
wrusedw[1] => Equal1.IN0
str_load_o <= delay_r[7].DB_MAX_OUTPUT_PORT_TYPE
wrreq_o <= wrreq_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17
reset_n => slaveFIFO2b_streamOUT:stream_out_inst.reset_n
reset_n => slaveFIFO2b_streamIN:stream_in_inst.reset_n
clk => ddrox1:ddr_inst.outclock
clk => slaveFIFO2b_streamOUT:stream_out_inst.clk_100
clk => slaveFIFO2b_streamIN:stream_in_inst.clk_100
clk_out <= ddrox1:ddr_inst.dataout
slcs <= slcs.DB_MAX_OUTPUT_PORT_TYPE
fdata[0] <> fdata[0]
fdata[1] <> fdata[1]
fdata[2] <> fdata[2]
fdata[3] <> fdata[3]
fdata[4] <> fdata[4]
fdata[5] <> fdata[5]
fdata[6] <> fdata[6]
fdata[7] <> fdata[7]
fdata[8] <> fdata[8]
fdata[9] <> fdata[9]
fdata[10] <> fdata[10]
fdata[11] <> fdata[11]
fdata[12] <> fdata[12]
fdata[13] <> fdata[13]
fdata[14] <> fdata[14]
fdata[15] <> fdata[15]
faddr[0] <= faddr.DB_MAX_OUTPUT_PORT_TYPE
faddr[1] <= faddr.DB_MAX_OUTPUT_PORT_TYPE
slrd <= slrd.DB_MAX_OUTPUT_PORT_TYPE
sloe <= sloe.DB_MAX_OUTPUT_PORT_TYPE
slwr <= slwr.DB_MAX_OUTPUT_PORT_TYPE
flaga => slaveFIFO2b_streamOUT:stream_out_inst.flaga
flaga => slaveFIFO2b_streamIN:stream_in_inst.flaga
flagb => slaveFIFO2b_streamOUT:stream_out_inst.flagb
flagb => slaveFIFO2b_streamIN:stream_in_inst.flagb
flagc => slaveFIFO2b_streamOUT:stream_out_inst.flagc
flagc => slaveFIFO2b_streamIN:stream_in_inst.flagc
flagd => slaveFIFO2b_streamOUT:stream_out_inst.flagd
flagd => slaveFIFO2b_streamIN:stream_in_inst.flagd
pktend <= pktend.DB_MAX_OUTPUT_PORT_TYPE
PMODE[0] <= PMODE.DB_MAX_OUTPUT_PORT_TYPE
PMODE[1] <= PMODE.DB_MAX_OUTPUT_PORT_TYPE
RESET <= RESET.DB_MAX_OUTPUT_PORT_TYPE
dir_sel => fdata[0].OE
dir_sel => fdata[1].OE
dir_sel => fdata[2].OE
dir_sel => fdata[3].OE
dir_sel => fdata[4].OE
dir_sel => fdata[5].OE
dir_sel => fdata[6].OE
dir_sel => fdata[7].OE
dir_sel => fdata[8].OE
dir_sel => fdata[9].OE
dir_sel => fdata[10].OE
dir_sel => fdata[11].OE
dir_sel => fdata[12].OE
dir_sel => fdata[13].OE
dir_sel => fdata[14].OE
dir_sel => fdata[15].OE
dir_sel => slcs.OUTPUTSELECT
dir_sel => faddr.OUTPUTSELECT
dir_sel => faddr.OUTPUTSELECT
dir_sel => slrd.OUTPUTSELECT
dir_sel => sloe.OUTPUTSELECT
dir_sel => slwr.OUTPUTSELECT
dir_sel => pktend.OUTPUTSELECT
dir_sel => PMODE.OUTPUTSELECT
dir_sel => PMODE.OUTPUTSELECT
dir_sel => RESET.OUTPUTSELECT
rxd[0] => slaveFIFO2b_streamIN:stream_in_inst.rxd[0]
rxd[1] => slaveFIFO2b_streamIN:stream_in_inst.rxd[1]
rxd[2] => slaveFIFO2b_streamIN:stream_in_inst.rxd[2]
rxd[3] => slaveFIFO2b_streamIN:stream_in_inst.rxd[3]
rxd[4] => slaveFIFO2b_streamIN:stream_in_inst.rxd[4]
rxd[5] => slaveFIFO2b_streamIN:stream_in_inst.rxd[5]
rxd[6] => slaveFIFO2b_streamIN:stream_in_inst.rxd[6]
rxd[7] => slaveFIFO2b_streamIN:stream_in_inst.rxd[7]
rxd[8] => slaveFIFO2b_streamIN:stream_in_inst.rxd[8]
rxd[9] => slaveFIFO2b_streamIN:stream_in_inst.rxd[9]
rxd[10] => slaveFIFO2b_streamIN:stream_in_inst.rxd[10]
rxd[11] => slaveFIFO2b_streamIN:stream_in_inst.rxd[11]
rxiqsel => slaveFIFO2b_streamIN:stream_in_inst.rxiqsel
fifowe <= slaveFIFO2b_streamIN:stream_in_inst.fifowe
clk_ps <= slaveFIFO2b_streamIN:stream_in_inst.clk_ps
fx3_dataOUT[0] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[0]
fx3_dataOUT[1] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[1]
fx3_dataOUT[2] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[2]
fx3_dataOUT[3] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[3]
fx3_dataOUT[4] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[4]
fx3_dataOUT[5] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[5]
fx3_dataOUT[6] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[6]
fx3_dataOUT[7] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[7]
fx3_dataOUT[8] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[8]
fx3_dataOUT[9] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[9]
fx3_dataOUT[10] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[10]
fx3_dataOUT[11] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[11]
fx3_dataOUT[12] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[12]
fx3_dataOUT[13] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[13]
fx3_dataOUT[14] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[14]
fx3_dataOUT[15] <= slaveFIFO2b_streamOUT:stream_out_inst.data_stream[15]
fifo_full => slaveFIFO2b_streamOUT:stream_out_inst.fifo_full
clk_outfifo <= slaveFIFO2b_streamOUT:stream_out_inst.clk_outfifo
wr_outfifo <= slaveFIFO2b_streamOUT:stream_out_inst.fifo_write
rxclk => slaveFIFO2b_streamIN:stream_in_inst.rxclk
rxpll_locked => slaveFIFO2b_streamIN:stream_in_inst.rxpll_locked


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|ddrox1:ddr_inst
datain_h[0] => altddio_out:ALTDDIO_OUT_component.datain_h[0]
datain_l[0] => altddio_out:ALTDDIO_OUT_component.datain_l[0]
outclock => altddio_out:ALTDDIO_OUT_component.outclock
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout[0]


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|ddrox1:ddr_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|ddrox1:ddr_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamOUT:stream_out_inst
reset_n => flagd_d.ACLR
reset_n => flagc_d.ACLR
reset_n => rd_oe_delay_cnt[0].ACLR
reset_n => rd_oe_delay_cnt[1].ACLR
reset_n => oe_delay_cnt[0].ACLR
reset_n => oe_delay_cnt[1].ACLR
reset_n => delay2_slrd.ACLR
reset_n => delay1_slrd.ACLR
reset_n => current_stream_out_state~3.DATAIN
clk_100 => delay2_slrd.CLK
clk_100 => delay1_slrd.CLK
clk_100 => oe_delay_cnt[0].CLK
clk_100 => oe_delay_cnt[1].CLK
clk_100 => rd_oe_delay_cnt[0].CLK
clk_100 => rd_oe_delay_cnt[1].CLK
clk_100 => flagd_d.CLK
clk_100 => flagc_d.CLK
clk_100 => clk_outfifo.DATAIN
clk_100 => current_stream_out_state~1.DATAIN
slcs <= <GND>
fdata[0] => data_stream[0].DATAIN
fdata[1] => data_stream[1].DATAIN
fdata[2] => data_stream[2].DATAIN
fdata[3] => data_stream[3].DATAIN
fdata[4] => data_stream[4].DATAIN
fdata[5] => data_stream[5].DATAIN
fdata[6] => data_stream[6].DATAIN
fdata[7] => data_stream[7].DATAIN
fdata[8] => data_stream[8].DATAIN
fdata[9] => data_stream[9].DATAIN
fdata[10] => data_stream[10].DATAIN
fdata[11] => data_stream[11].DATAIN
fdata[12] => data_stream[12].DATAIN
fdata[13] => data_stream[13].DATAIN
fdata[14] => data_stream[14].DATAIN
fdata[15] => data_stream[15].DATAIN
faddr[0] <= <VCC>
faddr[1] <= <VCC>
slrd <= process_0.DB_MAX_OUTPUT_PORT_TYPE
sloe <= process_1.DB_MAX_OUTPUT_PORT_TYPE
slwr <= <VCC>
fifo_write <= fifo_write.DB_MAX_OUTPUT_PORT_TYPE
flaga => ~NO_FANOUT~
flagb => ~NO_FANOUT~
flagc => flagc_d.DATAIN
flagd => flagd_d.DATAIN
pktend <= <VCC>
PMODE[0] <= <VCC>
PMODE[1] <= <VCC>
data_stream[0] <= fdata[0].DB_MAX_OUTPUT_PORT_TYPE
data_stream[1] <= fdata[1].DB_MAX_OUTPUT_PORT_TYPE
data_stream[2] <= fdata[2].DB_MAX_OUTPUT_PORT_TYPE
data_stream[3] <= fdata[3].DB_MAX_OUTPUT_PORT_TYPE
data_stream[4] <= fdata[4].DB_MAX_OUTPUT_PORT_TYPE
data_stream[5] <= fdata[5].DB_MAX_OUTPUT_PORT_TYPE
data_stream[6] <= fdata[6].DB_MAX_OUTPUT_PORT_TYPE
data_stream[7] <= fdata[7].DB_MAX_OUTPUT_PORT_TYPE
data_stream[8] <= fdata[8].DB_MAX_OUTPUT_PORT_TYPE
data_stream[9] <= fdata[9].DB_MAX_OUTPUT_PORT_TYPE
data_stream[10] <= fdata[10].DB_MAX_OUTPUT_PORT_TYPE
data_stream[11] <= fdata[11].DB_MAX_OUTPUT_PORT_TYPE
data_stream[12] <= fdata[12].DB_MAX_OUTPUT_PORT_TYPE
data_stream[13] <= fdata[13].DB_MAX_OUTPUT_PORT_TYPE
data_stream[14] <= fdata[14].DB_MAX_OUTPUT_PORT_TYPE
data_stream[15] <= fdata[15].DB_MAX_OUTPUT_PORT_TYPE
RESET <= <VCC>
fifo_full => stream_out_fsm.IN1
fifo_full => next_stream_out_state.DATAA
fifo_full => Selector5.IN3
fifo_full => Selector6.IN4
fifo_full => stream_out_fsm.IN1
fifo_full => next_stream_out_state.DATAA
fifo_full => stream_out_fsm.IN1
fifo_full => Selector2.IN1
fifo_full => Selector3.IN1
fifo_full => next_stream_out_state.OUTPUTSELECT
fifo_full => next_stream_out_state.OUTPUTSELECT
clk_outfifo <= clk_100.DB_MAX_OUTPUT_PORT_TYPE
state_ind[0] <= state_ind.DB_MAX_OUTPUT_PORT_TYPE
state_ind[1] <= state_ind.DB_MAX_OUTPUT_PORT_TYPE
state_ind[2] <= state_ind.DB_MAX_OUTPUT_PORT_TYPE
state_ind[3] <= state_ind.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst
reset_n => trxdfifo:trxdfifo_inst.aclr
reset_n => slwr_streamIN_n_d.PRESET
reset_n => flagb_d.ACLR
reset_n => flaga_d.ACLR
reset_n => current_stream_in_state~3.DATAIN
clk_100 => trxdfifo:trxdfifo_inst.rdclk
clk_100 => flagb_d.CLK
clk_100 => flaga_d.CLK
clk_100 => slwr_streamIN_n_d.CLK
clk_100 => current_stream_in_state~1.DATAIN
slcs <= <GND>
fdata[0] <= trxdfifo:trxdfifo_inst.q[0]
fdata[1] <= trxdfifo:trxdfifo_inst.q[1]
fdata[2] <= trxdfifo:trxdfifo_inst.q[2]
fdata[3] <= trxdfifo:trxdfifo_inst.q[3]
fdata[4] <= trxdfifo:trxdfifo_inst.q[4]
fdata[5] <= trxdfifo:trxdfifo_inst.q[5]
fdata[6] <= trxdfifo:trxdfifo_inst.q[6]
fdata[7] <= trxdfifo:trxdfifo_inst.q[7]
fdata[8] <= trxdfifo:trxdfifo_inst.q[8]
fdata[9] <= trxdfifo:trxdfifo_inst.q[9]
fdata[10] <= trxdfifo:trxdfifo_inst.q[10]
fdata[11] <= trxdfifo:trxdfifo_inst.q[11]
fdata[12] <= trxdfifo:trxdfifo_inst.q[12]
fdata[13] <= trxdfifo:trxdfifo_inst.q[13]
fdata[14] <= trxdfifo:trxdfifo_inst.q[14]
fdata[15] <= trxdfifo:trxdfifo_inst.q[15]
faddr[0] <= <GND>
faddr[1] <= <GND>
slrd <= <VCC>
sloe <= <VCC>
slwr <= slwr_streamIN_n_d.DB_MAX_OUTPUT_PORT_TYPE
flaga => flaga_d.DATAIN
flagb => flagb_d.DATAIN
flagc => ~NO_FANOUT~
flagd => ~NO_FANOUT~
rxd[0] => trxdfifo:trxdfifo_inst.data[0]
rxd[1] => trxdfifo:trxdfifo_inst.data[1]
rxd[2] => trxdfifo:trxdfifo_inst.data[2]
rxd[3] => trxdfifo:trxdfifo_inst.data[3]
rxd[4] => trxdfifo:trxdfifo_inst.data[4]
rxd[5] => trxdfifo:trxdfifo_inst.data[5]
rxd[6] => trxdfifo:trxdfifo_inst.data[6]
rxd[7] => trxdfifo:trxdfifo_inst.data[7]
rxd[8] => trxdfifo:trxdfifo_inst.data[8]
rxd[9] => trxdfifo:trxdfifo_inst.data[9]
rxd[10] => trxdfifo:trxdfifo_inst.data[10]
rxd[11] => trxdfifo:trxdfifo_inst.data[11]
rxiqsel => trxdfifo:trxdfifo_inst.data[12]
pktend <= <VCC>
PMODE[0] <= <VCC>
PMODE[1] <= <VCC>
RESET <= trxdfifo:trxdfifo_inst.wrfull
fifowe <= fifowrreq.DB_MAX_OUTPUT_PORT_TYPE
fifowrclk => clk_ps.DATAIN
clk_ps <= fifowrclk.DB_MAX_OUTPUT_PORT_TYPE
rxclk => trxdfifo:trxdfifo_inst.wrclk
rxpll_locked => fifowrreq.IN1


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw[9]
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw[10]
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw[11]
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw[12]
wrfull <= dcfifo:dcfifo_component.wrfull


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_k8n1:auto_generated.data[0]
data[1] => dcfifo_k8n1:auto_generated.data[1]
data[2] => dcfifo_k8n1:auto_generated.data[2]
data[3] => dcfifo_k8n1:auto_generated.data[3]
data[4] => dcfifo_k8n1:auto_generated.data[4]
data[5] => dcfifo_k8n1:auto_generated.data[5]
data[6] => dcfifo_k8n1:auto_generated.data[6]
data[7] => dcfifo_k8n1:auto_generated.data[7]
data[8] => dcfifo_k8n1:auto_generated.data[8]
data[9] => dcfifo_k8n1:auto_generated.data[9]
data[10] => dcfifo_k8n1:auto_generated.data[10]
data[11] => dcfifo_k8n1:auto_generated.data[11]
data[12] => dcfifo_k8n1:auto_generated.data[12]
data[13] => dcfifo_k8n1:auto_generated.data[13]
data[14] => dcfifo_k8n1:auto_generated.data[14]
data[15] => dcfifo_k8n1:auto_generated.data[15]
q[0] <= dcfifo_k8n1:auto_generated.q[0]
q[1] <= dcfifo_k8n1:auto_generated.q[1]
q[2] <= dcfifo_k8n1:auto_generated.q[2]
q[3] <= dcfifo_k8n1:auto_generated.q[3]
q[4] <= dcfifo_k8n1:auto_generated.q[4]
q[5] <= dcfifo_k8n1:auto_generated.q[5]
q[6] <= dcfifo_k8n1:auto_generated.q[6]
q[7] <= dcfifo_k8n1:auto_generated.q[7]
q[8] <= dcfifo_k8n1:auto_generated.q[8]
q[9] <= dcfifo_k8n1:auto_generated.q[9]
q[10] <= dcfifo_k8n1:auto_generated.q[10]
q[11] <= dcfifo_k8n1:auto_generated.q[11]
q[12] <= dcfifo_k8n1:auto_generated.q[12]
q[13] <= dcfifo_k8n1:auto_generated.q[13]
q[14] <= dcfifo_k8n1:auto_generated.q[14]
q[15] <= dcfifo_k8n1:auto_generated.q[15]
rdclk => dcfifo_k8n1:auto_generated.rdclk
rdreq => dcfifo_k8n1:auto_generated.rdreq
wrclk => dcfifo_k8n1:auto_generated.wrclk
wrreq => dcfifo_k8n1:auto_generated.wrreq
aclr => dcfifo_k8n1:auto_generated.aclr
rdempty <= dcfifo_k8n1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_k8n1:auto_generated.wrfull
rdusedw[0] <= dcfifo_k8n1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_k8n1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_k8n1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_k8n1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_k8n1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_k8n1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_k8n1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_k8n1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_k8n1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_k8n1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_k8n1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_k8n1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_k8n1:auto_generated.rdusedw[12]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated
aclr => a_graycounter_877:rdptr_g1p.aclr
aclr => a_graycounter_4lc:wrptr_g1p.aclr
aclr => altsyncram_im31:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdptr_g[12].IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_im31:fifo_ram.data_a[0]
data[1] => altsyncram_im31:fifo_ram.data_a[1]
data[2] => altsyncram_im31:fifo_ram.data_a[2]
data[3] => altsyncram_im31:fifo_ram.data_a[3]
data[4] => altsyncram_im31:fifo_ram.data_a[4]
data[5] => altsyncram_im31:fifo_ram.data_a[5]
data[6] => altsyncram_im31:fifo_ram.data_a[6]
data[7] => altsyncram_im31:fifo_ram.data_a[7]
data[8] => altsyncram_im31:fifo_ram.data_a[8]
data[9] => altsyncram_im31:fifo_ram.data_a[9]
data[10] => altsyncram_im31:fifo_ram.data_a[10]
data[11] => altsyncram_im31:fifo_ram.data_a[11]
data[12] => altsyncram_im31:fifo_ram.data_a[12]
data[13] => altsyncram_im31:fifo_ram.data_a[13]
data[14] => altsyncram_im31:fifo_ram.data_a[14]
data[15] => altsyncram_im31:fifo_ram.data_a[15]
q[0] <= altsyncram_im31:fifo_ram.q_b[0]
q[1] <= altsyncram_im31:fifo_ram.q_b[1]
q[2] <= altsyncram_im31:fifo_ram.q_b[2]
q[3] <= altsyncram_im31:fifo_ram.q_b[3]
q[4] <= altsyncram_im31:fifo_ram.q_b[4]
q[5] <= altsyncram_im31:fifo_ram.q_b[5]
q[6] <= altsyncram_im31:fifo_ram.q_b[6]
q[7] <= altsyncram_im31:fifo_ram.q_b[7]
q[8] <= altsyncram_im31:fifo_ram.q_b[8]
q[9] <= altsyncram_im31:fifo_ram.q_b[9]
q[10] <= altsyncram_im31:fifo_ram.q_b[10]
q[11] <= altsyncram_im31:fifo_ram.q_b[11]
q[12] <= altsyncram_im31:fifo_ram.q_b[12]
q[13] <= altsyncram_im31:fifo_ram.q_b[13]
q[14] <= altsyncram_im31:fifo_ram.q_b[14]
q[15] <= altsyncram_im31:fifo_ram.q_b[15]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_im31:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_re9:rs_brp.clock
rdclk => dffpipe_re9:rs_bwp.clock
rdclk => alt_synch_pipe_tld:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_im31:fifo_ram.clock0
wrclk => alt_synch_pipe_uld:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|altsyncram_im31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_re9:rs_brp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|dffpipe_re9:rs_bwp
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_tld:rs_dgwp
clock => dffpipe_se9:dffpipe14.clock
clrn => dffpipe_se9:dffpipe14.clrn
d[0] => dffpipe_se9:dffpipe14.d[0]
d[1] => dffpipe_se9:dffpipe14.d[1]
d[2] => dffpipe_se9:dffpipe14.d[2]
d[3] => dffpipe_se9:dffpipe14.d[3]
d[4] => dffpipe_se9:dffpipe14.d[4]
d[5] => dffpipe_se9:dffpipe14.d[5]
d[6] => dffpipe_se9:dffpipe14.d[6]
d[7] => dffpipe_se9:dffpipe14.d[7]
d[8] => dffpipe_se9:dffpipe14.d[8]
d[9] => dffpipe_se9:dffpipe14.d[9]
d[10] => dffpipe_se9:dffpipe14.d[10]
d[11] => dffpipe_se9:dffpipe14.d[11]
d[12] => dffpipe_se9:dffpipe14.d[12]
q[0] <= dffpipe_se9:dffpipe14.q[0]
q[1] <= dffpipe_se9:dffpipe14.q[1]
q[2] <= dffpipe_se9:dffpipe14.q[2]
q[3] <= dffpipe_se9:dffpipe14.q[3]
q[4] <= dffpipe_se9:dffpipe14.q[4]
q[5] <= dffpipe_se9:dffpipe14.q[5]
q[6] <= dffpipe_se9:dffpipe14.q[6]
q[7] <= dffpipe_se9:dffpipe14.q[7]
q[8] <= dffpipe_se9:dffpipe14.q[8]
q[9] <= dffpipe_se9:dffpipe14.q[9]
q[10] <= dffpipe_se9:dffpipe14.q[10]
q[11] <= dffpipe_se9:dffpipe14.q[11]
q[12] <= dffpipe_se9:dffpipe14.q[12]


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe14
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_uld:ws_dgrp
clock => dffpipe_te9:dffpipe17.clock
clrn => dffpipe_te9:dffpipe17.clrn
d[0] => dffpipe_te9:dffpipe17.d[0]
d[1] => dffpipe_te9:dffpipe17.d[1]
d[2] => dffpipe_te9:dffpipe17.d[2]
d[3] => dffpipe_te9:dffpipe17.d[3]
d[4] => dffpipe_te9:dffpipe17.d[4]
d[5] => dffpipe_te9:dffpipe17.d[5]
d[6] => dffpipe_te9:dffpipe17.d[6]
d[7] => dffpipe_te9:dffpipe17.d[7]
d[8] => dffpipe_te9:dffpipe17.d[8]
d[9] => dffpipe_te9:dffpipe17.d[9]
d[10] => dffpipe_te9:dffpipe17.d[10]
d[11] => dffpipe_te9:dffpipe17.d[11]
d[12] => dffpipe_te9:dffpipe17.d[12]
q[0] <= dffpipe_te9:dffpipe17.q[0]
q[1] <= dffpipe_te9:dffpipe17.q[1]
q[2] <= dffpipe_te9:dffpipe17.q[2]
q[3] <= dffpipe_te9:dffpipe17.q[3]
q[4] <= dffpipe_te9:dffpipe17.q[4]
q[5] <= dffpipe_te9:dffpipe17.q[5]
q[6] <= dffpipe_te9:dffpipe17.q[6]
q[7] <= dffpipe_te9:dffpipe17.q[7]
q[8] <= dffpipe_te9:dffpipe17.q[8]
q[9] <= dffpipe_te9:dffpipe17.q[9]
q[10] <= dffpipe_te9:dffpipe17.q[10]
q[11] <= dffpipe_te9:dffpipe17.q[11]
q[12] <= dffpipe_te9:dffpipe17.q[12]


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe17
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[12].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[12].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
d[12] => dffe18a[12].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe19a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe19a[12].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|lms7_uStream_trx_top|slaveFIFO2b_streamINOUT:inst17|slaveFIFO2b_streamIN:stream_in_inst|trxdfifo:trxdfifo_inst|dcfifo:dcfifo_component|dcfifo_k8n1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|lms7_uStream_trx_top|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|lms7_uStream_trx_top|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_qsc:auto_generated.data[0]
data[0][1] => mux_qsc:auto_generated.data[1]
data[0][2] => mux_qsc:auto_generated.data[2]
data[0][3] => mux_qsc:auto_generated.data[3]
data[0][4] => mux_qsc:auto_generated.data[4]
data[0][5] => mux_qsc:auto_generated.data[5]
data[0][6] => mux_qsc:auto_generated.data[6]
data[0][7] => mux_qsc:auto_generated.data[7]
data[0][8] => mux_qsc:auto_generated.data[8]
data[0][9] => mux_qsc:auto_generated.data[9]
data[0][10] => mux_qsc:auto_generated.data[10]
data[0][11] => mux_qsc:auto_generated.data[11]
data[0][12] => mux_qsc:auto_generated.data[12]
data[1][0] => mux_qsc:auto_generated.data[13]
data[1][1] => mux_qsc:auto_generated.data[14]
data[1][2] => mux_qsc:auto_generated.data[15]
data[1][3] => mux_qsc:auto_generated.data[16]
data[1][4] => mux_qsc:auto_generated.data[17]
data[1][5] => mux_qsc:auto_generated.data[18]
data[1][6] => mux_qsc:auto_generated.data[19]
data[1][7] => mux_qsc:auto_generated.data[20]
data[1][8] => mux_qsc:auto_generated.data[21]
data[1][9] => mux_qsc:auto_generated.data[22]
data[1][10] => mux_qsc:auto_generated.data[23]
data[1][11] => mux_qsc:auto_generated.data[24]
data[1][12] => mux_qsc:auto_generated.data[25]
sel[0] => mux_qsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qsc:auto_generated.result[0]
result[1] <= mux_qsc:auto_generated.result[1]
result[2] <= mux_qsc:auto_generated.result[2]
result[3] <= mux_qsc:auto_generated.result[3]
result[4] <= mux_qsc:auto_generated.result[4]
result[5] <= mux_qsc:auto_generated.result[5]
result[6] <= mux_qsc:auto_generated.result[6]
result[7] <= mux_qsc:auto_generated.result[7]
result[8] <= mux_qsc:auto_generated.result[8]
result[9] <= mux_qsc:auto_generated.result[9]
result[10] <= mux_qsc:auto_generated.result[10]
result[11] <= mux_qsc:auto_generated.result[11]
result[12] <= mux_qsc:auto_generated.result[12]


|lms7_uStream_trx_top|BUSMUX:inst18|lpm_mux:$00000|mux_qsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[0].IN1
data[14] => result_node[1].IN1
data[15] => result_node[2].IN1
data[16] => result_node[3].IN1
data[17] => result_node[4].IN1
data[18] => result_node[5].IN1
data[19] => result_node[6].IN1
data[20] => result_node[7].IN1
data[21] => result_node[8].IN1
data[22] => result_node[9].IN1
data[23] => result_node[10].IN1
data[24] => result_node[11].IN1
data[25] => result_node[12].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lms7_uStream_trx_top|nco_bin_sin:inst19
clk => iq_sel_reg.CLK
clk => iq_reg[0].CLK
clk => iq_reg[1].CLK
clk => iq_reg[2].CLK
clk => iq_reg[3].CLK
clk => iq_reg[4].CLK
clk => iq_reg[5].CLK
clk => iq_reg[6].CLK
clk => iq_reg[7].CLK
clk => iq_reg[8].CLK
clk => iq_reg[9].CLK
clk => iq_reg[10].CLK
clk => iq_reg[11].CLK
clk => state~10.DATAIN
nrst => iq_sel_reg.PRESET
nrst => iq_reg[0].PRESET
nrst => iq_reg[1].PRESET
nrst => iq_reg[2].PRESET
nrst => iq_reg[3].PRESET
nrst => iq_reg[4].PRESET
nrst => iq_reg[5].PRESET
nrst => iq_reg[6].PRESET
nrst => iq_reg[7].PRESET
nrst => iq_reg[8].PRESET
nrst => iq_reg[9].PRESET
nrst => iq_reg[10].PRESET
nrst => iq_reg[11].ACLR
nrst => state~12.DATAIN
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => iq_reg[11].ENA
en => iq_reg[10].ENA
en => iq_reg[9].ENA
en => iq_reg[8].ENA
en => iq_reg[7].ENA
en => iq_reg[6].ENA
en => iq_reg[5].ENA
en => iq_reg[4].ENA
en => iq_reg[3].ENA
en => iq_reg[2].ENA
en => iq_reg[1].ENA
en => iq_reg[0].ENA
en => iq_sel_reg.ENA
fstart => ~NO_FANOUT~
iq[0] <= iq_reg[0].DB_MAX_OUTPUT_PORT_TYPE
iq[1] <= iq_reg[1].DB_MAX_OUTPUT_PORT_TYPE
iq[2] <= iq_reg[2].DB_MAX_OUTPUT_PORT_TYPE
iq[3] <= iq_reg[3].DB_MAX_OUTPUT_PORT_TYPE
iq[4] <= iq_reg[4].DB_MAX_OUTPUT_PORT_TYPE
iq[5] <= iq_reg[5].DB_MAX_OUTPUT_PORT_TYPE
iq[6] <= iq_reg[6].DB_MAX_OUTPUT_PORT_TYPE
iq[7] <= iq_reg[7].DB_MAX_OUTPUT_PORT_TYPE
iq[8] <= iq_reg[8].DB_MAX_OUTPUT_PORT_TYPE
iq[9] <= iq_reg[9].DB_MAX_OUTPUT_PORT_TYPE
iq[10] <= iq_reg[10].DB_MAX_OUTPUT_PORT_TYPE
iq[11] <= iq_reg[11].DB_MAX_OUTPUT_PORT_TYPE
iq_sel <= iq_sel_reg.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|iobuff:inst21
datain[0] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[0]
datain[1] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[1]
datain[2] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[2]
datain[3] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[3]
datain[4] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[4]
datain[5] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[5]
datain[6] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[6]
datain[7] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[7]
datain[8] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[8]
datain[9] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[9]
datain[10] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[10]
datain[11] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[11]
datain[12] => iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.datain[12]
dataout[0] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[0]
dataout[1] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[1]
dataout[2] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[2]
dataout[3] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[3]
dataout[4] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[4]
dataout[5] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[5]
dataout[6] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[6]
dataout[7] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[7]
dataout[8] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[8]
dataout[9] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[9]
dataout[10] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[10]
dataout[11] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[11]
dataout[12] <= iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component.dataout[12]


|lms7_uStream_trx_top|iobuff:inst21|iobuff_iobuf_in_0ai:iobuff_iobuf_in_0ai_component
datain[0] => \loop0:0:ibufa.DATA
datain[1] => \loop0:1:ibufa.DATA
datain[2] => \loop0:2:ibufa.DATA
datain[3] => \loop0:3:ibufa.DATA
datain[4] => \loop0:4:ibufa.DATA
datain[5] => \loop0:5:ibufa.DATA
datain[6] => \loop0:6:ibufa.DATA
datain[7] => \loop0:7:ibufa.DATA
datain[8] => \loop0:8:ibufa.DATA
datain[9] => \loop0:9:ibufa.DATA
datain[10] => \loop0:10:ibufa.DATA
datain[11] => \loop0:11:ibufa.DATA
datain[12] => \loop0:12:ibufa.DATA
dataout[0] <= \loop0:0:ibufa.OUT
dataout[1] <= \loop0:1:ibufa.OUT
dataout[2] <= \loop0:2:ibufa.OUT
dataout[3] <= \loop0:3:ibufa.OUT
dataout[4] <= \loop0:4:ibufa.OUT
dataout[5] <= \loop0:5:ibufa.OUT
dataout[6] <= \loop0:6:ibufa.OUT
dataout[7] <= \loop0:7:ibufa.OUT
dataout[8] <= \loop0:8:ibufa.OUT
dataout[9] <= \loop0:9:ibufa.OUT
dataout[10] <= \loop0:10:ibufa.OUT
dataout[11] <= \loop0:11:ibufa.OUT
dataout[12] <= \loop0:12:ibufa.OUT


|lms7_uStream_trx_top|fifo_16to32:inst119
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
data[8] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[8]
data[9] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[9]
data[10] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[10]
data[11] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[11]
data[12] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[12]
data[13] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[13]
data[14] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[14]
data[15] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[15]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[8]
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[9]
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[10]
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[11]
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[12]
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[13]
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[14]
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[15]
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[16]
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[17]
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[18]
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[19]
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[20]
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[21]
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[22]
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[23]
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[24]
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[25]
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[26]
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[27]
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[28]
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[29]
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[30]
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[31]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[0]
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[1]
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[2]
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[3]
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[4]
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[5]
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[6]
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[7]
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[8]
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[9]
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[10]
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[0]
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[1]
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[2]
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[3]
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[4]
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[5]
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[6]
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[7]
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[8]
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[9]
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[10]
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[11]


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_r1o1:auto_generated.aclr
data[0] => dcfifo_r1o1:auto_generated.data[0]
data[1] => dcfifo_r1o1:auto_generated.data[1]
data[2] => dcfifo_r1o1:auto_generated.data[2]
data[3] => dcfifo_r1o1:auto_generated.data[3]
data[4] => dcfifo_r1o1:auto_generated.data[4]
data[5] => dcfifo_r1o1:auto_generated.data[5]
data[6] => dcfifo_r1o1:auto_generated.data[6]
data[7] => dcfifo_r1o1:auto_generated.data[7]
data[8] => dcfifo_r1o1:auto_generated.data[8]
data[9] => dcfifo_r1o1:auto_generated.data[9]
data[10] => dcfifo_r1o1:auto_generated.data[10]
data[11] => dcfifo_r1o1:auto_generated.data[11]
data[12] => dcfifo_r1o1:auto_generated.data[12]
data[13] => dcfifo_r1o1:auto_generated.data[13]
data[14] => dcfifo_r1o1:auto_generated.data[14]
data[15] => dcfifo_r1o1:auto_generated.data[15]
q[0] <= dcfifo_r1o1:auto_generated.q[0]
q[1] <= dcfifo_r1o1:auto_generated.q[1]
q[2] <= dcfifo_r1o1:auto_generated.q[2]
q[3] <= dcfifo_r1o1:auto_generated.q[3]
q[4] <= dcfifo_r1o1:auto_generated.q[4]
q[5] <= dcfifo_r1o1:auto_generated.q[5]
q[6] <= dcfifo_r1o1:auto_generated.q[6]
q[7] <= dcfifo_r1o1:auto_generated.q[7]
q[8] <= dcfifo_r1o1:auto_generated.q[8]
q[9] <= dcfifo_r1o1:auto_generated.q[9]
q[10] <= dcfifo_r1o1:auto_generated.q[10]
q[11] <= dcfifo_r1o1:auto_generated.q[11]
q[12] <= dcfifo_r1o1:auto_generated.q[12]
q[13] <= dcfifo_r1o1:auto_generated.q[13]
q[14] <= dcfifo_r1o1:auto_generated.q[14]
q[15] <= dcfifo_r1o1:auto_generated.q[15]
q[16] <= dcfifo_r1o1:auto_generated.q[16]
q[17] <= dcfifo_r1o1:auto_generated.q[17]
q[18] <= dcfifo_r1o1:auto_generated.q[18]
q[19] <= dcfifo_r1o1:auto_generated.q[19]
q[20] <= dcfifo_r1o1:auto_generated.q[20]
q[21] <= dcfifo_r1o1:auto_generated.q[21]
q[22] <= dcfifo_r1o1:auto_generated.q[22]
q[23] <= dcfifo_r1o1:auto_generated.q[23]
q[24] <= dcfifo_r1o1:auto_generated.q[24]
q[25] <= dcfifo_r1o1:auto_generated.q[25]
q[26] <= dcfifo_r1o1:auto_generated.q[26]
q[27] <= dcfifo_r1o1:auto_generated.q[27]
q[28] <= dcfifo_r1o1:auto_generated.q[28]
q[29] <= dcfifo_r1o1:auto_generated.q[29]
q[30] <= dcfifo_r1o1:auto_generated.q[30]
q[31] <= dcfifo_r1o1:auto_generated.q[31]
rdclk => dcfifo_r1o1:auto_generated.rdclk
rdempty <= dcfifo_r1o1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_r1o1:auto_generated.rdreq
rdusedw[0] <= dcfifo_r1o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_r1o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_r1o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_r1o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_r1o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_r1o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_r1o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_r1o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_r1o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_r1o1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_r1o1:auto_generated.rdusedw[10]
wrclk => dcfifo_r1o1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_r1o1:auto_generated.wrfull
wrreq => dcfifo_r1o1:auto_generated.wrreq
wrusedw[0] <= dcfifo_r1o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_r1o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_r1o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_r1o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_r1o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_r1o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_r1o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_r1o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_r1o1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_r1o1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_r1o1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_r1o1:auto_generated.wrusedw[11]


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_dm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_dm31:fifo_ram.data_a[0]
data[1] => altsyncram_dm31:fifo_ram.data_a[1]
data[2] => altsyncram_dm31:fifo_ram.data_a[2]
data[3] => altsyncram_dm31:fifo_ram.data_a[3]
data[4] => altsyncram_dm31:fifo_ram.data_a[4]
data[5] => altsyncram_dm31:fifo_ram.data_a[5]
data[6] => altsyncram_dm31:fifo_ram.data_a[6]
data[7] => altsyncram_dm31:fifo_ram.data_a[7]
data[8] => altsyncram_dm31:fifo_ram.data_a[8]
data[9] => altsyncram_dm31:fifo_ram.data_a[9]
data[10] => altsyncram_dm31:fifo_ram.data_a[10]
data[11] => altsyncram_dm31:fifo_ram.data_a[11]
data[12] => altsyncram_dm31:fifo_ram.data_a[12]
data[13] => altsyncram_dm31:fifo_ram.data_a[13]
data[14] => altsyncram_dm31:fifo_ram.data_a[14]
data[15] => altsyncram_dm31:fifo_ram.data_a[15]
q[0] <= altsyncram_dm31:fifo_ram.q_b[0]
q[1] <= altsyncram_dm31:fifo_ram.q_b[1]
q[2] <= altsyncram_dm31:fifo_ram.q_b[2]
q[3] <= altsyncram_dm31:fifo_ram.q_b[3]
q[4] <= altsyncram_dm31:fifo_ram.q_b[4]
q[5] <= altsyncram_dm31:fifo_ram.q_b[5]
q[6] <= altsyncram_dm31:fifo_ram.q_b[6]
q[7] <= altsyncram_dm31:fifo_ram.q_b[7]
q[8] <= altsyncram_dm31:fifo_ram.q_b[8]
q[9] <= altsyncram_dm31:fifo_ram.q_b[9]
q[10] <= altsyncram_dm31:fifo_ram.q_b[10]
q[11] <= altsyncram_dm31:fifo_ram.q_b[11]
q[12] <= altsyncram_dm31:fifo_ram.q_b[12]
q[13] <= altsyncram_dm31:fifo_ram.q_b[13]
q[14] <= altsyncram_dm31:fifo_ram.q_b[14]
q[15] <= altsyncram_dm31:fifo_ram.q_b[15]
q[16] <= altsyncram_dm31:fifo_ram.q_b[16]
q[17] <= altsyncram_dm31:fifo_ram.q_b[17]
q[18] <= altsyncram_dm31:fifo_ram.q_b[18]
q[19] <= altsyncram_dm31:fifo_ram.q_b[19]
q[20] <= altsyncram_dm31:fifo_ram.q_b[20]
q[21] <= altsyncram_dm31:fifo_ram.q_b[21]
q[22] <= altsyncram_dm31:fifo_ram.q_b[22]
q[23] <= altsyncram_dm31:fifo_ram.q_b[23]
q[24] <= altsyncram_dm31:fifo_ram.q_b[24]
q[25] <= altsyncram_dm31:fifo_ram.q_b[25]
q[26] <= altsyncram_dm31:fifo_ram.q_b[26]
q[27] <= altsyncram_dm31:fifo_ram.q_b[27]
q[28] <= altsyncram_dm31:fifo_ram.q_b[28]
q[29] <= altsyncram_dm31:fifo_ram.q_b[29]
q[30] <= altsyncram_dm31:fifo_ram.q_b[30]
q[31] <= altsyncram_dm31:fifo_ram.q_b[31]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_dm31:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_o76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_dm31:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_ue9:ws_bwp.clock
wrclk => alt_synch_pipe_0md:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= dffpipe_8d9:wrfull_reg.q[0]


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter10a[10].IN0
aclr => counter10a[9].IN0
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[10].CLK
clock => counter10a[9].CLK
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter10a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|altsyncram_dm31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_vld:rs_dgwp
clock => dffpipe_0f9:dffpipe12.clock
clrn => dffpipe_0f9:dffpipe12.clrn
d[0] => dffpipe_0f9:dffpipe12.d[0]
d[1] => dffpipe_0f9:dffpipe12.d[1]
d[2] => dffpipe_0f9:dffpipe12.d[2]
d[3] => dffpipe_0f9:dffpipe12.d[3]
d[4] => dffpipe_0f9:dffpipe12.d[4]
d[5] => dffpipe_0f9:dffpipe12.d[5]
d[6] => dffpipe_0f9:dffpipe12.d[6]
d[7] => dffpipe_0f9:dffpipe12.d[7]
d[8] => dffpipe_0f9:dffpipe12.d[8]
d[9] => dffpipe_0f9:dffpipe12.d[9]
d[10] => dffpipe_0f9:dffpipe12.d[10]
q[0] <= dffpipe_0f9:dffpipe12.q[0]
q[1] <= dffpipe_0f9:dffpipe12.q[1]
q[2] <= dffpipe_0f9:dffpipe12.q[2]
q[3] <= dffpipe_0f9:dffpipe12.q[3]
q[4] <= dffpipe_0f9:dffpipe12.q[4]
q[5] <= dffpipe_0f9:dffpipe12.q[5]
q[6] <= dffpipe_0f9:dffpipe12.q[6]
q[7] <= dffpipe_0f9:dffpipe12.q[7]
q[8] <= dffpipe_0f9:dffpipe12.q[8]
q[9] <= dffpipe_0f9:dffpipe12.q[9]
q[10] <= dffpipe_0f9:dffpipe12.q[10]


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_0f9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|dffpipe_ue9:ws_bwp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_0md:ws_dgrp
clock => dffpipe_1f9:dffpipe16.clock
clrn => dffpipe_1f9:dffpipe16.clrn
d[0] => dffpipe_1f9:dffpipe16.d[0]
d[1] => dffpipe_1f9:dffpipe16.d[1]
d[2] => dffpipe_1f9:dffpipe16.d[2]
d[3] => dffpipe_1f9:dffpipe16.d[3]
d[4] => dffpipe_1f9:dffpipe16.d[4]
d[5] => dffpipe_1f9:dffpipe16.d[5]
d[6] => dffpipe_1f9:dffpipe16.d[6]
d[7] => dffpipe_1f9:dffpipe16.d[7]
d[8] => dffpipe_1f9:dffpipe16.d[8]
d[9] => dffpipe_1f9:dffpipe16.d[9]
d[10] => dffpipe_1f9:dffpipe16.d[10]
q[0] <= dffpipe_1f9:dffpipe16.q[0]
q[1] <= dffpipe_1f9:dffpipe16.q[1]
q[2] <= dffpipe_1f9:dffpipe16.q[2]
q[3] <= dffpipe_1f9:dffpipe16.q[3]
q[4] <= dffpipe_1f9:dffpipe16.q[4]
q[5] <= dffpipe_1f9:dffpipe16.q[5]
q[6] <= dffpipe_1f9:dffpipe16.q[6]
q[7] <= dffpipe_1f9:dffpipe16.q[7]
q[8] <= dffpipe_1f9:dffpipe16.q[8]
q[9] <= dffpipe_1f9:dffpipe16.q[9]
q[10] <= dffpipe_1f9:dffpipe16.q[10]


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_1f9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cmpr_o76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|lms7_uStream_trx_top|fifo_16to32:inst119|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_r1o1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|lms7_uStream_trx_top|fifo_read:inst25
clk => read_en~reg0.CLK
reset_n => read_en~reg0.ACLR
empty => read_en~reg0.DATAIN
read_en <= read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


