<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>APSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">APSR, Application Program Status Register</h1><p>The APSR characteristics are:</p><h2>Purpose</h2>
        <p>Hold program status and control information.</p>
      <h2>Configuration</h2><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to APSR are <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2>
            <p>APSR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The APSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#N_31">N</a></td><td class="lr" colspan="1"><a href="#Z_30">Z</a></td><td class="lr" colspan="1"><a href="#C_29">C</a></td><td class="lr" colspan="1"><a href="#V_28">V</a></td><td class="lr" colspan="1"><a href="#Q_27">Q</a></td><td class="lr" colspan="7"><a href="#0_26">RES0</a></td><td class="lr" colspan="4"><a href="#GE_19">GE</a></td><td class="lr" colspan="11"><a href="#0_15">RES0</a></td><td class="lr" colspan="1"><a href="#1_4">RES1</a></td><td class="lr" colspan="4"><a href="#0_3">RES0</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="N_31">N, bit [31]
              </h4>
          
  <p>Negative condition flag. Set to bit[31] of the result of the last flag-setting instruction. If the result is regarded as a two's complement signed integer, then N is set to 1 if the result was negative, and N is set to 0 if the result was positive or zero.</p>

          
            
  

          <h4 id="Z_30">Z, bit [30]
              </h4>
          
  <p>Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.</p>

          
            
  

          <h4 id="C_29">C, bit [29]
              </h4>
          
  <p>Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.</p>

          
            
  

          <h4 id="V_28">V, bit [28]
              </h4>
          
  <p>Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.</p>

          
            
  

          <h4 id="Q_27">Q, bit [27]
              </h4>
          
  <p>Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.</p>

          
            
  

          <h4 id="0_26">
                Bits [26:20]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="GE_19">GE, bits [19:16]
                  </h4>
          
  <p>Greater than or Equal flags, for parallel addition and subtraction.</p>

          
            
  

          <h4 id="0_15">
                Bits [15:5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="1_4">
                Bit [4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="0_3">
                Bits [3:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  <p>It is permitted that, on a read of APSR:</p>
<ul>
<li>
<p>Bit[22] returns the value of PSTATE.PAN</p>

</li><li>
<p>Bit[9] returns the value of PSTATE.E.</p>

</li><li>
<p>Bits[8:6] return the value of PSTATE.{A, I, F}, the mask bits.</p>

</li><li>
<p>Bit[4:0] returns the value of PSTATE.M[4:0]</p>

</li></ul>
<div class="note"><span class="note-header">Note</span><p>This is an exception to the general rule that an <span class="arm-defined-word">UNKNOWN</span> field must not return information that cannot be obtained, at the current Privilege level, by an architected mechanism.</p></div><p>For more information see <span class="xref">'The Application Program State Register'</span>.</p>

    </div><div class="access_mechanisms"><h2>Accessing the APSR</h2>
        <p>APSR can be read using the MRS instruction and written using the MSR (register) or MSR (immediate) instructions.</p>
      </div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
