#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 22:14:23 2018
# Process ID: 396
# Current directory: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8320 D:\Cloud\UMICH Google Drive\Current Classes\ECE 475\Final Project\ECE_475_FINAL\ECE_475_FINAL.xpr
# Log file: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/vivado.log
# Journal file: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Workspace/ECE_475_FINAL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 833.270 ; gain = 146.742
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: system_top
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 924.906 ; gain = 63.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:211]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:262]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:311]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[19]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[9]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[8]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 961.602 ; gain = 100.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.602 ; gain = 100.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.602 ; gain = 100.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.266 ; gain = 491.195
34 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.266 ; gain = 491.195
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  1 22:18:36 2018] Launched synth_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1387.715 ; gain = 12.152
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.316 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1396.316 ; gain = 0.000
add_force {/tb_system_cpu/uut0/R[0]} -radix hex {FF 0ns}
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_system_cpu/uut0/R}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1404.094 ; gain = 0.000
add_force {/tb_system_cpu/uut0/R[0]} -radix hex {FF 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1516.906 ; gain = 3.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (1#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:211]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:272]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:289]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:321]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (2#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'd_reg_w_sel' does not match port width (4) of module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (3#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:214]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (5#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[0]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[19]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.594 ; gain = 52.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.594 ; gain = 52.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.594 ; gain = 52.293
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.551 ; gain = 55.250
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1568.551 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_system_cpu/uut0/R}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port d_reg_w_sel [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 23:35:25 2018...
