<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: hackrf/firmware/libopencm3/include/libopencm3/stm32/common/dma_common_l1f013.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_058e36947c3cf533e97e824a8b7160bb.html">hackrf</a></li><li class="navelem"><a class="el" href="dir_81af4042361f7868d1d2c33b7cfad7a7.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7a8769f6a00dd4373d36b29db60cf3ac.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_ce590350cfa1da80e6880a9f80b10493.html">include</a></li><li class="navelem"><a class="el" href="dir_f1270f6817dc250d066454fa92fd2c39.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_91d6961c23d1925ab11e3cac75ab2f24.html">stm32</a></li><li class="navelem"><a class="el" href="dir_d036b259221d33ec28a0df4f51b4e9af.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dma_common_l1f013.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (C) 2012 Piotr Esden-Tempski &lt;piotr@esden.net&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA DMA.H</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">The order of header inclusion is important. dma.h includes the device</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">specific memorymap.h header before including this header file.*/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifdef LIBOPENCM3_DMA_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_DMA_COMMON_F13_H</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define LIBOPENCM3_DMA_COMMON_F13_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* DMA register base adresses (for convenience) */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DMA1                DMA1_BASE</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DMA2                DMA2_BASE</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* --- DMA registers ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* DMA interrupt status register (DMAx_ISR) */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DMA_ISR(dma_base)       MMIO32(dma_base + 0x00)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DMA1_ISR            DMA_ISR(DMA1)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DMA2_ISR            DMA_ISR(DMA2)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* DMA interrupt flag clear register (DMAx_IFCR) */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DMA_IFCR(dma_base)      MMIO32(dma_base + 0x04)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DMA1_IFCR           DMA_IFCR(DMA1)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DMA2_IFCR           DMA_IFCR(DMA2)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* DMA channel configuration register (DMAx_CCRy) */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DMA_CCR(dma_base, channel)  MMIO32(dma_base + 0x08 + \</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">                           (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DMA1_CCR(channel)       DMA_CCR(DMA1, channel)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DMA1_CCR1           DMA1_CCR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DMA1_CCR2           DMA1_CCR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DMA1_CCR3           DMA1_CCR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DMA1_CCR4           DMA1_CCR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DMA1_CCR5           DMA1_CCR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DMA1_CCR6           DMA1_CCR(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DMA1_CCR7           DMA1_CCR(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DMA2_CCR(channel)       DMA_CCR(DMA2, channel)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DMA2_CCR1           DMA2_CCR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DMA2_CCR2           DMA2_CCR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DMA2_CCR3           DMA2_CCR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DMA2_CCR4           DMA2_CCR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DMA2_CCR5           DMA2_CCR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* DMA number of data register (DMAx_CNDTRy) */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DMA_CNDTR(dma_base, channel)    MMIO32(dma_base + 0x0C + \</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">                           (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DMA1_CNDTR(channel)     DMA_CNDTR(DMA1, channel)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DMA1_CNDTR1         DMA1_CNDTR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DMA1_CNDTR2         DMA1_CNDTR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DMA1_CNDTR3         DMA1_CNDTR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DMA1_CNDTR4         DMA1_CNDTR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DMA1_CNDTR5         DMA1_CNDTR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DMA1_CNDTR6         DMA1_CNDTR(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DMA1_CNDTR7         DMA1_CNDTR(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DMA2_CNDTR(channel)     DMA_CNDTR(DMA2, channel)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DMA2_CNDTR1         DMA2_CNDTR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define DMA2_CNDTR2         DMA2_CNDTR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DMA2_CNDTR3         DMA2_CNDTR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DMA2_CNDTR4         DMA2_CNDTR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DMA2_CNDTR5         DMA2_CNDTR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* DMA peripheral address register (DMAx_CPARy) */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DMA_CPAR(dma_base, channel) MMIO32(dma_base + 0x10 + \</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">                           (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DMA1_CPAR(channel)      DMA_CPAR(DMA1, channel)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DMA1_CPAR1          DMA1_CPAR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DMA1_CPAR2          DMA1_CPAR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DMA1_CPAR3          DMA1_CPAR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DMA1_CPAR4          DMA1_CPAR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DMA1_CPAR5          DMA1_CPAR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DMA1_CPAR6          DMA1_CPAR(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DMA1_CPAR7          DMA1_CPAR(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DMA2_CPAR(channel)      DMA_CPAR(DMA2, channel)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DMA2_CPAR1          DMA2_CPAR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DMA2_CPAR2          DMA2_CPAR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DMA2_CPAR3          DMA2_CPAR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DMA2_CPAR4          DMA2_CPAR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DMA2_CPAR5          DMA2_CPAR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* DMA memory address register (DMAx_CMARy) */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DMA_CMAR(dma_base, channel) MMIO32(dma_base + 0x14 + \</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">                           (0x14 * ((channel) - 1)))</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DMA1_CMAR(channel)      DMA_CMAR(DMA1, channel)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define DMA1_CMAR1          DMA1_CMAR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define DMA1_CMAR2          DMA1_CMAR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define DMA1_CMAR3          DMA1_CMAR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DMA1_CMAR4          DMA1_CMAR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define DMA1_CMAR5          DMA1_CMAR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define DMA1_CMAR6          DMA1_CMAR(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DMA1_CMAR7          DMA1_CMAR(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DMA2_CMAR(channel)      DMA_CMAR(DMA2, channel)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DMA2_CMAR1          DMA2_CMAR(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DMA2_CMAR2          DMA2_CMAR(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DMA2_CMAR3          DMA2_CMAR(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DMA2_CMAR4          DMA2_CMAR(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DMA2_CMAR5          DMA2_CMAR(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* --- DMA_ISR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* --- DMA Interrupt Flag offset values ------------------------------------- */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* These are based on every interrupt flag and flag clear being at the same</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * relative location</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DMA_TEIF        (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga641dfc0110f5f9aed33f8f8c78d7653b.html#ga641dfc0110f5f9aed33f8f8c78d7653b">  156</a></span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DMA_HTIF        (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga941a91b96de4c594c4d8acb91d560f4d.html#ga941a91b96de4c594c4d8acb91d560f4d">  158</a></span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define DMA_TCIF        (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga6357e8c0fd2f815af82211abacb7bd3f.html#ga6357e8c0fd2f815af82211abacb7bd3f">  160</a></span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define DMA_GIF         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga2c361a2f90c1e5852a62ffc23704416a.html#ga2c361a2f90c1e5852a62ffc23704416a">  162</a></span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Offset within interrupt status register to start of channel interrupt flag</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * field</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DMA_FLAG_OFFSET(channel)    (4*(channel - 1))</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DMA_FLAGS           (DMA_TEIF | DMA_TCIF | DMA_HTIF | \</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">                     DMA_GIF)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DMA_ISR_MASK(channel)       (DMA_FLAGS &lt;&lt; DMA_FLAG_OFFSET(channel))</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* TEIF: Transfer error interrupt flag */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF_BIT        DMA_TEIF</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF(channel)       (DMA_ISR_TEIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1           DMA_ISR_TEIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2           DMA_ISR_TEIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3           DMA_ISR_TEIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4           DMA_ISR_TEIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5           DMA_ISR_TEIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6           DMA_ISR_TEIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7           DMA_ISR_TEIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* HTIF: Half transfer interrupt flag */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF_BIT        DMA_HTIF</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF(channel)       (DMA_ISR_HTIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1           DMA_ISR_HTIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2           DMA_ISR_HTIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3           DMA_ISR_HTIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4           DMA_ISR_HTIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5           DMA_ISR_HTIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6           DMA_ISR_HTIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7           DMA_ISR_HTIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* TCIF: Transfer complete interrupt flag */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF_BIT        DMA_TCIF</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF(channel)       (DMA_ISR_TCIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1           DMA_ISR_TCIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2           DMA_ISR_TCIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3           DMA_ISR_TCIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4           DMA_ISR_TCIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5           DMA_ISR_TCIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6           DMA_ISR_TCIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7           DMA_ISR_TCIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* GIF: Global interrupt flag */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF_BIT         DMA_GIF</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF(channel)        (DMA_ISR_GIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1            DMA_ISR_GIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2            DMA_ISR_GIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3            DMA_ISR_GIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4            DMA_ISR_GIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5            DMA_ISR_GIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6            DMA_ISR_GIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7            DMA_ISR_GIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* --- DMA_IFCR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* CTEIF: Transfer error clear */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF_BIT      DMA_TEIF</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF(channel)     (DMA_IFCR_CTEIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1         DMA_IFCR_CTEIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2         DMA_IFCR_CTEIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3         DMA_IFCR_CTEIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4         DMA_IFCR_CTEIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5         DMA_IFCR_CTEIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6         DMA_IFCR_CTEIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7         DMA_IFCR_CTEIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* CHTIF: Half transfer clear */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF_BIT      DMA_HTIF</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF(channel)     (DMA_IFCR_CHTIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1         DMA_IFCR_CHTIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2         DMA_IFCR_CHTIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3         DMA_IFCR_CHTIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4         DMA_IFCR_CHTIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5         DMA_IFCR_CHTIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6         DMA_IFCR_CHTIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7         DMA_IFCR_CHTIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* CTCIF: Transfer complete clear */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF_BIT      DMA_TCIF</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF(channel)     (DMA_IFCR_CTCIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1         DMA_IFCR_CTCIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2         DMA_IFCR_CTCIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3         DMA_IFCR_CTCIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4         DMA_IFCR_CTCIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5         DMA_IFCR_CTCIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6         DMA_IFCR_CTCIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7         DMA_IFCR_CTCIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* CGIF: Global interrupt clear */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF_BIT       DMA_GIF</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF(channel)      (DMA_IFCR_CGIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1          DMA_IFCR_CGIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2          DMA_IFCR_CGIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3          DMA_IFCR_CGIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4          DMA_IFCR_CGIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5          DMA_IFCR_CGIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6          DMA_IFCR_CGIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7          DMA_IFCR_CGIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* Clear interrupts mask */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF_BIT        0xF</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF(channel)       (DMA_IFCR_CIF_BIT &lt;&lt; \</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">                     (DMA_FLAG_OFFSET(channel)))</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF1           DMA_IFCR_CIF(DMA_CHANNEL1)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF2           DMA_IFCR_CIF(DMA_CHANNEL2)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF3           DMA_IFCR_CIF(DMA_CHANNEL3)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF4           DMA_IFCR_CIF(DMA_CHANNEL4)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF5           DMA_IFCR_CIF(DMA_CHANNEL5)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF6           DMA_IFCR_CIF(DMA_CHANNEL6)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define DMA_IFCR_CIF7           DMA_IFCR_CIF(DMA_CHANNEL7)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* --- DMA_CCRx generic values --------------------------------------------- */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* MEM2MEM: Memory to memory mode */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM         (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* PL[13:12]: Channel priority level */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_LOW          (0x0 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_MEDIUM       (0x1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_HIGH         (0x2 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_VERY_HIGH        (0x3 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_MASK         (0x3 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_SHIFT        12</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* MSIZE[11:10]: Memory size */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_8BIT      (0x0 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_16BIT     (0x1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_32BIT     (0x2 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_MASK      (0x3 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_SHIFT     10</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* PSIZE[9:8]: Peripheral size */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_8BIT      (0x0 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_16BIT     (0x1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_32BIT     (0x2 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_MASK      (0x3 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_SHIFT     8</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* MINC: Memory increment mode */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC            (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* PINC: Peripheral increment mode */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC            (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* CIRC: Circular mode */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC            (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* DIR: Data transfer direction */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR         (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* TEIE: Transfer error interrupt enable */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE            (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* HTIE: Half transfer interrupt enable */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* TCIE: Transfer complete interrupt enable */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE            (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* EN: Channel enable */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define DMA_CCR_EN          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* --- DMA_CNDTRx values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* NDT[15:0]: Number of data to transfer */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* --- DMA_CPARx values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* PA[31:0]: Peripheral address */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* --- DMA_CMARx values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* MA[31:0]: Memory address */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* --- Generic values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DMA_CHANNEL1            1</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define DMA_CHANNEL2            2</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define DMA_CHANNEL3            3</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DMA_CHANNEL4            4</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DMA_CHANNEL5            5</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DMA_CHANNEL6            6</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DMA_CHANNEL7            7</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* --- function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;BEGIN_DECLS</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga54b32ee4643345c3879946fdb9c30aa9.html#ga54b32ee4643345c3879946fdb9c30aa9">dma_channel_reset</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gaeaa31cc700740df241897276081e0436.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                   uint32_t interrupts);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__dma__defines_ga920e745c606523b2d4ed1804ca1302f9.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a>(uint32_t dma, uint8_t channel, uint32_t interrupts);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gad831d792923d1f4934ea1502a178fde2.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga56496ac6963f287b8468bdaade35326d.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a>(uint32_t dma, uint8_t channel, uint32_t prio);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga6e89625484c29b630c797340e4d71d09.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a>(uint32_t dma, uint8_t channel, uint32_t mem_size);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga5613aadc5520edf0ea058a0a2c41764c.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                 uint32_t peripheral_size);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gad344152e8871f8787dbebb073f81c61e.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gabc76100441f2f26c42f2aaebd62a688b.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga598096631d9f7c7efc1d71059c3571e6.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gadd7396d77096a96a20e13e4dd5e06e1c.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gaa4e94297041e7c82695d7aff83cb0594.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga5e6948cc934466d0b26c6fffaecdb999.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga1446d08000d09fe53ccc60f51baee51a.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga6be1b284bd502af608b3993abe1a9931.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga2f2afc6e30285651e492381cdab7ca1a.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga05bfe7ca609aaf686e9258b4a0245d72.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gab7a18436370c610a8834e354582eab9b.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga1ee7b429eeb959f41c1dbd9d87312dc9.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gabbb9d94c0d4ec92ec62a7aebbcc7b360.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga8ceb0c8c8ce56a288bca8180d426c178.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga6a414141caca0417be5def3b1c8e661a.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga795dbd3370cf28a72ee3e2b7582df0cd.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                uint32_t address);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gae232f2f5a613459f6921774b5b4c049b.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a>(uint32_t dma, uint8_t channel, uint32_t address);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gacb3b053111727848b8fff84eee2261a7.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a>(uint32_t dma, uint8_t channel, uint16_t number);</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;END_DECLS</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#warning &quot;dma_common_f13.h should not be included explicitly, only via dma.h&quot;</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__dma__defines_gae232f2f5a613459f6921774b5b4c049b_html_gae232f2f5a613459f6921774b5b4c049b"><div class="ttname"><a href="group__dma__defines_gae232f2f5a613459f6921774b5b4c049b.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a></div><div class="ttdeci">void dma_set_memory_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Base Memory Address.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:411</div></div>
<div class="ttc" id="agroup__dma__defines_ga598096631d9f7c7efc1d71059c3571e6_html_ga598096631d9f7c7efc1d71059c3571e6"><div class="ttname"><a href="group__dma__defines_ga598096631d9f7c7efc1d71059c3571e6.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:215</div></div>
<div class="ttc" id="agroup__dma__defines_ga6a414141caca0417be5def3b1c8e661a_html_ga6a414141caca0417be5def3b1c8e661a"><div class="ttname"><a href="group__dma__defines_ga6a414141caca0417be5def3b1c8e661a.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a></div><div class="ttdeci">void dma_disable_channel(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:374</div></div>
<div class="ttc" id="agroup__dma__defines_gad344152e8871f8787dbebb073f81c61e_html_gad344152e8871f8787dbebb073f81c61e"><div class="ttname"><a href="group__dma__defines_gad344152e8871f8787dbebb073f81c61e.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a></div><div class="ttdeci">void dma_enable_memory_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:187</div></div>
<div class="ttc" id="agroup__dma__defines_ga05bfe7ca609aaf686e9258b4a0245d72_html_ga05bfe7ca609aaf686e9258b4a0245d72"><div class="ttname"><a href="group__dma__defines_ga05bfe7ca609aaf686e9258b4a0245d72.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:311</div></div>
<div class="ttc" id="agroup__dma__defines_ga56496ac6963f287b8468bdaade35326d_html_ga56496ac6963f287b8468bdaade35326d"><div class="ttname"><a href="group__dma__defines_ga56496ac6963f287b8468bdaade35326d.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a></div><div class="ttdeci">void dma_set_priority(uint32_t dma, uint8_t stream, uint32_t prio)</div><div class="ttdoc">DMA Channel Set Priority.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:132</div></div>
<div class="ttc" id="agroup__dma__defines_gabbb9d94c0d4ec92ec62a7aebbcc7b360_html_gabbb9d94c0d4ec92ec62a7aebbcc7b360"><div class="ttname"><a href="group__dma__defines_gabbb9d94c0d4ec92ec62a7aebbcc7b360.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:347</div></div>
<div class="ttc" id="agroup__dma__defines_gad831d792923d1f4934ea1502a178fde2_html_gad831d792923d1f4934ea1502a178fde2"><div class="ttname"><a href="group__dma__defines_gad831d792923d1f4934ea1502a178fde2.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a></div><div class="ttdeci">void dma_enable_mem2mem_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory to Memory Transfers.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:115</div></div>
<div class="ttc" id="agroup__dma__defines_ga1ee7b429eeb959f41c1dbd9d87312dc9_html_ga1ee7b429eeb959f41c1dbd9d87312dc9"><div class="ttname"><a href="group__dma__defines_ga1ee7b429eeb959f41c1dbd9d87312dc9.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:335</div></div>
<div class="ttc" id="agroup__dma__defines_gaeaa31cc700740df241897276081e0436_html_gaeaa31cc700740df241897276081e0436"><div class="ttname"><a href="group__dma__defines_gaeaa31cc700740df241897276081e0436.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a></div><div class="ttdeci">void dma_clear_interrupt_flags(uint32_t dma, uint8_t stream, uint32_t interrupts)</div><div class="ttdoc">DMA Channel Clear Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:78</div></div>
<div class="ttc" id="agroup__dma__defines_ga920e745c606523b2d4ed1804ca1302f9_html_ga920e745c606523b2d4ed1804ca1302f9"><div class="ttname"><a href="group__dma__defines_ga920e745c606523b2d4ed1804ca1302f9.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a></div><div class="ttdeci">bool dma_get_interrupt_flag(uint32_t dma, uint8_t stream, uint32_t interrupt)</div><div class="ttdoc">DMA Channel Read Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:97</div></div>
<div class="ttc" id="agroup__dma__defines_gabc76100441f2f26c42f2aaebd62a688b_html_gabc76100441f2f26c42f2aaebd62a688b"><div class="ttname"><a href="group__dma__defines_gabc76100441f2f26c42f2aaebd62a688b.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a></div><div class="ttdeci">void dma_disable_memory_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:199</div></div>
<div class="ttc" id="agroup__dma__defines_gacb3b053111727848b8fff84eee2261a7_html_gacb3b053111727848b8fff84eee2261a7"><div class="ttname"><a href="group__dma__defines_gacb3b053111727848b8fff84eee2261a7.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a></div><div class="ttdeci">void dma_set_number_of_data(uint32_t dma, uint8_t stream, uint16_t number)</div><div class="ttdoc">DMA Channel Set the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:430</div></div>
<div class="ttc" id="agroup__dma__defines_ga1446d08000d09fe53ccc60f51baee51a_html_ga1446d08000d09fe53ccc60f51baee51a"><div class="ttname"><a href="group__dma__defines_ga1446d08000d09fe53ccc60f51baee51a.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a></div><div class="ttdeci">void dma_set_read_from_memory(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Transfers from Memory.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:275</div></div>
<div class="ttc" id="agroup__dma__defines_ga54b32ee4643345c3879946fdb9c30aa9_html_ga54b32ee4643345c3879946fdb9c30aa9"><div class="ttname"><a href="group__dma__defines_ga54b32ee4643345c3879946fdb9c30aa9.html#ga54b32ee4643345c3879946fdb9c30aa9">dma_channel_reset</a></div><div class="ttdeci">BEGIN_DECLS void dma_channel_reset(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Reset.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:52</div></div>
<div class="ttc" id="agroup__dma__defines_ga6be1b284bd502af608b3993abe1a9931_html_ga6be1b284bd502af608b3993abe1a9931"><div class="ttname"><a href="group__dma__defines_ga6be1b284bd502af608b3993abe1a9931.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:287</div></div>
<div class="ttc" id="agroup__dma__defines_ga795dbd3370cf28a72ee3e2b7582df0cd_html_ga795dbd3370cf28a72ee3e2b7582df0cd"><div class="ttname"><a href="group__dma__defines_ga795dbd3370cf28a72ee3e2b7582df0cd.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a></div><div class="ttdeci">void dma_set_peripheral_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Peripheral Address.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:393</div></div>
<div class="ttc" id="agroup__dma__defines_gab7a18436370c610a8834e354582eab9b_html_gab7a18436370c610a8834e354582eab9b"><div class="ttname"><a href="group__dma__defines_gab7a18436370c610a8834e354582eab9b.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:323</div></div>
<div class="ttc" id="agroup__dma__defines_ga5613aadc5520edf0ea058a0a2c41764c_html_ga5613aadc5520edf0ea058a0a2c41764c"><div class="ttname"><a href="group__dma__defines_ga5613aadc5520edf0ea058a0a2c41764c.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a></div><div class="ttdeci">void dma_set_peripheral_size(uint32_t dma, uint8_t stream, uint32_t peripheral_size)</div><div class="ttdoc">DMA Channel Set Peripheral Word Width.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:169</div></div>
<div class="ttc" id="agroup__dma__defines_ga2f2afc6e30285651e492381cdab7ca1a_html_ga2f2afc6e30285651e492381cdab7ca1a"><div class="ttname"><a href="group__dma__defines_ga2f2afc6e30285651e492381cdab7ca1a.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:299</div></div>
<div class="ttc" id="agroup__dma__defines_gaa4e94297041e7c82695d7aff83cb0594_html_gaa4e94297041e7c82695d7aff83cb0594"><div class="ttname"><a href="group__dma__defines_gaa4e94297041e7c82695d7aff83cb0594.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a></div><div class="ttdeci">void dma_enable_circular_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Memory Circular Mode.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:246</div></div>
<div class="ttc" id="agroup__dma__defines_gadd7396d77096a96a20e13e4dd5e06e1c_html_gadd7396d77096a96a20e13e4dd5e06e1c"><div class="ttname"><a href="group__dma__defines_gadd7396d77096a96a20e13e4dd5e06e1c.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:227</div></div>
<div class="ttc" id="agroup__dma__defines_ga8ceb0c8c8ce56a288bca8180d426c178_html_ga8ceb0c8c8ce56a288bca8180d426c178"><div class="ttname"><a href="group__dma__defines_ga8ceb0c8c8ce56a288bca8180d426c178.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a></div><div class="ttdeci">void dma_enable_channel(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:359</div></div>
<div class="ttc" id="agroup__dma__defines_ga5e6948cc934466d0b26c6fffaecdb999_html_ga5e6948cc934466d0b26c6fffaecdb999"><div class="ttname"><a href="group__dma__defines_ga5e6948cc934466d0b26c6fffaecdb999.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a></div><div class="ttdeci">void dma_set_read_from_peripheral(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Transfers from a Peripheral.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:261</div></div>
<div class="ttc" id="agroup__dma__defines_ga6e89625484c29b630c797340e4d71d09_html_ga6e89625484c29b630c797340e4d71d09"><div class="ttname"><a href="group__dma__defines_ga6e89625484c29b630c797340e4d71d09.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a></div><div class="ttdeci">void dma_set_memory_size(uint32_t dma, uint8_t stream, uint32_t mem_size)</div><div class="ttdoc">DMA Channel Set Memory Word Width.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:149</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
