
03.MY_DS1302.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cb4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08004e54  08004e54  00005e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005034  08005034  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005034  08005034  00006034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800503c  0800503c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800503c  0800503c  0000603c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005040  08005040  00006040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005044  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000588  20000068  080050ac  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f0  080050ac  000075f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2e9  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002441  00000000  00000000  00015381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  000177c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad4  00000000  00000000  000185c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002f0c  00000000  00000000  00019094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107af  00000000  00000000  0001bfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000905f4  00000000  00000000  0002c74f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcd43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004248  00000000  00000000  000bcd88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000c0fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004e3c 	.word	0x08004e3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004e3c 	.word	0x08004e3c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ds_1302_DataLine_Input>:



// I/O 핀을 입력 모드로 변경
void ds_1302_DataLine_Input(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
 8000582:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = IO_DS1302_Pin;
 8000584:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000588:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058a:	2300      	movs	r3, #0
 800058c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(IO_DS1302_GPIO_Port, &GPIO_InitStruct);
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	4619      	mov	r1, r3
 8000596:	4803      	ldr	r0, [pc, #12]	@ (80005a4 <ds_1302_DataLine_Input+0x34>)
 8000598:	f001 f926 	bl	80017e8 <HAL_GPIO_Init>
}
 800059c:	bf00      	nop
 800059e:	3718      	adds	r7, #24
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	40020000 	.word	0x40020000

080005a8 <ds_1302_DataLine_Output>:

// I/O 핀을 출력 모드로 변경
void ds_1302_DataLine_Output(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b086      	sub	sp, #24
 80005ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = IO_DS1302_Pin;
 80005bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005c0:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(IO_DS1302_GPIO_Port, &GPIO_InitStruct);
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	4619      	mov	r1, r3
 80005d2:	4803      	ldr	r0, [pc, #12]	@ (80005e0 <ds_1302_DataLine_Output+0x38>)
 80005d4:	f001 f908 	bl	80017e8 <HAL_GPIO_Init>
}
 80005d8:	bf00      	nop
 80005da:	3718      	adds	r7, #24
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40020000 	.word	0x40020000

080005e4 <bcd2dec>:

uint8_t bcd2dec(uint8_t bcd) {
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	091b      	lsrs	r3, r3, #4
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	461a      	mov	r2, r3
 80005f6:	0092      	lsls	r2, r2, #2
 80005f8:	4413      	add	r3, r2
 80005fa:	005b      	lsls	r3, r3, #1
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	b2db      	uxtb	r3, r3
 8000606:	4413      	add	r3, r2
 8000608:	b2db      	uxtb	r3, r3
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
	...

08000618 <dec2bcd>:

uint8_t dec2bcd(uint8_t dec) {
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	71fb      	strb	r3, [r7, #7]
    return ((dec / 10) << 4) | (dec % 10);
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	4a0d      	ldr	r2, [pc, #52]	@ (800065c <dec2bcd+0x44>)
 8000626:	fba2 2303 	umull	r2, r3, r2, r3
 800062a:	08db      	lsrs	r3, r3, #3
 800062c:	b2db      	uxtb	r3, r3
 800062e:	011b      	lsls	r3, r3, #4
 8000630:	b258      	sxtb	r0, r3
 8000632:	79fa      	ldrb	r2, [r7, #7]
 8000634:	4b09      	ldr	r3, [pc, #36]	@ (800065c <dec2bcd+0x44>)
 8000636:	fba3 1302 	umull	r1, r3, r3, r2
 800063a:	08d9      	lsrs	r1, r3, #3
 800063c:	460b      	mov	r3, r1
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	440b      	add	r3, r1
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	1ad3      	subs	r3, r2, r3
 8000646:	b2db      	uxtb	r3, r3
 8000648:	b25b      	sxtb	r3, r3
 800064a:	4303      	orrs	r3, r0
 800064c:	b25b      	sxtb	r3, r3
 800064e:	b2db      	uxtb	r3, r3
}
 8000650:	4618      	mov	r0, r3
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	cccccccd 	.word	0xcccccccd

08000660 <ds_1302_clk>:


void ds_1302_clk(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CLK_DS1302_GPIO_Port, CLK_DS1302_Pin, 1);
 8000664:	2201      	movs	r2, #1
 8000666:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800066a:	4805      	ldr	r0, [pc, #20]	@ (8000680 <ds_1302_clk+0x20>)
 800066c:	f001 fa58 	bl	8001b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CLK_DS1302_GPIO_Port, CLK_DS1302_Pin, 0);
 8000670:	2200      	movs	r2, #0
 8000672:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000676:	4802      	ldr	r0, [pc, #8]	@ (8000680 <ds_1302_clk+0x20>)
 8000678:	f001 fa52 	bl	8001b20 <HAL_GPIO_WritePin>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40020000 	.word	0x40020000

08000684 <ds1302_tx>:

void ds1302_tx(uint8_t tx)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
    ds_1302_DataLine_Output();
 800068e:	f7ff ff8b 	bl	80005a8 <ds_1302_DataLine_Output>

    for (int i = 0; i < 8; i++)
 8000692:	2300      	movs	r3, #0
 8000694:	60fb      	str	r3, [r7, #12]
 8000696:	e019      	b.n	80006cc <ds1302_tx+0x48>
    {
        if(tx & (1<<i)) HAL_GPIO_WritePin(IO_DS1302_GPIO_Port, IO_DS1302_Pin, 1);
 8000698:	79fa      	ldrb	r2, [r7, #7]
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	fa42 f303 	asr.w	r3, r2, r3
 80006a0:	f003 0301 	and.w	r3, r3, #1
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d006      	beq.n	80006b6 <ds1302_tx+0x32>
 80006a8:	2201      	movs	r2, #1
 80006aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006ae:	480b      	ldr	r0, [pc, #44]	@ (80006dc <ds1302_tx+0x58>)
 80006b0:	f001 fa36 	bl	8001b20 <HAL_GPIO_WritePin>
 80006b4:	e005      	b.n	80006c2 <ds1302_tx+0x3e>
        else            HAL_GPIO_WritePin(IO_DS1302_GPIO_Port, IO_DS1302_Pin, 0);
 80006b6:	2200      	movs	r2, #0
 80006b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006bc:	4807      	ldr	r0, [pc, #28]	@ (80006dc <ds1302_tx+0x58>)
 80006be:	f001 fa2f 	bl	8001b20 <HAL_GPIO_WritePin>
        ds_1302_clk();
 80006c2:	f7ff ffcd 	bl	8000660 <ds_1302_clk>
    for (int i = 0; i < 8; i++)
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	3301      	adds	r3, #1
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	2b07      	cmp	r3, #7
 80006d0:	dde2      	ble.n	8000698 <ds1302_tx+0x14>
    }
}
 80006d2:	bf00      	nop
 80006d4:	bf00      	nop
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40020000 	.word	0x40020000

080006e0 <ds1302_rx>:

void ds1302_rx(uint8_t *data8)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
    uint8_t temp=0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	73fb      	strb	r3, [r7, #15]
    ds_1302_DataLine_Input();
 80006ec:	f7ff ff40 	bl	8000570 <ds_1302_DataLine_Input>

    for (int i = 0; i < 8; i++)
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	e016      	b.n	8000724 <ds1302_rx+0x44>
    {
        if(HAL_GPIO_ReadPin(IO_DS1302_GPIO_Port, IO_DS1302_Pin))
 80006f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006fa:	480f      	ldr	r0, [pc, #60]	@ (8000738 <ds1302_rx+0x58>)
 80006fc:	f001 f9f8 	bl	8001af0 <HAL_GPIO_ReadPin>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d009      	beq.n	800071a <ds1302_rx+0x3a>
        {
            temp |= (1<<i);
 8000706:	2201      	movs	r2, #1
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	fa02 f303 	lsl.w	r3, r2, r3
 800070e:	b25a      	sxtb	r2, r3
 8000710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000714:	4313      	orrs	r3, r2
 8000716:	b25b      	sxtb	r3, r3
 8000718:	73fb      	strb	r3, [r7, #15]
        }
        ds_1302_clk();
 800071a:	f7ff ffa1 	bl	8000660 <ds_1302_clk>
    for (int i = 0; i < 8; i++)
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	3301      	adds	r3, #1
 8000722:	60bb      	str	r3, [r7, #8]
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	2b07      	cmp	r3, #7
 8000728:	dde5      	ble.n	80006f6 <ds1302_rx+0x16>
    }
    *data8 = temp;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	7bfa      	ldrb	r2, [r7, #15]
 800072e:	701a      	strb	r2, [r3, #0]
}
 8000730:	bf00      	nop
 8000732:	3710      	adds	r7, #16
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40020000 	.word	0x40020000

0800073c <ds1302_read>:

//Read / Write


uint8_t ds1302_read(uint8_t addr)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
    uint8_t data8bits=0;
 8000746:	2300      	movs	r3, #0
 8000748:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(CE_DS1302_GPIO_Port, CE_DS1302_Pin, 1);
 800074a:	2201      	movs	r2, #1
 800074c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000750:	480e      	ldr	r0, [pc, #56]	@ (800078c <ds1302_read+0x50>)
 8000752:	f001 f9e5 	bl	8001b20 <HAL_GPIO_WritePin>
    ds1302_tx(addr + 1);
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	3301      	adds	r3, #1
 800075a:	b2db      	uxtb	r3, r3
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff91 	bl	8000684 <ds1302_tx>
    ds1302_rx(&data8bits);
 8000762:	f107 030f 	add.w	r3, r7, #15
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff ffba 	bl	80006e0 <ds1302_rx>
    HAL_GPIO_WritePin(CE_DS1302_GPIO_Port, CE_DS1302_Pin, 0);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000772:	4806      	ldr	r0, [pc, #24]	@ (800078c <ds1302_read+0x50>)
 8000774:	f001 f9d4 	bl	8001b20 <HAL_GPIO_WritePin>
    return bcd2dec(data8bits);
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff32 	bl	80005e4 <bcd2dec>
 8000780:	4603      	mov	r3, r0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3710      	adds	r7, #16
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40020000 	.word	0x40020000

08000790 <ds1302_write>:

void ds1302_write(uint8_t addr, uint8_t data)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	460a      	mov	r2, r1
 800079a:	71fb      	strb	r3, [r7, #7]
 800079c:	4613      	mov	r3, r2
 800079e:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(CE_DS1302_GPIO_Port, CE_DS1302_Pin, 1);
 80007a0:	2201      	movs	r2, #1
 80007a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007a6:	480c      	ldr	r0, [pc, #48]	@ (80007d8 <ds1302_write+0x48>)
 80007a8:	f001 f9ba 	bl	8001b20 <HAL_GPIO_WritePin>
    ds1302_tx(addr);
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ff68 	bl	8000684 <ds1302_tx>
    ds1302_tx(dec2bcd(data));
 80007b4:	79bb      	ldrb	r3, [r7, #6]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff2e 	bl	8000618 <dec2bcd>
 80007bc:	4603      	mov	r3, r0
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff60 	bl	8000684 <ds1302_tx>
    HAL_GPIO_WritePin(CE_DS1302_GPIO_Port, CE_DS1302_Pin, 0);
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007ca:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <ds1302_write+0x48>)
 80007cc:	f001 f9a8 	bl	8001b20 <HAL_GPIO_WritePin>
}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40020000 	.word	0x40020000

080007dc <DS1302_Init>:




void DS1302_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
    ds1302_write(0x8E, 0x00);
 80007e0:	2100      	movs	r1, #0
 80007e2:	208e      	movs	r0, #142	@ 0x8e
 80007e4:	f7ff ffd4 	bl	8000790 <ds1302_write>
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}

080007ec <DS1302_write>:

//DS1302_SetTimeFromStr

void DS1302_write(char *cmd_buffer)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
    char temp_str[5];


    ds1302_write(0x8E, 0x00);
 80007f4:	2100      	movs	r1, #0
 80007f6:	208e      	movs	r0, #142	@ 0x8e
 80007f8:	f7ff ffca 	bl	8000790 <ds1302_write>

    // 문자열 파싱 및 DS1302 설정
    // 년 (Index 6,7)
    strncpy(temp_str, &cmd_buffer[6], 2);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	1d99      	adds	r1, r3, #6
 8000800:	f107 0308 	add.w	r3, r7, #8
 8000804:	2202      	movs	r2, #2
 8000806:	4618      	mov	r0, r3
 8000808:	f003 fd88 	bl	800431c <strncpy>
    temp_str[2] = 0;
 800080c:	2300      	movs	r3, #0
 800080e:	72bb      	strb	r3, [r7, #10]
    ds1302_write(0x8C, atoi(temp_str));
 8000810:	f107 0308 	add.w	r3, r7, #8
 8000814:	4618      	mov	r0, r3
 8000816:	f003 fad5 	bl	8003dc4 <atoi>
 800081a:	4603      	mov	r3, r0
 800081c:	b2db      	uxtb	r3, r3
 800081e:	4619      	mov	r1, r3
 8000820:	208c      	movs	r0, #140	@ 0x8c
 8000822:	f7ff ffb5 	bl	8000790 <ds1302_write>

    // 월 (Index 8,9)
    strncpy(temp_str, &cmd_buffer[8], 2);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	f103 0108 	add.w	r1, r3, #8
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	2202      	movs	r2, #2
 8000832:	4618      	mov	r0, r3
 8000834:	f003 fd72 	bl	800431c <strncpy>
    temp_str[2] = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	72bb      	strb	r3, [r7, #10]
    ds1302_write(0x88, atoi(temp_str));
 800083c:	f107 0308 	add.w	r3, r7, #8
 8000840:	4618      	mov	r0, r3
 8000842:	f003 fabf 	bl	8003dc4 <atoi>
 8000846:	4603      	mov	r3, r0
 8000848:	b2db      	uxtb	r3, r3
 800084a:	4619      	mov	r1, r3
 800084c:	2088      	movs	r0, #136	@ 0x88
 800084e:	f7ff ff9f 	bl	8000790 <ds1302_write>

    // 일 (Index 10,11)
    strncpy(temp_str, &cmd_buffer[10], 2);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f103 010a 	add.w	r1, r3, #10
 8000858:	f107 0308 	add.w	r3, r7, #8
 800085c:	2202      	movs	r2, #2
 800085e:	4618      	mov	r0, r3
 8000860:	f003 fd5c 	bl	800431c <strncpy>
    temp_str[2] = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	72bb      	strb	r3, [r7, #10]
    ds1302_write(0x86, atoi(temp_str));
 8000868:	f107 0308 	add.w	r3, r7, #8
 800086c:	4618      	mov	r0, r3
 800086e:	f003 faa9 	bl	8003dc4 <atoi>
 8000872:	4603      	mov	r3, r0
 8000874:	b2db      	uxtb	r3, r3
 8000876:	4619      	mov	r1, r3
 8000878:	2086      	movs	r0, #134	@ 0x86
 800087a:	f7ff ff89 	bl	8000790 <ds1302_write>

    // 시 (Index 12,13)
    strncpy(temp_str, &cmd_buffer[12], 2);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f103 010c 	add.w	r1, r3, #12
 8000884:	f107 0308 	add.w	r3, r7, #8
 8000888:	2202      	movs	r2, #2
 800088a:	4618      	mov	r0, r3
 800088c:	f003 fd46 	bl	800431c <strncpy>
    temp_str[2] = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	72bb      	strb	r3, [r7, #10]
    ds1302_write(0x84, atoi(temp_str));
 8000894:	f107 0308 	add.w	r3, r7, #8
 8000898:	4618      	mov	r0, r3
 800089a:	f003 fa93 	bl	8003dc4 <atoi>
 800089e:	4603      	mov	r3, r0
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	2084      	movs	r0, #132	@ 0x84
 80008a6:	f7ff ff73 	bl	8000790 <ds1302_write>

    // 분 (Index 14,15)
    strncpy(temp_str, &cmd_buffer[14], 2);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f103 010e 	add.w	r1, r3, #14
 80008b0:	f107 0308 	add.w	r3, r7, #8
 80008b4:	2202      	movs	r2, #2
 80008b6:	4618      	mov	r0, r3
 80008b8:	f003 fd30 	bl	800431c <strncpy>
    temp_str[2] = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	72bb      	strb	r3, [r7, #10]
    ds1302_write(0x82, atoi(temp_str));
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	4618      	mov	r0, r3
 80008c6:	f003 fa7d 	bl	8003dc4 <atoi>
 80008ca:	4603      	mov	r3, r0
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	4619      	mov	r1, r3
 80008d0:	2082      	movs	r0, #130	@ 0x82
 80008d2:	f7ff ff5d 	bl	8000790 <ds1302_write>

    // 초 (Index 16,17)
    strncpy(temp_str, &cmd_buffer[16], 2);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f103 0110 	add.w	r1, r3, #16
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	2202      	movs	r2, #2
 80008e2:	4618      	mov	r0, r3
 80008e4:	f003 fd1a 	bl	800431c <strncpy>
    temp_str[2] = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	72bb      	strb	r3, [r7, #10]
    ds1302_write(0x80, atoi(temp_str));
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	4618      	mov	r0, r3
 80008f2:	f003 fa67 	bl	8003dc4 <atoi>
 80008f6:	4603      	mov	r3, r0
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	4619      	mov	r1, r3
 80008fc:	2080      	movs	r0, #128	@ 0x80
 80008fe:	f7ff ff47 	bl	8000790 <ds1302_write>

}
 8000902:	bf00      	nop
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <DS1302_read>:

void DS1302_read(void)
{
 800090c:	b5b0      	push	{r4, r5, r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af04      	add	r7, sp, #16
    static uint32_t prev_time = 0;
    uint8_t r_year, r_month, r_date, r_hour, r_min, r_sec;

    // 1000ms(1초)가 지났는지 확인
    if (HAL_GetTick() - prev_time >= 1000)
 8000912:	f000 fdb9 	bl	8001488 <HAL_GetTick>
 8000916:	4602      	mov	r2, r0
 8000918:	4b1d      	ldr	r3, [pc, #116]	@ (8000990 <DS1302_read+0x84>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000922:	d331      	bcc.n	8000988 <DS1302_read+0x7c>
    {
        prev_time = HAL_GetTick();
 8000924:	f000 fdb0 	bl	8001488 <HAL_GetTick>
 8000928:	4603      	mov	r3, r0
 800092a:	4a19      	ldr	r2, [pc, #100]	@ (8000990 <DS1302_read+0x84>)
 800092c:	6013      	str	r3, [r2, #0]

        // 시간 읽기
        r_sec   = ds1302_read(0x80);
 800092e:	2080      	movs	r0, #128	@ 0x80
 8000930:	f7ff ff04 	bl	800073c <ds1302_read>
 8000934:	4603      	mov	r3, r0
 8000936:	71fb      	strb	r3, [r7, #7]
        r_min   = ds1302_read(0x82);
 8000938:	2082      	movs	r0, #130	@ 0x82
 800093a:	f7ff feff 	bl	800073c <ds1302_read>
 800093e:	4603      	mov	r3, r0
 8000940:	71bb      	strb	r3, [r7, #6]
        r_hour  = ds1302_read(0x84);
 8000942:	2084      	movs	r0, #132	@ 0x84
 8000944:	f7ff fefa 	bl	800073c <ds1302_read>
 8000948:	4603      	mov	r3, r0
 800094a:	717b      	strb	r3, [r7, #5]
        r_date  = ds1302_read(0x86);
 800094c:	2086      	movs	r0, #134	@ 0x86
 800094e:	f7ff fef5 	bl	800073c <ds1302_read>
 8000952:	4603      	mov	r3, r0
 8000954:	713b      	strb	r3, [r7, #4]
        r_month = ds1302_read(0x88);
 8000956:	2088      	movs	r0, #136	@ 0x88
 8000958:	f7ff fef0 	bl	800073c <ds1302_read>
 800095c:	4603      	mov	r3, r0
 800095e:	70fb      	strb	r3, [r7, #3]
        r_year  = ds1302_read(0x8C);
 8000960:	208c      	movs	r0, #140	@ 0x8c
 8000962:	f7ff feeb 	bl	800073c <ds1302_read>
 8000966:	4603      	mov	r3, r0
 8000968:	70bb      	strb	r3, [r7, #2]

        printf("Time: 20%02d-%02d-%02d %02d:%02d:%02d\n",
 800096a:	78b8      	ldrb	r0, [r7, #2]
 800096c:	78fc      	ldrb	r4, [r7, #3]
 800096e:	793d      	ldrb	r5, [r7, #4]
 8000970:	797b      	ldrb	r3, [r7, #5]
 8000972:	79ba      	ldrb	r2, [r7, #6]
 8000974:	79f9      	ldrb	r1, [r7, #7]
 8000976:	9102      	str	r1, [sp, #8]
 8000978:	9201      	str	r2, [sp, #4]
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	462b      	mov	r3, r5
 800097e:	4622      	mov	r2, r4
 8000980:	4601      	mov	r1, r0
 8000982:	4804      	ldr	r0, [pc, #16]	@ (8000994 <DS1302_read+0x88>)
 8000984:	f003 fb68 	bl	8004058 <iprintf>
               r_year, r_month, r_date, r_hour, r_min, r_sec);
    }
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bdb0      	pop	{r4, r5, r7, pc}
 8000990:	20000084 	.word	0x20000084
 8000994:	08004e54 	.word	0x08004e54

08000998 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM10)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a09      	ldr	r2, [pc, #36]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d109      	bne.n	80009be <HAL_TIM_PeriodElapsedCallback+0x26>
    {
        TIM10_1ms_counter++;
 80009aa:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	3301      	adds	r3, #1
 80009b0:	4a07      	ldr	r2, [pc, #28]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80009b2:	6013      	str	r3, [r2, #0]
        TIM10_1ms_ledcnt++;
 80009b4:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	3301      	adds	r3, #1
 80009ba:	4a06      	ldr	r2, [pc, #24]	@ (80009d4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80009bc:	6013      	str	r3, [r2, #0]
    }
}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	40014400 	.word	0x40014400
 80009d0:	20000164 	.word	0x20000164
 80009d4:	20000168 	.word	0x20000168

080009d8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80009e0:	1d39      	adds	r1, r7, #4
 80009e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009e6:	2201      	movs	r2, #1
 80009e8:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <__io_putchar+0x20>)
 80009ea:	f002 f9cf 	bl	8002d8c <HAL_UART_Transmit>
  return ch;
 80009ee:	687b      	ldr	r3, [r7, #4]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000011c 	.word	0x2000011c

080009fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000a00:	f000 fcdc 	bl	80013bc <HAL_Init>
  SystemClock_Config();
 8000a04:	f000 f828 	bl	8000a58 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a08:	f000 f928 	bl	8000c5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a0c:	f000 f8fc 	bl	8000c08 <MX_USART2_UART_Init>
  MX_TIM10_Init();
 8000a10:	f000 f8d6 	bl	8000bc0 <MX_TIM10_Init>
  MX_TIM2_Init();
 8000a14:	f000 f888 	bl	8000b28 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim10);
 8000a18:	480a      	ldr	r0, [pc, #40]	@ (8000a44 <main+0x48>)
 8000a1a:	f001 fd83 	bl	8002524 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000a1e:	480a      	ldr	r0, [pc, #40]	@ (8000a48 <main+0x4c>)
 8000a20:	f001 fd80 	bl	8002524 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000a24:	2201      	movs	r2, #1
 8000a26:	4909      	ldr	r1, [pc, #36]	@ (8000a4c <main+0x50>)
 8000a28:	4809      	ldr	r0, [pc, #36]	@ (8000a50 <main+0x54>)
 8000a2a:	f002 fa3a 	bl	8002ea2 <HAL_UART_Receive_IT>


  DS1302_Init();
 8000a2e:	f7ff fed5 	bl	80007dc <DS1302_Init>

  printf("main start !!!\n");
 8000a32:	4808      	ldr	r0, [pc, #32]	@ (8000a54 <main+0x58>)
 8000a34:	f003 fb78 	bl	8004128 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      pc_command_processing();
 8000a38:	f000 fbc0 	bl	80011bc <pc_command_processing>


      DS1302_read();
 8000a3c:	f7ff ff66 	bl	800090c <DS1302_read>
      pc_command_processing();
 8000a40:	bf00      	nop
 8000a42:	e7f9      	b.n	8000a38 <main+0x3c>
 8000a44:	200000d4 	.word	0x200000d4
 8000a48:	2000008c 	.word	0x2000008c
 8000a4c:	2000016c 	.word	0x2000016c
 8000a50:	2000011c 	.word	0x2000011c
 8000a54:	08004e7c 	.word	0x08004e7c

08000a58 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b094      	sub	sp, #80	@ 0x50
 8000a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5e:	f107 0320 	add.w	r3, r7, #32
 8000a62:	2230      	movs	r2, #48	@ 0x30
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f003 fc3e 	bl	80042e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a6c:	f107 030c 	add.w	r3, r7, #12
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	4b27      	ldr	r3, [pc, #156]	@ (8000b20 <SystemClock_Config+0xc8>)
 8000a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a84:	4a26      	ldr	r2, [pc, #152]	@ (8000b20 <SystemClock_Config+0xc8>)
 8000a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8c:	4b24      	ldr	r3, [pc, #144]	@ (8000b20 <SystemClock_Config+0xc8>)
 8000a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a98:	2300      	movs	r3, #0
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	4b21      	ldr	r3, [pc, #132]	@ (8000b24 <SystemClock_Config+0xcc>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a20      	ldr	r2, [pc, #128]	@ (8000b24 <SystemClock_Config+0xcc>)
 8000aa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b24 <SystemClock_Config+0xcc>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000abc:	2310      	movs	r3, #16
 8000abe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ac8:	2308      	movs	r3, #8
 8000aca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000acc:	2354      	movs	r3, #84	@ 0x54
 8000ace:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad8:	f107 0320 	add.w	r3, r7, #32
 8000adc:	4618      	mov	r0, r3
 8000ade:	f001 f839 	bl	8001b54 <HAL_RCC_OscConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ae8:	f000 f95c 	bl	8000da4 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aec:	230f      	movs	r3, #15
 8000aee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af0:	2302      	movs	r3, #2
 8000af2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000af8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000afc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	2102      	movs	r1, #2
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f001 fa9b 	bl	8002044 <HAL_RCC_ClockConfig>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b14:	f000 f946 	bl	8000da4 <Error_Handler>
  }
}
 8000b18:	bf00      	nop
 8000b1a:	3750      	adds	r7, #80	@ 0x50
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40007000 	.word	0x40007000

08000b28 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b2e:	f107 0308 	add.w	r3, r7, #8
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3c:	463b      	mov	r3, r7
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8000b44:	4b1d      	ldr	r3, [pc, #116]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b46:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8000b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b4e:	2253      	movs	r2, #83	@ 0x53
 8000b50:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b52:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8000b5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b60:	4b16      	ldr	r3, [pc, #88]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) Error_Handler();
 8000b6c:	4813      	ldr	r0, [pc, #76]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b6e:	f001 fc89 	bl	8002484 <HAL_TIM_Base_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM2_Init+0x54>
 8000b78:	f000 f914 	bl	8000da4 <Error_Handler>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8000b82:	f107 0308 	add.w	r3, r7, #8
 8000b86:	4619      	mov	r1, r3
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000b8a:	f001 fe1d 	bl	80027c8 <HAL_TIM_ConfigClockSource>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_TIM2_Init+0x70>
 8000b94:	f000 f906 	bl	8000da4 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) Error_Handler();
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_TIM2_Init+0x94>)
 8000ba6:	f002 f81f 	bl	8002be8 <HAL_TIMEx_MasterConfigSynchronization>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM2_Init+0x8c>
 8000bb0:	f000 f8f8 	bl	8000da4 <Error_Handler>
}
 8000bb4:	bf00      	nop
 8000bb6:	3718      	adds	r7, #24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	2000008c 	.word	0x2000008c

08000bc0 <MX_TIM10_Init>:

static void MX_TIM10_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  htim10.Instance = TIM10;
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <MX_TIM10_Init+0x44>)
 8000bc8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 84-1;
 8000bca:	4b0d      	ldr	r3, [pc, #52]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000bcc:	2253      	movs	r2, #83	@ 0x53
 8000bce:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8000bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000bd8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bdc:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bde:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK) Error_Handler();
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <MX_TIM10_Init+0x40>)
 8000bec:	f001 fc4a 	bl	8002484 <HAL_TIM_Base_Init>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_TIM10_Init+0x3a>
 8000bf6:	f000 f8d5 	bl	8000da4 <Error_Handler>
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200000d4 	.word	0x200000d4
 8000c04:	40014400 	.word	0x40014400

08000c08 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <MX_USART2_UART_Init+0x50>)
 8000c10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c14:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000c18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c2c:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c2e:	220c      	movs	r2, #12
 8000c30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c32:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <MX_USART2_UART_Init+0x4c>)
 8000c40:	f002 f854 	bl	8002cec <HAL_UART_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_USART2_UART_Init+0x46>
 8000c4a:	f000 f8ab 	bl	8000da4 <Error_Handler>
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2000011c 	.word	0x2000011c
 8000c58:	40004400 	.word	0x40004400

08000c5c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	4b47      	ldr	r3, [pc, #284]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a46      	ldr	r2, [pc, #280]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b44      	ldr	r3, [pc, #272]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	4b40      	ldr	r3, [pc, #256]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a3f      	ldr	r2, [pc, #252]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	4b39      	ldr	r3, [pc, #228]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb2:	4a38      	ldr	r2, [pc, #224]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cba:	4b36      	ldr	r3, [pc, #216]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	60bb      	str	r3, [r7, #8]
 8000cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	4b32      	ldr	r3, [pc, #200]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	4a31      	ldr	r2, [pc, #196]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000d94 <MX_GPIO_Init+0x138>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE_DS1302_Pin|IO_DS1302_Pin|CLK_DS1302_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 51e1 	mov.w	r1, #7200	@ 0x1c20
 8000ce8:	482b      	ldr	r0, [pc, #172]	@ (8000d98 <MX_GPIO_Init+0x13c>)
 8000cea:	f000 ff19 	bl	8001b20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2110      	movs	r1, #16
 8000cf2:	482a      	ldr	r0, [pc, #168]	@ (8000d9c <MX_GPIO_Init+0x140>)
 8000cf4:	f000 ff14 	bl	8001b20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	21ff      	movs	r1, #255	@ 0xff
 8000cfc:	4828      	ldr	r0, [pc, #160]	@ (8000da0 <MX_GPIO_Init+0x144>)
 8000cfe:	f000 ff0f 	bl	8001b20 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);

  GPIO_InitStruct.Pin = B1_Pin;
 8000d02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d08:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 0314 	add.w	r3, r7, #20
 8000d16:	4619      	mov	r1, r3
 8000d18:	4820      	ldr	r0, [pc, #128]	@ (8000d9c <MX_GPIO_Init+0x140>)
 8000d1a:	f000 fd65 	bl	80017e8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8000d1e:	230f      	movs	r3, #15
 8000d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2a:	f107 0314 	add.w	r3, r7, #20
 8000d2e:	4619      	mov	r1, r3
 8000d30:	481a      	ldr	r0, [pc, #104]	@ (8000d9c <MX_GPIO_Init+0x140>)
 8000d32:	f000 fd59 	bl	80017e8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LD2_Pin|CE_DS1302_Pin|IO_DS1302_Pin|CLK_DS1302_Pin;
 8000d36:	f44f 53e1 	mov.w	r3, #7200	@ 0x1c20
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	2300      	movs	r3, #0
 8000d46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4812      	ldr	r0, [pc, #72]	@ (8000d98 <MX_GPIO_Init+0x13c>)
 8000d50:	f000 fd4a 	bl	80017e8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = DHT11_Pin;
 8000d54:	2310      	movs	r3, #16
 8000d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d60:	2300      	movs	r3, #0
 8000d62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	4619      	mov	r1, r3
 8000d6a:	480c      	ldr	r0, [pc, #48]	@ (8000d9c <MX_GPIO_Init+0x140>)
 8000d6c:	f000 fd3c 	bl	80017e8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000d70:	23ff      	movs	r3, #255	@ 0xff
 8000d72:	617b      	str	r3, [r7, #20]
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d74:	2301      	movs	r3, #1
 8000d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	4806      	ldr	r0, [pc, #24]	@ (8000da0 <MX_GPIO_Init+0x144>)
 8000d88:	f000 fd2e 	bl	80017e8 <HAL_GPIO_Init>
}
 8000d8c:	bf00      	nop
 8000d8e:	3728      	adds	r7, #40	@ 0x28
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40020000 	.word	0x40020000
 8000d9c:	40020800 	.word	0x40020800
 8000da0:	40020400 	.word	0x40020400

08000da4 <Error_Handler>:

void Error_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000da8:	b672      	cpsid	i
}
 8000daa:	bf00      	nop
  __disable_irq();
  while (1) {}
 8000dac:	bf00      	nop
 8000dae:	e7fd      	b.n	8000dac <Error_Handler+0x8>

08000db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <HAL_MspInit+0x4c>)
 8000dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dbe:	4a0f      	ldr	r2, [pc, #60]	@ (8000dfc <HAL_MspInit+0x4c>)
 8000dc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000dfc <HAL_MspInit+0x4c>)
 8000dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	603b      	str	r3, [r7, #0]
 8000dd6:	4b09      	ldr	r3, [pc, #36]	@ (8000dfc <HAL_MspInit+0x4c>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dda:	4a08      	ldr	r2, [pc, #32]	@ (8000dfc <HAL_MspInit+0x4c>)
 8000ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de2:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <HAL_MspInit+0x4c>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dea:	603b      	str	r3, [r7, #0]
 8000dec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dee:	2007      	movs	r0, #7
 8000df0:	f000 fc26 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40023800 	.word	0x40023800

08000e00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e10:	d10e      	bne.n	8000e30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <HAL_TIM_Base_MspInit+0x70>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1a:	4a15      	ldr	r2, [pc, #84]	@ (8000e70 <HAL_TIM_Base_MspInit+0x70>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e22:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <HAL_TIM_Base_MspInit+0x70>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8000e2e:	e01a      	b.n	8000e66 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a0f      	ldr	r2, [pc, #60]	@ (8000e74 <HAL_TIM_Base_MspInit+0x74>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d115      	bne.n	8000e66 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <HAL_TIM_Base_MspInit+0x70>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e42:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <HAL_TIM_Base_MspInit+0x70>)
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <HAL_TIM_Base_MspInit+0x70>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2019      	movs	r0, #25
 8000e5c:	f000 fbfb 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e60:	2019      	movs	r0, #25
 8000e62:	f000 fc14 	bl	800168e <HAL_NVIC_EnableIRQ>
}
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40014400 	.word	0x40014400

08000e78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08a      	sub	sp, #40	@ 0x28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
 8000e8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a1d      	ldr	r2, [pc, #116]	@ (8000f0c <HAL_UART_MspInit+0x94>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d133      	bne.n	8000f02 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f10 <HAL_UART_MspInit+0x98>)
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f10 <HAL_UART_MspInit+0x98>)
 8000ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eaa:	4b19      	ldr	r3, [pc, #100]	@ (8000f10 <HAL_UART_MspInit+0x98>)
 8000eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <HAL_UART_MspInit+0x98>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <HAL_UART_MspInit+0x98>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <HAL_UART_MspInit+0x98>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ed2:	230c      	movs	r3, #12
 8000ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ee2:	2307      	movs	r3, #7
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	4809      	ldr	r0, [pc, #36]	@ (8000f14 <HAL_UART_MspInit+0x9c>)
 8000eee:	f000 fc7b 	bl	80017e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	2026      	movs	r0, #38	@ 0x26
 8000ef8:	f000 fbad 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000efc:	2026      	movs	r0, #38	@ 0x26
 8000efe:	f000 fbc6 	bl	800168e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f02:	bf00      	nop
 8000f04:	3728      	adds	r7, #40	@ 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40004400 	.word	0x40004400
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40020000 	.word	0x40020000

08000f18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <NMI_Handler+0x4>

08000f20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <HardFault_Handler+0x4>

08000f28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f2c:	bf00      	nop
 8000f2e:	e7fd      	b.n	8000f2c <MemManage_Handler+0x4>

08000f30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <BusFault_Handler+0x4>

08000f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <UsageFault_Handler+0x4>

08000f40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f6e:	f000 fa77 	bl	8001460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000f7c:	4802      	ldr	r0, [pc, #8]	@ (8000f88 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000f7e:	f001 fb33 	bl	80025e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200000d4 	.word	0x200000d4

08000f8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f90:	4802      	ldr	r0, [pc, #8]	@ (8000f9c <USART2_IRQHandler+0x10>)
 8000f92:	f001 ffab 	bl	8002eec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	2000011c 	.word	0x2000011c

08000fa0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	617b      	str	r3, [r7, #20]
 8000fb0:	e00a      	b.n	8000fc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fb2:	f3af 8000 	nop.w
 8000fb6:	4601      	mov	r1, r0
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1c5a      	adds	r2, r3, #1
 8000fbc:	60ba      	str	r2, [r7, #8]
 8000fbe:	b2ca      	uxtb	r2, r1
 8000fc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	dbf0      	blt.n	8000fb2 <_read+0x12>
  }

  return len;
 8000fd0:	687b      	ldr	r3, [r7, #4]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	60f8      	str	r0, [r7, #12]
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	e009      	b.n	8001000 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	1c5a      	adds	r2, r3, #1
 8000ff0:	60ba      	str	r2, [r7, #8]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fcef 	bl	80009d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	429a      	cmp	r2, r3
 8001006:	dbf1      	blt.n	8000fec <_write+0x12>
  }
  return len;
 8001008:	687b      	ldr	r3, [r7, #4]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <_close>:

int _close(int file)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800101e:	4618      	mov	r0, r3
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
 8001032:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800103a:	605a      	str	r2, [r3, #4]
  return 0;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <_isatty>:

int _isatty(int file)
{
 800104a:	b480      	push	{r7}
 800104c:	b083      	sub	sp, #12
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
	...

0800107c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001084:	4a14      	ldr	r2, [pc, #80]	@ (80010d8 <_sbrk+0x5c>)
 8001086:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <_sbrk+0x60>)
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001090:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <_sbrk+0x64>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d102      	bne.n	800109e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001098:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <_sbrk+0x64>)
 800109a:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <_sbrk+0x68>)
 800109c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800109e:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <_sbrk+0x64>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d207      	bcs.n	80010bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010ac:	f003 f990 	bl	80043d0 <__errno>
 80010b0:	4603      	mov	r3, r0
 80010b2:	220c      	movs	r2, #12
 80010b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	e009      	b.n	80010d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010bc:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <_sbrk+0x64>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <_sbrk+0x64>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4413      	add	r3, r2
 80010ca:	4a05      	ldr	r2, [pc, #20]	@ (80010e0 <_sbrk+0x64>)
 80010cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ce:	68fb      	ldr	r3, [r7, #12]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20020000 	.word	0x20020000
 80010dc:	00000400 	.word	0x00000400
 80010e0:	20000170 	.word	0x20000170
 80010e4:	200005f0 	.word	0x200005f0

080010e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010ec:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <SystemInit+0x20>)
 80010ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010f2:	4a05      	ldr	r2, [pc, #20]	@ (8001108 <SystemInit+0x20>)
 80010f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	e000ed00 	.word	0xe000ed00

0800110c <HAL_UART_RxCpltCallback>:
extern int func_index;
void pc_command_processing(void);

//1 byte가 수신 될때마다 이곳으로 자동진입
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    volatile static int i = 0;
    if(huart == &huart2)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <HAL_UART_RxCpltCallback+0x98>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d13f      	bne.n	800119c <HAL_UART_RxCpltCallback+0x90>
    {
        uint8_t data;

        data = rx_data;
 800111c:	4b22      	ldr	r3, [pc, #136]	@ (80011a8 <HAL_UART_RxCpltCallback+0x9c>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	73fb      	strb	r3, [r7, #15]
        if(data == '\n')
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	2b0a      	cmp	r3, #10
 8001126:	d124      	bne.n	8001172 <HAL_UART_RxCpltCallback+0x66>
        {
            rx_buffer[input_index][i] = '\0'; // 문장의 끝을 알리는 null
 8001128:	4b20      	ldr	r3, [pc, #128]	@ (80011ac <HAL_UART_RxCpltCallback+0xa0>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b20      	ldr	r3, [pc, #128]	@ (80011b0 <HAL_UART_RxCpltCallback+0xa4>)
 800112e:	6819      	ldr	r1, [r3, #0]
 8001130:	4820      	ldr	r0, [pc, #128]	@ (80011b4 <HAL_UART_RxCpltCallback+0xa8>)
 8001132:	4613      	mov	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4413      	add	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4403      	add	r3, r0
 800113c:	440b      	add	r3, r1
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
            i=0;
 8001142:	4b1b      	ldr	r3, [pc, #108]	@ (80011b0 <HAL_UART_RxCpltCallback+0xa4>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
            input_index++;
 8001148:	4b18      	ldr	r3, [pc, #96]	@ (80011ac <HAL_UART_RxCpltCallback+0xa0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	4a17      	ldr	r2, [pc, #92]	@ (80011ac <HAL_UART_RxCpltCallback+0xa0>)
 8001150:	6013      	str	r3, [r2, #0]
            input_index %= COMMAND_NUMBER;
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <HAL_UART_RxCpltCallback+0xa0>)
 8001154:	6819      	ldr	r1, [r3, #0]
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <HAL_UART_RxCpltCallback+0xac>)
 8001158:	fb83 2301 	smull	r2, r3, r3, r1
 800115c:	10da      	asrs	r2, r3, #3
 800115e:	17cb      	asrs	r3, r1, #31
 8001160:	1ad2      	subs	r2, r2, r3
 8001162:	4613      	mov	r3, r2
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4413      	add	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	1aca      	subs	r2, r1, r3
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <HAL_UART_RxCpltCallback+0xa0>)
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	e00f      	b.n	8001192 <HAL_UART_RxCpltCallback+0x86>
            // 주의 : queue overflow 체크하는 logic을 넣어야한다.
        }
        else
        {
            rx_buffer[input_index][i++] = data;
 8001172:	4b0e      	ldr	r3, [pc, #56]	@ (80011ac <HAL_UART_RxCpltCallback+0xa0>)
 8001174:	6819      	ldr	r1, [r3, #0]
 8001176:	4b0e      	ldr	r3, [pc, #56]	@ (80011b0 <HAL_UART_RxCpltCallback+0xa4>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	1c53      	adds	r3, r2, #1
 800117c:	480c      	ldr	r0, [pc, #48]	@ (80011b0 <HAL_UART_RxCpltCallback+0xa4>)
 800117e:	6003      	str	r3, [r0, #0]
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <HAL_UART_RxCpltCallback+0xa8>)
 8001182:	460b      	mov	r3, r1
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	440b      	add	r3, r1
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	4403      	add	r3, r0
 800118c:	4413      	add	r3, r2
 800118e:	7bfa      	ldrb	r2, [r7, #15]
 8001190:	701a      	strb	r2, [r3, #0]
        } 
        HAL_UART_Receive_IT(&huart2, &rx_data, 1); //반드시 집어 넣기
 8001192:	2201      	movs	r2, #1
 8001194:	4904      	ldr	r1, [pc, #16]	@ (80011a8 <HAL_UART_RxCpltCallback+0x9c>)
 8001196:	4803      	ldr	r0, [pc, #12]	@ (80011a4 <HAL_UART_RxCpltCallback+0x98>)
 8001198:	f001 fe83 	bl	8002ea2 <HAL_UART_Receive_IT>
    }
}
 800119c:	bf00      	nop
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000011c 	.word	0x2000011c
 80011a8:	2000016c 	.word	0x2000016c
 80011ac:	20000494 	.word	0x20000494
 80011b0:	2000049c 	.word	0x2000049c
 80011b4:	20000174 	.word	0x20000174
 80011b8:	66666667 	.word	0x66666667

080011bc <pc_command_processing>:

void pc_command_processing(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
    if(input_index != output_index)
 80011c0:	4b5d      	ldr	r3, [pc, #372]	@ (8001338 <pc_command_processing+0x17c>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b5d      	ldr	r3, [pc, #372]	@ (800133c <pc_command_processing+0x180>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	f000 80b2 	beq.w	8001332 <pc_command_processing+0x176>
    {
        printf("%s\n", rx_buffer[output_index]); //rx_buffer[output_index][0] 과 동일
 80011ce:	4b5b      	ldr	r3, [pc, #364]	@ (800133c <pc_command_processing+0x180>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4613      	mov	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4413      	add	r3, r2
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	4a59      	ldr	r2, [pc, #356]	@ (8001340 <pc_command_processing+0x184>)
 80011dc:	4413      	add	r3, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f002 ffa2 	bl	8004128 <puts>
        if(strncmp(rx_buffer[output_index], "led_all_on", strlen("led_all_on"))==0)
 80011e4:	4b55      	ldr	r3, [pc, #340]	@ (800133c <pc_command_processing+0x180>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4613      	mov	r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	4a53      	ldr	r2, [pc, #332]	@ (8001340 <pc_command_processing+0x184>)
 80011f2:	4413      	add	r3, r2
 80011f4:	220a      	movs	r2, #10
 80011f6:	4953      	ldr	r1, [pc, #332]	@ (8001344 <pc_command_processing+0x188>)
 80011f8:	4618      	mov	r0, r3
 80011fa:	f003 f87d 	bl	80042f8 <strncmp>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d103      	bne.n	800120c <pc_command_processing+0x50>
        {
            func_index = 1;
 8001204:	4b50      	ldr	r3, [pc, #320]	@ (8001348 <pc_command_processing+0x18c>)
 8001206:	2201      	movs	r2, #1
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	e07e      	b.n	800130a <pc_command_processing+0x14e>
        }
        else if(strncmp(rx_buffer[output_index], "led_all_off", strlen("led_all_off"))==0)
 800120c:	4b4b      	ldr	r3, [pc, #300]	@ (800133c <pc_command_processing+0x180>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	4a49      	ldr	r2, [pc, #292]	@ (8001340 <pc_command_processing+0x184>)
 800121a:	4413      	add	r3, r2
 800121c:	220b      	movs	r2, #11
 800121e:	494b      	ldr	r1, [pc, #300]	@ (800134c <pc_command_processing+0x190>)
 8001220:	4618      	mov	r0, r3
 8001222:	f003 f869 	bl	80042f8 <strncmp>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d103      	bne.n	8001234 <pc_command_processing+0x78>
        {
            func_index = 2;
 800122c:	4b46      	ldr	r3, [pc, #280]	@ (8001348 <pc_command_processing+0x18c>)
 800122e:	2202      	movs	r2, #2
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	e06a      	b.n	800130a <pc_command_processing+0x14e>
        }
        else if(strncmp(rx_buffer[output_index], "led_up_on", strlen("led_up_on"))==0)
 8001234:	4b41      	ldr	r3, [pc, #260]	@ (800133c <pc_command_processing+0x180>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4613      	mov	r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	4a3f      	ldr	r2, [pc, #252]	@ (8001340 <pc_command_processing+0x184>)
 8001242:	4413      	add	r3, r2
 8001244:	2209      	movs	r2, #9
 8001246:	4942      	ldr	r1, [pc, #264]	@ (8001350 <pc_command_processing+0x194>)
 8001248:	4618      	mov	r0, r3
 800124a:	f003 f855 	bl	80042f8 <strncmp>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d103      	bne.n	800125c <pc_command_processing+0xa0>
            {
                func_index = 3;
 8001254:	4b3c      	ldr	r3, [pc, #240]	@ (8001348 <pc_command_processing+0x18c>)
 8001256:	2203      	movs	r2, #3
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	e056      	b.n	800130a <pc_command_processing+0x14e>
            }
        else if(strncmp(rx_buffer[output_index], "led_down_off", strlen("led_down_off"))==0)
 800125c:	4b37      	ldr	r3, [pc, #220]	@ (800133c <pc_command_processing+0x180>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4613      	mov	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	4413      	add	r3, r2
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4a35      	ldr	r2, [pc, #212]	@ (8001340 <pc_command_processing+0x184>)
 800126a:	4413      	add	r3, r2
 800126c:	220c      	movs	r2, #12
 800126e:	4939      	ldr	r1, [pc, #228]	@ (8001354 <pc_command_processing+0x198>)
 8001270:	4618      	mov	r0, r3
 8001272:	f003 f841 	bl	80042f8 <strncmp>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d103      	bne.n	8001284 <pc_command_processing+0xc8>
            {
                func_index = 4;
 800127c:	4b32      	ldr	r3, [pc, #200]	@ (8001348 <pc_command_processing+0x18c>)
 800127e:	2204      	movs	r2, #4
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	e042      	b.n	800130a <pc_command_processing+0x14e>
            }
        else if(strncmp(rx_buffer[output_index], "led_flower_on", strlen("led_flower_on"))==0)
 8001284:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <pc_command_processing+0x180>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4613      	mov	r3, r2
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	4413      	add	r3, r2
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	4a2b      	ldr	r2, [pc, #172]	@ (8001340 <pc_command_processing+0x184>)
 8001292:	4413      	add	r3, r2
 8001294:	220d      	movs	r2, #13
 8001296:	4930      	ldr	r1, [pc, #192]	@ (8001358 <pc_command_processing+0x19c>)
 8001298:	4618      	mov	r0, r3
 800129a:	f003 f82d 	bl	80042f8 <strncmp>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d103      	bne.n	80012ac <pc_command_processing+0xf0>
                 {
                     func_index = 5;
 80012a4:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <pc_command_processing+0x18c>)
 80012a6:	2205      	movs	r2, #5
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	e02e      	b.n	800130a <pc_command_processing+0x14e>
                 }
        else if(strncmp(rx_buffer[output_index], "led_flower_off", strlen("led_flower_off"))==0)
 80012ac:	4b23      	ldr	r3, [pc, #140]	@ (800133c <pc_command_processing+0x180>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <pc_command_processing+0x184>)
 80012ba:	4413      	add	r3, r2
 80012bc:	220e      	movs	r2, #14
 80012be:	4927      	ldr	r1, [pc, #156]	@ (800135c <pc_command_processing+0x1a0>)
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 f819 	bl	80042f8 <strncmp>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d103      	bne.n	80012d4 <pc_command_processing+0x118>
                 {
                     func_index = 6;
 80012cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <pc_command_processing+0x18c>)
 80012ce:	2206      	movs	r2, #6
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	e01a      	b.n	800130a <pc_command_processing+0x14e>
                 }
        else if(strncmp(rx_buffer[output_index], "setrtc", 6) == 0)
 80012d4:	4b19      	ldr	r3, [pc, #100]	@ (800133c <pc_command_processing+0x180>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	4a17      	ldr	r2, [pc, #92]	@ (8001340 <pc_command_processing+0x184>)
 80012e2:	4413      	add	r3, r2
 80012e4:	2206      	movs	r2, #6
 80012e6:	491e      	ldr	r1, [pc, #120]	@ (8001360 <pc_command_processing+0x1a4>)
 80012e8:	4618      	mov	r0, r3
 80012ea:	f003 f805 	bl	80042f8 <strncmp>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10a      	bne.n	800130a <pc_command_processing+0x14e>
                {
                    DS1302_write((char *)rx_buffer[output_index]);
 80012f4:	4b11      	ldr	r3, [pc, #68]	@ (800133c <pc_command_processing+0x180>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	4a0f      	ldr	r2, [pc, #60]	@ (8001340 <pc_command_processing+0x184>)
 8001302:	4413      	add	r3, r2
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fa71 	bl	80007ec <DS1302_write>
                }
        output_index++;
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <pc_command_processing+0x180>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	3301      	adds	r3, #1
 8001310:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <pc_command_processing+0x180>)
 8001312:	6013      	str	r3, [r2, #0]
        output_index %= COMMAND_NUMBER;
 8001314:	4b09      	ldr	r3, [pc, #36]	@ (800133c <pc_command_processing+0x180>)
 8001316:	6819      	ldr	r1, [r3, #0]
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <pc_command_processing+0x1a8>)
 800131a:	fb83 2301 	smull	r2, r3, r3, r1
 800131e:	10da      	asrs	r2, r3, #3
 8001320:	17cb      	asrs	r3, r1, #31
 8001322:	1ad2      	subs	r2, r2, r3
 8001324:	4613      	mov	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	1aca      	subs	r2, r1, r3
 800132e:	4b03      	ldr	r3, [pc, #12]	@ (800133c <pc_command_processing+0x180>)
 8001330:	601a      	str	r2, [r3, #0]
        //주의 : queue full check logic missing
    }
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000494 	.word	0x20000494
 800133c:	20000498 	.word	0x20000498
 8001340:	20000174 	.word	0x20000174
 8001344:	08004e8c 	.word	0x08004e8c
 8001348:	20000088 	.word	0x20000088
 800134c:	08004e98 	.word	0x08004e98
 8001350:	08004ea4 	.word	0x08004ea4
 8001354:	08004eb0 	.word	0x08004eb0
 8001358:	08004ec0 	.word	0x08004ec0
 800135c:	08004ed0 	.word	0x08004ed0
 8001360:	08004ee0 	.word	0x08004ee0
 8001364:	66666667 	.word	0x66666667

08001368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001368:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800136c:	f7ff febc 	bl	80010e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001370:	480c      	ldr	r0, [pc, #48]	@ (80013a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001372:	490d      	ldr	r1, [pc, #52]	@ (80013a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001374:	4a0d      	ldr	r2, [pc, #52]	@ (80013ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001378:	e002      	b.n	8001380 <LoopCopyDataInit>

0800137a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800137c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137e:	3304      	adds	r3, #4

08001380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001384:	d3f9      	bcc.n	800137a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001386:	4a0a      	ldr	r2, [pc, #40]	@ (80013b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001388:	4c0a      	ldr	r4, [pc, #40]	@ (80013b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800138c:	e001      	b.n	8001392 <LoopFillZerobss>

0800138e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001390:	3204      	adds	r2, #4

08001392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001394:	d3fb      	bcc.n	800138e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001396:	f003 f821 	bl	80043dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139a:	f7ff fb2f 	bl	80009fc <main>
  bx  lr    
 800139e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013ac:	08005044 	.word	0x08005044
  ldr r2, =_sbss
 80013b0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013b4:	200005f0 	.word	0x200005f0

080013b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013b8:	e7fe      	b.n	80013b8 <ADC_IRQHandler>
	...

080013bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013c0:	4b0e      	ldr	r3, [pc, #56]	@ (80013fc <HAL_Init+0x40>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a0d      	ldr	r2, [pc, #52]	@ (80013fc <HAL_Init+0x40>)
 80013c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013cc:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <HAL_Init+0x40>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a0a      	ldr	r2, [pc, #40]	@ (80013fc <HAL_Init+0x40>)
 80013d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d8:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <HAL_Init+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a07      	ldr	r2, [pc, #28]	@ (80013fc <HAL_Init+0x40>)
 80013de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e4:	2003      	movs	r0, #3
 80013e6:	f000 f92b 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ea:	2000      	movs	r0, #0
 80013ec:	f000 f808 	bl	8001400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f0:	f7ff fcde 	bl	8000db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023c00 	.word	0x40023c00

08001400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001408:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <HAL_InitTick+0x54>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <HAL_InitTick+0x58>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	4619      	mov	r1, r3
 8001412:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001416:	fbb3 f3f1 	udiv	r3, r3, r1
 800141a:	fbb2 f3f3 	udiv	r3, r2, r3
 800141e:	4618      	mov	r0, r3
 8001420:	f000 f943 	bl	80016aa <HAL_SYSTICK_Config>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e00e      	b.n	800144c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b0f      	cmp	r3, #15
 8001432:	d80a      	bhi.n	800144a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001434:	2200      	movs	r2, #0
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	f04f 30ff 	mov.w	r0, #4294967295
 800143c:	f000 f90b 	bl	8001656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001440:	4a06      	ldr	r2, [pc, #24]	@ (800145c <HAL_InitTick+0x5c>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
 8001448:	e000      	b.n	800144c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
}
 800144c:	4618      	mov	r0, r3
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000000 	.word	0x20000000
 8001458:	20000008 	.word	0x20000008
 800145c:	20000004 	.word	0x20000004

08001460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001464:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <HAL_IncTick+0x20>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	461a      	mov	r2, r3
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <HAL_IncTick+0x24>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4413      	add	r3, r2
 8001470:	4a04      	ldr	r2, [pc, #16]	@ (8001484 <HAL_IncTick+0x24>)
 8001472:	6013      	str	r3, [r2, #0]
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	20000008 	.word	0x20000008
 8001484:	200004a0 	.word	0x200004a0

08001488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return uwTick;
 800148c:	4b03      	ldr	r3, [pc, #12]	@ (800149c <HAL_GetTick+0x14>)
 800148e:	681b      	ldr	r3, [r3, #0]
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	200004a0 	.word	0x200004a0

080014a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d2:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	60d3      	str	r3, [r2, #12]
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <__NVIC_GetPriorityGrouping+0x18>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	f003 0307 	and.w	r3, r3, #7
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	2b00      	cmp	r3, #0
 8001514:	db0b      	blt.n	800152e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	f003 021f 	and.w	r2, r3, #31
 800151c:	4907      	ldr	r1, [pc, #28]	@ (800153c <__NVIC_EnableIRQ+0x38>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	095b      	lsrs	r3, r3, #5
 8001524:	2001      	movs	r0, #1
 8001526:	fa00 f202 	lsl.w	r2, r0, r2
 800152a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000e100 	.word	0xe000e100

08001540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001550:	2b00      	cmp	r3, #0
 8001552:	db0a      	blt.n	800156a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	490c      	ldr	r1, [pc, #48]	@ (800158c <__NVIC_SetPriority+0x4c>)
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	0112      	lsls	r2, r2, #4
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	440b      	add	r3, r1
 8001564:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001568:	e00a      	b.n	8001580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4908      	ldr	r1, [pc, #32]	@ (8001590 <__NVIC_SetPriority+0x50>)
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	3b04      	subs	r3, #4
 8001578:	0112      	lsls	r2, r2, #4
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	440b      	add	r3, r1
 800157e:	761a      	strb	r2, [r3, #24]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000e100 	.word	0xe000e100
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001594:	b480      	push	{r7}
 8001596:	b089      	sub	sp, #36	@ 0x24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	f1c3 0307 	rsb	r3, r3, #7
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	bf28      	it	cs
 80015b2:	2304      	movcs	r3, #4
 80015b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3304      	adds	r3, #4
 80015ba:	2b06      	cmp	r3, #6
 80015bc:	d902      	bls.n	80015c4 <NVIC_EncodePriority+0x30>
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3b03      	subs	r3, #3
 80015c2:	e000      	b.n	80015c6 <NVIC_EncodePriority+0x32>
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43da      	mvns	r2, r3
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015dc:	f04f 31ff 	mov.w	r1, #4294967295
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	43d9      	mvns	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	4313      	orrs	r3, r2
         );
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3724      	adds	r7, #36	@ 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
	...

080015fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3b01      	subs	r3, #1
 8001608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800160c:	d301      	bcc.n	8001612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800160e:	2301      	movs	r3, #1
 8001610:	e00f      	b.n	8001632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001612:	4a0a      	ldr	r2, [pc, #40]	@ (800163c <SysTick_Config+0x40>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161a:	210f      	movs	r1, #15
 800161c:	f04f 30ff 	mov.w	r0, #4294967295
 8001620:	f7ff ff8e 	bl	8001540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001624:	4b05      	ldr	r3, [pc, #20]	@ (800163c <SysTick_Config+0x40>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162a:	4b04      	ldr	r3, [pc, #16]	@ (800163c <SysTick_Config+0x40>)
 800162c:	2207      	movs	r2, #7
 800162e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	e000e010 	.word	0xe000e010

08001640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff29 	bl	80014a0 <__NVIC_SetPriorityGrouping>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001668:	f7ff ff3e 	bl	80014e8 <__NVIC_GetPriorityGrouping>
 800166c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	68b9      	ldr	r1, [r7, #8]
 8001672:	6978      	ldr	r0, [r7, #20]
 8001674:	f7ff ff8e 	bl	8001594 <NVIC_EncodePriority>
 8001678:	4602      	mov	r2, r0
 800167a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167e:	4611      	mov	r1, r2
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff ff5d 	bl	8001540 <__NVIC_SetPriority>
}
 8001686:	bf00      	nop
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff ff31 	bl	8001504 <__NVIC_EnableIRQ>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff ffa2 	bl	80015fc <SysTick_Config>
 80016b8:	4603      	mov	r3, r0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff feda 	bl	8001488 <HAL_GetTick>
 80016d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d008      	beq.n	80016f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2280      	movs	r2, #128	@ 0x80
 80016e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e052      	b.n	800179a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0216 	bic.w	r2, r2, #22
 8001702:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	695a      	ldr	r2, [r3, #20]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001712:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001718:	2b00      	cmp	r3, #0
 800171a:	d103      	bne.n	8001724 <HAL_DMA_Abort+0x62>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001720:	2b00      	cmp	r3, #0
 8001722:	d007      	beq.n	8001734 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0208 	bic.w	r2, r2, #8
 8001732:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 0201 	bic.w	r2, r2, #1
 8001742:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001744:	e013      	b.n	800176e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001746:	f7ff fe9f 	bl	8001488 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b05      	cmp	r3, #5
 8001752:	d90c      	bls.n	800176e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2220      	movs	r2, #32
 8001758:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2203      	movs	r2, #3
 800175e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e015      	b.n	800179a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	2b00      	cmp	r3, #0
 800177a:	d1e4      	bne.n	8001746 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001780:	223f      	movs	r2, #63	@ 0x3f
 8001782:	409a      	lsls	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d004      	beq.n	80017c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2280      	movs	r2, #128	@ 0x80
 80017ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e00c      	b.n	80017da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2205      	movs	r2, #5
 80017c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0201 	bic.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
 8001802:	e159      	b.n	8001ab8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001804:	2201      	movs	r2, #1
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	697a      	ldr	r2, [r7, #20]
 8001814:	4013      	ands	r3, r2
 8001816:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	429a      	cmp	r2, r3
 800181e:	f040 8148 	bne.w	8001ab2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 0303 	and.w	r3, r3, #3
 800182a:	2b01      	cmp	r3, #1
 800182c:	d005      	beq.n	800183a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001836:	2b02      	cmp	r3, #2
 8001838:	d130      	bne.n	800189c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	2203      	movs	r2, #3
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	68da      	ldr	r2, [r3, #12]
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001870:	2201      	movs	r2, #1
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	091b      	lsrs	r3, r3, #4
 8001886:	f003 0201 	and.w	r2, r3, #1
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4313      	orrs	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f003 0303 	and.w	r3, r3, #3
 80018a4:	2b03      	cmp	r3, #3
 80018a6:	d017      	beq.n	80018d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	2203      	movs	r2, #3
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0303 	and.w	r3, r3, #3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d123      	bne.n	800192c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	08da      	lsrs	r2, r3, #3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3208      	adds	r2, #8
 80018ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	220f      	movs	r2, #15
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	691a      	ldr	r2, [r3, #16]
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4313      	orrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	08da      	lsrs	r2, r3, #3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3208      	adds	r2, #8
 8001926:	69b9      	ldr	r1, [r7, #24]
 8001928:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 0203 	and.w	r2, r3, #3
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 80a2 	beq.w	8001ab2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b57      	ldr	r3, [pc, #348]	@ (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	4a56      	ldr	r2, [pc, #344]	@ (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001978:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800197c:	6453      	str	r3, [r2, #68]	@ 0x44
 800197e:	4b54      	ldr	r3, [pc, #336]	@ (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800198a:	4a52      	ldr	r2, [pc, #328]	@ (8001ad4 <HAL_GPIO_Init+0x2ec>)
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	089b      	lsrs	r3, r3, #2
 8001990:	3302      	adds	r3, #2
 8001992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001996:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f003 0303 	and.w	r3, r3, #3
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	220f      	movs	r2, #15
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4013      	ands	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a49      	ldr	r2, [pc, #292]	@ (8001ad8 <HAL_GPIO_Init+0x2f0>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d019      	beq.n	80019ea <HAL_GPIO_Init+0x202>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a48      	ldr	r2, [pc, #288]	@ (8001adc <HAL_GPIO_Init+0x2f4>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d013      	beq.n	80019e6 <HAL_GPIO_Init+0x1fe>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a47      	ldr	r2, [pc, #284]	@ (8001ae0 <HAL_GPIO_Init+0x2f8>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d00d      	beq.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a46      	ldr	r2, [pc, #280]	@ (8001ae4 <HAL_GPIO_Init+0x2fc>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d007      	beq.n	80019de <HAL_GPIO_Init+0x1f6>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a45      	ldr	r2, [pc, #276]	@ (8001ae8 <HAL_GPIO_Init+0x300>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d101      	bne.n	80019da <HAL_GPIO_Init+0x1f2>
 80019d6:	2304      	movs	r3, #4
 80019d8:	e008      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019da:	2307      	movs	r3, #7
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019de:	2303      	movs	r3, #3
 80019e0:	e004      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019e2:	2302      	movs	r3, #2
 80019e4:	e002      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019ea:	2300      	movs	r3, #0
 80019ec:	69fa      	ldr	r2, [r7, #28]
 80019ee:	f002 0203 	and.w	r2, r2, #3
 80019f2:	0092      	lsls	r2, r2, #2
 80019f4:	4093      	lsls	r3, r2
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019fc:	4935      	ldr	r1, [pc, #212]	@ (8001ad4 <HAL_GPIO_Init+0x2ec>)
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	3302      	adds	r3, #2
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a0a:	4b38      	ldr	r3, [pc, #224]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4013      	ands	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a2e:	4a2f      	ldr	r2, [pc, #188]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a34:	4b2d      	ldr	r3, [pc, #180]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d003      	beq.n	8001a58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a58:	4a24      	ldr	r2, [pc, #144]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a5e:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	43db      	mvns	r3, r3
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a82:	4a1a      	ldr	r2, [pc, #104]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a88:	4b18      	ldr	r3, [pc, #96]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001aac:	4a0f      	ldr	r2, [pc, #60]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	61fb      	str	r3, [r7, #28]
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	2b0f      	cmp	r3, #15
 8001abc:	f67f aea2 	bls.w	8001804 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3724      	adds	r7, #36	@ 0x24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40013800 	.word	0x40013800
 8001ad8:	40020000 	.word	0x40020000
 8001adc:	40020400 	.word	0x40020400
 8001ae0:	40020800 	.word	0x40020800
 8001ae4:	40020c00 	.word	0x40020c00
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40013c00 	.word	0x40013c00

08001af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	460b      	mov	r3, r1
 8001afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691a      	ldr	r2, [r3, #16]
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d002      	beq.n	8001b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	73fb      	strb	r3, [r7, #15]
 8001b0c:	e001      	b.n	8001b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	807b      	strh	r3, [r7, #2]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b30:	787b      	ldrb	r3, [r7, #1]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b36:	887a      	ldrh	r2, [r7, #2]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b3c:	e003      	b.n	8001b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b3e:	887b      	ldrh	r3, [r7, #2]
 8001b40:	041a      	lsls	r2, r3, #16
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	619a      	str	r2, [r3, #24]
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
	...

08001b54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e267      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d075      	beq.n	8001c5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b72:	4b88      	ldr	r3, [pc, #544]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d00c      	beq.n	8001b98 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b7e:	4b85      	ldr	r3, [pc, #532]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b86:	2b08      	cmp	r3, #8
 8001b88:	d112      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b8a:	4b82      	ldr	r3, [pc, #520]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b96:	d10b      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b98:	4b7e      	ldr	r3, [pc, #504]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d05b      	beq.n	8001c5c <HAL_RCC_OscConfig+0x108>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d157      	bne.n	8001c5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e242      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bb8:	d106      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x74>
 8001bba:	4b76      	ldr	r3, [pc, #472]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a75      	ldr	r2, [pc, #468]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e01d      	b.n	8001c04 <HAL_RCC_OscConfig+0xb0>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bd0:	d10c      	bne.n	8001bec <HAL_RCC_OscConfig+0x98>
 8001bd2:	4b70      	ldr	r3, [pc, #448]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a6f      	ldr	r2, [pc, #444]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b6d      	ldr	r3, [pc, #436]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a6c      	ldr	r2, [pc, #432]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e00b      	b.n	8001c04 <HAL_RCC_OscConfig+0xb0>
 8001bec:	4b69      	ldr	r3, [pc, #420]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a68      	ldr	r2, [pc, #416]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	4b66      	ldr	r3, [pc, #408]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a65      	ldr	r2, [pc, #404]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001bfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d013      	beq.n	8001c34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fc3c 	bl	8001488 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fc38 	bl	8001488 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	@ 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e207      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c26:	4b5b      	ldr	r3, [pc, #364]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0xc0>
 8001c32:	e014      	b.n	8001c5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff fc28 	bl	8001488 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fc24 	bl	8001488 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	@ 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e1f3      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4e:	4b51      	ldr	r3, [pc, #324]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0xe8>
 8001c5a:	e000      	b.n	8001c5e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d063      	beq.n	8001d32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f003 030c 	and.w	r3, r3, #12
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00b      	beq.n	8001c8e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c76:	4b47      	ldr	r3, [pc, #284]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d11c      	bne.n	8001cbc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c82:	4b44      	ldr	r3, [pc, #272]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d116      	bne.n	8001cbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8e:	4b41      	ldr	r3, [pc, #260]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d005      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x152>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d001      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e1c7      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4937      	ldr	r1, [pc, #220]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	e03a      	b.n	8001d32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d020      	beq.n	8001d06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc4:	4b34      	ldr	r3, [pc, #208]	@ (8001d98 <HAL_RCC_OscConfig+0x244>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cca:	f7ff fbdd 	bl	8001488 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fbd9 	bl	8001488 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e1a8      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f0      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf0:	4b28      	ldr	r3, [pc, #160]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4925      	ldr	r1, [pc, #148]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]
 8001d04:	e015      	b.n	8001d32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d06:	4b24      	ldr	r3, [pc, #144]	@ (8001d98 <HAL_RCC_OscConfig+0x244>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0c:	f7ff fbbc 	bl	8001488 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d14:	f7ff fbb8 	bl	8001488 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e187      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d26:	4b1b      	ldr	r3, [pc, #108]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d036      	beq.n	8001dac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d016      	beq.n	8001d74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d46:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <HAL_RCC_OscConfig+0x248>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4c:	f7ff fb9c 	bl	8001488 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d54:	f7ff fb98 	bl	8001488 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e167      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d66:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <HAL_RCC_OscConfig+0x240>)
 8001d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0f0      	beq.n	8001d54 <HAL_RCC_OscConfig+0x200>
 8001d72:	e01b      	b.n	8001dac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d74:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <HAL_RCC_OscConfig+0x248>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7a:	f7ff fb85 	bl	8001488 <HAL_GetTick>
 8001d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d80:	e00e      	b.n	8001da0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d82:	f7ff fb81 	bl	8001488 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d907      	bls.n	8001da0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e150      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
 8001d94:	40023800 	.word	0x40023800
 8001d98:	42470000 	.word	0x42470000
 8001d9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da0:	4b88      	ldr	r3, [pc, #544]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1ea      	bne.n	8001d82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 8097 	beq.w	8001ee8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dbe:	4b81      	ldr	r3, [pc, #516]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10f      	bne.n	8001dea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	4b7d      	ldr	r3, [pc, #500]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	4a7c      	ldr	r2, [pc, #496]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dda:	4b7a      	ldr	r3, [pc, #488]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001de6:	2301      	movs	r3, #1
 8001de8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dea:	4b77      	ldr	r3, [pc, #476]	@ (8001fc8 <HAL_RCC_OscConfig+0x474>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d118      	bne.n	8001e28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001df6:	4b74      	ldr	r3, [pc, #464]	@ (8001fc8 <HAL_RCC_OscConfig+0x474>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a73      	ldr	r2, [pc, #460]	@ (8001fc8 <HAL_RCC_OscConfig+0x474>)
 8001dfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e02:	f7ff fb41 	bl	8001488 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e0a:	f7ff fb3d 	bl	8001488 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e10c      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1c:	4b6a      	ldr	r3, [pc, #424]	@ (8001fc8 <HAL_RCC_OscConfig+0x474>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d106      	bne.n	8001e3e <HAL_RCC_OscConfig+0x2ea>
 8001e30:	4b64      	ldr	r3, [pc, #400]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e34:	4a63      	ldr	r2, [pc, #396]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e3c:	e01c      	b.n	8001e78 <HAL_RCC_OscConfig+0x324>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	2b05      	cmp	r3, #5
 8001e44:	d10c      	bne.n	8001e60 <HAL_RCC_OscConfig+0x30c>
 8001e46:	4b5f      	ldr	r3, [pc, #380]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4a:	4a5e      	ldr	r2, [pc, #376]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e4c:	f043 0304 	orr.w	r3, r3, #4
 8001e50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e52:	4b5c      	ldr	r3, [pc, #368]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e56:	4a5b      	ldr	r2, [pc, #364]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e5e:	e00b      	b.n	8001e78 <HAL_RCC_OscConfig+0x324>
 8001e60:	4b58      	ldr	r3, [pc, #352]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e64:	4a57      	ldr	r2, [pc, #348]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e66:	f023 0301 	bic.w	r3, r3, #1
 8001e6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e6c:	4b55      	ldr	r3, [pc, #340]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e70:	4a54      	ldr	r2, [pc, #336]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001e72:	f023 0304 	bic.w	r3, r3, #4
 8001e76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d015      	beq.n	8001eac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e80:	f7ff fb02 	bl	8001488 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e86:	e00a      	b.n	8001e9e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e88:	f7ff fafe 	bl	8001488 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e0cb      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e9e:	4b49      	ldr	r3, [pc, #292]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0ee      	beq.n	8001e88 <HAL_RCC_OscConfig+0x334>
 8001eaa:	e014      	b.n	8001ed6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eac:	f7ff faec 	bl	8001488 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb2:	e00a      	b.n	8001eca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb4:	f7ff fae8 	bl	8001488 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e0b5      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eca:	4b3e      	ldr	r3, [pc, #248]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1ee      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ed6:	7dfb      	ldrb	r3, [r7, #23]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d105      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001edc:	4b39      	ldr	r3, [pc, #228]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	4a38      	ldr	r2, [pc, #224]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001ee2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ee6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 80a1 	beq.w	8002034 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ef2:	4b34      	ldr	r3, [pc, #208]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
 8001efa:	2b08      	cmp	r3, #8
 8001efc:	d05c      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d141      	bne.n	8001f8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f06:	4b31      	ldr	r3, [pc, #196]	@ (8001fcc <HAL_RCC_OscConfig+0x478>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0c:	f7ff fabc 	bl	8001488 <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f14:	f7ff fab8 	bl	8001488 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e087      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f26:	4b27      	ldr	r3, [pc, #156]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69da      	ldr	r2, [r3, #28]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	019b      	lsls	r3, r3, #6
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f48:	085b      	lsrs	r3, r3, #1
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	041b      	lsls	r3, r3, #16
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f54:	061b      	lsls	r3, r3, #24
 8001f56:	491b      	ldr	r1, [pc, #108]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fcc <HAL_RCC_OscConfig+0x478>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f62:	f7ff fa91 	bl	8001488 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f6a:	f7ff fa8d 	bl	8001488 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e05c      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7c:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0x416>
 8001f88:	e054      	b.n	8002034 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <HAL_RCC_OscConfig+0x478>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff fa7a 	bl	8001488 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f98:	f7ff fa76 	bl	8001488 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e045      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001faa:	4b06      	ldr	r3, [pc, #24]	@ (8001fc4 <HAL_RCC_OscConfig+0x470>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1f0      	bne.n	8001f98 <HAL_RCC_OscConfig+0x444>
 8001fb6:	e03d      	b.n	8002034 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d107      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e038      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40007000 	.word	0x40007000
 8001fcc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8002040 <HAL_RCC_OscConfig+0x4ec>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d028      	beq.n	8002030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d121      	bne.n	8002030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d11a      	bne.n	8002030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002000:	4013      	ands	r3, r2
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002006:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002008:	4293      	cmp	r3, r2
 800200a:	d111      	bne.n	8002030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002016:	085b      	lsrs	r3, r3, #1
 8002018:	3b01      	subs	r3, #1
 800201a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800201c:	429a      	cmp	r2, r3
 800201e:	d107      	bne.n	8002030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d001      	beq.n	8002034 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e000      	b.n	8002036 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800

08002044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0cc      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002058:	4b68      	ldr	r3, [pc, #416]	@ (80021fc <HAL_RCC_ClockConfig+0x1b8>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	d90c      	bls.n	8002080 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002066:	4b65      	ldr	r3, [pc, #404]	@ (80021fc <HAL_RCC_ClockConfig+0x1b8>)
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206e:	4b63      	ldr	r3, [pc, #396]	@ (80021fc <HAL_RCC_ClockConfig+0x1b8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	429a      	cmp	r2, r3
 800207a:	d001      	beq.n	8002080 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0b8      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0302 	and.w	r3, r3, #2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d020      	beq.n	80020ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002098:	4b59      	ldr	r3, [pc, #356]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	4a58      	ldr	r2, [pc, #352]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 800209e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0308 	and.w	r3, r3, #8
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020b0:	4b53      	ldr	r3, [pc, #332]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	4a52      	ldr	r2, [pc, #328]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80020b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020bc:	4b50      	ldr	r3, [pc, #320]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	494d      	ldr	r1, [pc, #308]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d044      	beq.n	8002164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d107      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	4b47      	ldr	r3, [pc, #284]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d119      	bne.n	8002122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e07f      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d003      	beq.n	8002102 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002102:	4b3f      	ldr	r3, [pc, #252]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d109      	bne.n	8002122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e06f      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002112:	4b3b      	ldr	r3, [pc, #236]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e067      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002122:	4b37      	ldr	r3, [pc, #220]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f023 0203 	bic.w	r2, r3, #3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4934      	ldr	r1, [pc, #208]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 8002130:	4313      	orrs	r3, r2
 8002132:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002134:	f7ff f9a8 	bl	8001488 <HAL_GetTick>
 8002138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800213a:	e00a      	b.n	8002152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800213c:	f7ff f9a4 	bl	8001488 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800214a:	4293      	cmp	r3, r2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e04f      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002152:	4b2b      	ldr	r3, [pc, #172]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f003 020c 	and.w	r2, r3, #12
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	429a      	cmp	r2, r3
 8002162:	d1eb      	bne.n	800213c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002164:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <HAL_RCC_ClockConfig+0x1b8>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d20c      	bcs.n	800218c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002172:	4b22      	ldr	r3, [pc, #136]	@ (80021fc <HAL_RCC_ClockConfig+0x1b8>)
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217a:	4b20      	ldr	r3, [pc, #128]	@ (80021fc <HAL_RCC_ClockConfig+0x1b8>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	429a      	cmp	r2, r3
 8002186:	d001      	beq.n	800218c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e032      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d008      	beq.n	80021aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	4916      	ldr	r1, [pc, #88]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d009      	beq.n	80021ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021b6:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	490e      	ldr	r1, [pc, #56]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ca:	f000 f821 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 80021ce:	4602      	mov	r2, r0
 80021d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	490a      	ldr	r1, [pc, #40]	@ (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 80021dc:	5ccb      	ldrb	r3, [r1, r3]
 80021de:	fa22 f303 	lsr.w	r3, r2, r3
 80021e2:	4a09      	ldr	r2, [pc, #36]	@ (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80021e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_RCC_ClockConfig+0x1c8>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff f908 	bl	8001400 <HAL_InitTick>

  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40023c00 	.word	0x40023c00
 8002200:	40023800 	.word	0x40023800
 8002204:	08004ee8 	.word	0x08004ee8
 8002208:	20000000 	.word	0x20000000
 800220c:	20000004 	.word	0x20000004

08002210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002214:	b094      	sub	sp, #80	@ 0x50
 8002216:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002220:	2300      	movs	r3, #0
 8002222:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002228:	4b79      	ldr	r3, [pc, #484]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x200>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 030c 	and.w	r3, r3, #12
 8002230:	2b08      	cmp	r3, #8
 8002232:	d00d      	beq.n	8002250 <HAL_RCC_GetSysClockFreq+0x40>
 8002234:	2b08      	cmp	r3, #8
 8002236:	f200 80e1 	bhi.w	80023fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <HAL_RCC_GetSysClockFreq+0x34>
 800223e:	2b04      	cmp	r3, #4
 8002240:	d003      	beq.n	800224a <HAL_RCC_GetSysClockFreq+0x3a>
 8002242:	e0db      	b.n	80023fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002244:	4b73      	ldr	r3, [pc, #460]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x204>)
 8002246:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002248:	e0db      	b.n	8002402 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800224a:	4b73      	ldr	r3, [pc, #460]	@ (8002418 <HAL_RCC_GetSysClockFreq+0x208>)
 800224c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800224e:	e0d8      	b.n	8002402 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002250:	4b6f      	ldr	r3, [pc, #444]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x200>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002258:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800225a:	4b6d      	ldr	r3, [pc, #436]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x200>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d063      	beq.n	800232e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002266:	4b6a      	ldr	r3, [pc, #424]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x200>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	099b      	lsrs	r3, r3, #6
 800226c:	2200      	movs	r2, #0
 800226e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002270:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002274:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002278:	633b      	str	r3, [r7, #48]	@ 0x30
 800227a:	2300      	movs	r3, #0
 800227c:	637b      	str	r3, [r7, #52]	@ 0x34
 800227e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002282:	4622      	mov	r2, r4
 8002284:	462b      	mov	r3, r5
 8002286:	f04f 0000 	mov.w	r0, #0
 800228a:	f04f 0100 	mov.w	r1, #0
 800228e:	0159      	lsls	r1, r3, #5
 8002290:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002294:	0150      	lsls	r0, r2, #5
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4621      	mov	r1, r4
 800229c:	1a51      	subs	r1, r2, r1
 800229e:	6139      	str	r1, [r7, #16]
 80022a0:	4629      	mov	r1, r5
 80022a2:	eb63 0301 	sbc.w	r3, r3, r1
 80022a6:	617b      	str	r3, [r7, #20]
 80022a8:	f04f 0200 	mov.w	r2, #0
 80022ac:	f04f 0300 	mov.w	r3, #0
 80022b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022b4:	4659      	mov	r1, fp
 80022b6:	018b      	lsls	r3, r1, #6
 80022b8:	4651      	mov	r1, sl
 80022ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022be:	4651      	mov	r1, sl
 80022c0:	018a      	lsls	r2, r1, #6
 80022c2:	4651      	mov	r1, sl
 80022c4:	ebb2 0801 	subs.w	r8, r2, r1
 80022c8:	4659      	mov	r1, fp
 80022ca:	eb63 0901 	sbc.w	r9, r3, r1
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	f04f 0300 	mov.w	r3, #0
 80022d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022e2:	4690      	mov	r8, r2
 80022e4:	4699      	mov	r9, r3
 80022e6:	4623      	mov	r3, r4
 80022e8:	eb18 0303 	adds.w	r3, r8, r3
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	462b      	mov	r3, r5
 80022f0:	eb49 0303 	adc.w	r3, r9, r3
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	f04f 0300 	mov.w	r3, #0
 80022fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002302:	4629      	mov	r1, r5
 8002304:	024b      	lsls	r3, r1, #9
 8002306:	4621      	mov	r1, r4
 8002308:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800230c:	4621      	mov	r1, r4
 800230e:	024a      	lsls	r2, r1, #9
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002316:	2200      	movs	r2, #0
 8002318:	62bb      	str	r3, [r7, #40]	@ 0x28
 800231a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800231c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002320:	f7fd ffae 	bl	8000280 <__aeabi_uldivmod>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4613      	mov	r3, r2
 800232a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800232c:	e058      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800232e:	4b38      	ldr	r3, [pc, #224]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x200>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	099b      	lsrs	r3, r3, #6
 8002334:	2200      	movs	r2, #0
 8002336:	4618      	mov	r0, r3
 8002338:	4611      	mov	r1, r2
 800233a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800233e:	623b      	str	r3, [r7, #32]
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
 8002344:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002348:	4642      	mov	r2, r8
 800234a:	464b      	mov	r3, r9
 800234c:	f04f 0000 	mov.w	r0, #0
 8002350:	f04f 0100 	mov.w	r1, #0
 8002354:	0159      	lsls	r1, r3, #5
 8002356:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800235a:	0150      	lsls	r0, r2, #5
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	4641      	mov	r1, r8
 8002362:	ebb2 0a01 	subs.w	sl, r2, r1
 8002366:	4649      	mov	r1, r9
 8002368:	eb63 0b01 	sbc.w	fp, r3, r1
 800236c:	f04f 0200 	mov.w	r2, #0
 8002370:	f04f 0300 	mov.w	r3, #0
 8002374:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002378:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800237c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002380:	ebb2 040a 	subs.w	r4, r2, sl
 8002384:	eb63 050b 	sbc.w	r5, r3, fp
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	00eb      	lsls	r3, r5, #3
 8002392:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002396:	00e2      	lsls	r2, r4, #3
 8002398:	4614      	mov	r4, r2
 800239a:	461d      	mov	r5, r3
 800239c:	4643      	mov	r3, r8
 800239e:	18e3      	adds	r3, r4, r3
 80023a0:	603b      	str	r3, [r7, #0]
 80023a2:	464b      	mov	r3, r9
 80023a4:	eb45 0303 	adc.w	r3, r5, r3
 80023a8:	607b      	str	r3, [r7, #4]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	f04f 0300 	mov.w	r3, #0
 80023b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023b6:	4629      	mov	r1, r5
 80023b8:	028b      	lsls	r3, r1, #10
 80023ba:	4621      	mov	r1, r4
 80023bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023c0:	4621      	mov	r1, r4
 80023c2:	028a      	lsls	r2, r1, #10
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023ca:	2200      	movs	r2, #0
 80023cc:	61bb      	str	r3, [r7, #24]
 80023ce:	61fa      	str	r2, [r7, #28]
 80023d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023d4:	f7fd ff54 	bl	8000280 <__aeabi_uldivmod>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4613      	mov	r3, r2
 80023de:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80023e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x200>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	0c1b      	lsrs	r3, r3, #16
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	3301      	adds	r3, #1
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80023f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023fa:	e002      	b.n	8002402 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x204>)
 80023fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002400:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002402:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002404:	4618      	mov	r0, r3
 8002406:	3750      	adds	r7, #80	@ 0x50
 8002408:	46bd      	mov	sp, r7
 800240a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800
 8002414:	00f42400 	.word	0x00f42400
 8002418:	007a1200 	.word	0x007a1200

0800241c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002420:	4b03      	ldr	r3, [pc, #12]	@ (8002430 <HAL_RCC_GetHCLKFreq+0x14>)
 8002422:	681b      	ldr	r3, [r3, #0]
}
 8002424:	4618      	mov	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	20000000 	.word	0x20000000

08002434 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002438:	f7ff fff0 	bl	800241c <HAL_RCC_GetHCLKFreq>
 800243c:	4602      	mov	r2, r0
 800243e:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	0a9b      	lsrs	r3, r3, #10
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	4903      	ldr	r1, [pc, #12]	@ (8002458 <HAL_RCC_GetPCLK1Freq+0x24>)
 800244a:	5ccb      	ldrb	r3, [r1, r3]
 800244c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002450:	4618      	mov	r0, r3
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40023800 	.word	0x40023800
 8002458:	08004ef8 	.word	0x08004ef8

0800245c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002460:	f7ff ffdc 	bl	800241c <HAL_RCC_GetHCLKFreq>
 8002464:	4602      	mov	r2, r0
 8002466:	4b05      	ldr	r3, [pc, #20]	@ (800247c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	0b5b      	lsrs	r3, r3, #13
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	4903      	ldr	r1, [pc, #12]	@ (8002480 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002472:	5ccb      	ldrb	r3, [r1, r3]
 8002474:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002478:	4618      	mov	r0, r3
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40023800 	.word	0x40023800
 8002480:	08004ef8 	.word	0x08004ef8

08002484 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e041      	b.n	800251a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d106      	bne.n	80024b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fe fca8 	bl	8000e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2202      	movs	r2, #2
 80024b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	3304      	adds	r3, #4
 80024c0:	4619      	mov	r1, r3
 80024c2:	4610      	mov	r0, r2
 80024c4:	f000 fa70 	bl	80029a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b01      	cmp	r3, #1
 8002536:	d001      	beq.n	800253c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e044      	b.n	80025c6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2202      	movs	r2, #2
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0201 	orr.w	r2, r2, #1
 8002552:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1e      	ldr	r2, [pc, #120]	@ (80025d4 <HAL_TIM_Base_Start_IT+0xb0>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d018      	beq.n	8002590 <HAL_TIM_Base_Start_IT+0x6c>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002566:	d013      	beq.n	8002590 <HAL_TIM_Base_Start_IT+0x6c>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a1a      	ldr	r2, [pc, #104]	@ (80025d8 <HAL_TIM_Base_Start_IT+0xb4>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d00e      	beq.n	8002590 <HAL_TIM_Base_Start_IT+0x6c>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a19      	ldr	r2, [pc, #100]	@ (80025dc <HAL_TIM_Base_Start_IT+0xb8>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d009      	beq.n	8002590 <HAL_TIM_Base_Start_IT+0x6c>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a17      	ldr	r2, [pc, #92]	@ (80025e0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d004      	beq.n	8002590 <HAL_TIM_Base_Start_IT+0x6c>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a16      	ldr	r2, [pc, #88]	@ (80025e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d111      	bne.n	80025b4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2b06      	cmp	r3, #6
 80025a0:	d010      	beq.n	80025c4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f042 0201 	orr.w	r2, r2, #1
 80025b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025b2:	e007      	b.n	80025c4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 0201 	orr.w	r2, r2, #1
 80025c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40010000 	.word	0x40010000
 80025d8:	40000400 	.word	0x40000400
 80025dc:	40000800 	.word	0x40000800
 80025e0:	40000c00 	.word	0x40000c00
 80025e4:	40014000 	.word	0x40014000

080025e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d020      	beq.n	800264c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d01b      	beq.n	800264c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0202 	mvn.w	r2, #2
 800261c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f999 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 8002638:	e005      	b.n	8002646 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f98b 	bl	8002956 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f99c 	bl	800297e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d020      	beq.n	8002698 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d01b      	beq.n	8002698 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0204 	mvn.w	r2, #4
 8002668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2202      	movs	r2, #2
 800266e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f973 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 8002684:	e005      	b.n	8002692 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f965 	bl	8002956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f976 	bl	800297e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d020      	beq.n	80026e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d01b      	beq.n	80026e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f06f 0208 	mvn.w	r2, #8
 80026b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2204      	movs	r2, #4
 80026ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f94d 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 80026d0:	e005      	b.n	80026de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f93f 	bl	8002956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f950 	bl	800297e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	f003 0310 	and.w	r3, r3, #16
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d020      	beq.n	8002730 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d01b      	beq.n	8002730 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f06f 0210 	mvn.w	r2, #16
 8002700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2208      	movs	r2, #8
 8002706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 f927 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 800271c:	e005      	b.n	800272a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f919 	bl	8002956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f92a 	bl	800297e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00c      	beq.n	8002754 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b00      	cmp	r3, #0
 8002742:	d007      	beq.n	8002754 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f06f 0201 	mvn.w	r2, #1
 800274c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f7fe f922 	bl	8000998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00c      	beq.n	8002778 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002764:	2b00      	cmp	r3, #0
 8002766:	d007      	beq.n	8002778 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 fab0 	bl	8002cd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00c      	beq.n	800279c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002788:	2b00      	cmp	r3, #0
 800278a:	d007      	beq.n	800279c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f8fb 	bl	8002992 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	f003 0320 	and.w	r3, r3, #32
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00c      	beq.n	80027c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d007      	beq.n	80027c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0220 	mvn.w	r2, #32
 80027b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 fa82 	bl	8002cc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027c0:	bf00      	nop
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027d2:	2300      	movs	r3, #0
 80027d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d101      	bne.n	80027e4 <HAL_TIM_ConfigClockSource+0x1c>
 80027e0:	2302      	movs	r3, #2
 80027e2:	e0b4      	b.n	800294e <HAL_TIM_ConfigClockSource+0x186>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800280a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800281c:	d03e      	beq.n	800289c <HAL_TIM_ConfigClockSource+0xd4>
 800281e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002822:	f200 8087 	bhi.w	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 8002826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800282a:	f000 8086 	beq.w	800293a <HAL_TIM_ConfigClockSource+0x172>
 800282e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002832:	d87f      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 8002834:	2b70      	cmp	r3, #112	@ 0x70
 8002836:	d01a      	beq.n	800286e <HAL_TIM_ConfigClockSource+0xa6>
 8002838:	2b70      	cmp	r3, #112	@ 0x70
 800283a:	d87b      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 800283c:	2b60      	cmp	r3, #96	@ 0x60
 800283e:	d050      	beq.n	80028e2 <HAL_TIM_ConfigClockSource+0x11a>
 8002840:	2b60      	cmp	r3, #96	@ 0x60
 8002842:	d877      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 8002844:	2b50      	cmp	r3, #80	@ 0x50
 8002846:	d03c      	beq.n	80028c2 <HAL_TIM_ConfigClockSource+0xfa>
 8002848:	2b50      	cmp	r3, #80	@ 0x50
 800284a:	d873      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 800284c:	2b40      	cmp	r3, #64	@ 0x40
 800284e:	d058      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0x13a>
 8002850:	2b40      	cmp	r3, #64	@ 0x40
 8002852:	d86f      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 8002854:	2b30      	cmp	r3, #48	@ 0x30
 8002856:	d064      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x15a>
 8002858:	2b30      	cmp	r3, #48	@ 0x30
 800285a:	d86b      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 800285c:	2b20      	cmp	r3, #32
 800285e:	d060      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x15a>
 8002860:	2b20      	cmp	r3, #32
 8002862:	d867      	bhi.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
 8002864:	2b00      	cmp	r3, #0
 8002866:	d05c      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x15a>
 8002868:	2b10      	cmp	r3, #16
 800286a:	d05a      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x15a>
 800286c:	e062      	b.n	8002934 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800287e:	f000 f993 	bl	8002ba8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002890:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	609a      	str	r2, [r3, #8]
      break;
 800289a:	e04f      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028ac:	f000 f97c 	bl	8002ba8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689a      	ldr	r2, [r3, #8]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028be:	609a      	str	r2, [r3, #8]
      break;
 80028c0:	e03c      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ce:	461a      	mov	r2, r3
 80028d0:	f000 f8f0 	bl	8002ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2150      	movs	r1, #80	@ 0x50
 80028da:	4618      	mov	r0, r3
 80028dc:	f000 f949 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 80028e0:	e02c      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ee:	461a      	mov	r2, r3
 80028f0:	f000 f90f 	bl	8002b12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2160      	movs	r1, #96	@ 0x60
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f939 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 8002900:	e01c      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800290e:	461a      	mov	r2, r3
 8002910:	f000 f8d0 	bl	8002ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2140      	movs	r1, #64	@ 0x40
 800291a:	4618      	mov	r0, r3
 800291c:	f000 f929 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 8002920:	e00c      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4619      	mov	r1, r3
 800292c:	4610      	mov	r0, r2
 800292e:	f000 f920 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 8002932:	e003      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	73fb      	strb	r3, [r7, #15]
      break;
 8002938:	e000      	b.n	800293c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800293a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800294c:	7bfb      	ldrb	r3, [r7, #15]
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a37      	ldr	r2, [pc, #220]	@ (8002a98 <TIM_Base_SetConfig+0xf0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d00f      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029c6:	d00b      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a34      	ldr	r2, [pc, #208]	@ (8002a9c <TIM_Base_SetConfig+0xf4>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d007      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a33      	ldr	r2, [pc, #204]	@ (8002aa0 <TIM_Base_SetConfig+0xf8>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d003      	beq.n	80029e0 <TIM_Base_SetConfig+0x38>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a32      	ldr	r2, [pc, #200]	@ (8002aa4 <TIM_Base_SetConfig+0xfc>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d108      	bne.n	80029f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a28      	ldr	r2, [pc, #160]	@ (8002a98 <TIM_Base_SetConfig+0xf0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d01b      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a00:	d017      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a25      	ldr	r2, [pc, #148]	@ (8002a9c <TIM_Base_SetConfig+0xf4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d013      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a24      	ldr	r2, [pc, #144]	@ (8002aa0 <TIM_Base_SetConfig+0xf8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d00f      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a23      	ldr	r2, [pc, #140]	@ (8002aa4 <TIM_Base_SetConfig+0xfc>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00b      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a22      	ldr	r2, [pc, #136]	@ (8002aa8 <TIM_Base_SetConfig+0x100>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d007      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a21      	ldr	r2, [pc, #132]	@ (8002aac <TIM_Base_SetConfig+0x104>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d003      	beq.n	8002a32 <TIM_Base_SetConfig+0x8a>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a20      	ldr	r2, [pc, #128]	@ (8002ab0 <TIM_Base_SetConfig+0x108>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d108      	bne.n	8002a44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a0c      	ldr	r2, [pc, #48]	@ (8002a98 <TIM_Base_SetConfig+0xf0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d103      	bne.n	8002a72 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	691a      	ldr	r2, [r3, #16]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f043 0204 	orr.w	r2, r3, #4
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	601a      	str	r2, [r3, #0]
}
 8002a8a:	bf00      	nop
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	40000400 	.word	0x40000400
 8002aa0:	40000800 	.word	0x40000800
 8002aa4:	40000c00 	.word	0x40000c00
 8002aa8:	40014000 	.word	0x40014000
 8002aac:	40014400 	.word	0x40014400
 8002ab0:	40014800 	.word	0x40014800

08002ab4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	f023 0201 	bic.w	r2, r3, #1
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ade:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f023 030a 	bic.w	r3, r3, #10
 8002af0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	621a      	str	r2, [r3, #32]
}
 8002b06:	bf00      	nop
 8002b08:	371c      	adds	r7, #28
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b087      	sub	sp, #28
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	f023 0210 	bic.w	r2, r3, #16
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002b3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	031b      	lsls	r3, r3, #12
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002b4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	621a      	str	r2, [r3, #32]
}
 8002b66:	bf00      	nop
 8002b68:	371c      	adds	r7, #28
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b085      	sub	sp, #20
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	f043 0307 	orr.w	r3, r3, #7
 8002b94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	609a      	str	r2, [r3, #8]
}
 8002b9c:	bf00      	nop
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b087      	sub	sp, #28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
 8002bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	021a      	lsls	r2, r3, #8
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	609a      	str	r2, [r3, #8]
}
 8002bdc:	bf00      	nop
 8002bde:	371c      	adds	r7, #28
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e050      	b.n	8002ca2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d018      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c4c:	d013      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a18      	ldr	r2, [pc, #96]	@ (8002cb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d00e      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a16      	ldr	r2, [pc, #88]	@ (8002cb8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d009      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a15      	ldr	r2, [pc, #84]	@ (8002cbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d004      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a13      	ldr	r2, [pc, #76]	@ (8002cc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d10c      	bne.n	8002c90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40010000 	.word	0x40010000
 8002cb4:	40000400 	.word	0x40000400
 8002cb8:	40000800 	.word	0x40000800
 8002cbc:	40000c00 	.word	0x40000c00
 8002cc0:	40014000 	.word	0x40014000

08002cc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e042      	b.n	8002d84 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7fe f8b0 	bl	8000e78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2224      	movs	r2, #36	@ 0x24
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 fdd3 	bl	80038dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695a      	ldr	r2, [r3, #20]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08a      	sub	sp, #40	@ 0x28
 8002d90:	af02      	add	r7, sp, #8
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	603b      	str	r3, [r7, #0]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b20      	cmp	r3, #32
 8002daa:	d175      	bne.n	8002e98 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <HAL_UART_Transmit+0x2c>
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e06e      	b.n	8002e9a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2221      	movs	r2, #33	@ 0x21
 8002dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dca:	f7fe fb5d 	bl	8001488 <HAL_GetTick>
 8002dce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	88fa      	ldrh	r2, [r7, #6]
 8002dd4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	88fa      	ldrh	r2, [r7, #6]
 8002dda:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002de4:	d108      	bne.n	8002df8 <HAL_UART_Transmit+0x6c>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d104      	bne.n	8002df8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	61bb      	str	r3, [r7, #24]
 8002df6:	e003      	b.n	8002e00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e00:	e02e      	b.n	8002e60 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	2180      	movs	r1, #128	@ 0x80
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f000 fb37 	bl	8003480 <UART_WaitOnFlagUntilTimeout>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2220      	movs	r2, #32
 8002e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e03a      	b.n	8002e9a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10b      	bne.n	8002e42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	3302      	adds	r3, #2
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	e007      	b.n	8002e52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	781a      	ldrb	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1cb      	bne.n	8002e02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2200      	movs	r2, #0
 8002e72:	2140      	movs	r1, #64	@ 0x40
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f000 fb03 	bl	8003480 <UART_WaitOnFlagUntilTimeout>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e006      	b.n	8002e9a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	e000      	b.n	8002e9a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
  }
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b084      	sub	sp, #16
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	4613      	mov	r3, r2
 8002eae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b20      	cmp	r3, #32
 8002eba:	d112      	bne.n	8002ee2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <HAL_UART_Receive_IT+0x26>
 8002ec2:	88fb      	ldrh	r3, [r7, #6]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e00b      	b.n	8002ee4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002ed2:	88fb      	ldrh	r3, [r7, #6]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	68b9      	ldr	r1, [r7, #8]
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 fb2a 	bl	8003532 <UART_Start_Receive_IT>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	e000      	b.n	8002ee4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002ee2:	2302      	movs	r3, #2
  }
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b0ba      	sub	sp, #232	@ 0xe8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002f2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10f      	bne.n	8002f52 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f36:	f003 0320 	and.w	r3, r3, #32
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d009      	beq.n	8002f52 <HAL_UART_IRQHandler+0x66>
 8002f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f42:	f003 0320 	and.w	r3, r3, #32
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 fc07 	bl	800375e <UART_Receive_IT>
      return;
 8002f50:	e273      	b.n	800343a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002f52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 80de 	beq.w	8003118 <HAL_UART_IRQHandler+0x22c>
 8002f5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d106      	bne.n	8002f76 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f6c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80d1 	beq.w	8003118 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00b      	beq.n	8002f9a <HAL_UART_IRQHandler+0xae>
 8002f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d005      	beq.n	8002f9a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	f043 0201 	orr.w	r2, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00b      	beq.n	8002fbe <HAL_UART_IRQHandler+0xd2>
 8002fa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d005      	beq.n	8002fbe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb6:	f043 0202 	orr.w	r2, r3, #2
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00b      	beq.n	8002fe2 <HAL_UART_IRQHandler+0xf6>
 8002fca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d005      	beq.n	8002fe2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fda:	f043 0204 	orr.w	r2, r3, #4
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d011      	beq.n	8003012 <HAL_UART_IRQHandler+0x126>
 8002fee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ff2:	f003 0320 	and.w	r3, r3, #32
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d105      	bne.n	8003006 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002ffa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300a:	f043 0208 	orr.w	r2, r3, #8
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 820a 	beq.w	8003430 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800301c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d008      	beq.n	800303a <HAL_UART_IRQHandler+0x14e>
 8003028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 fb92 	bl	800375e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003044:	2b40      	cmp	r3, #64	@ 0x40
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d103      	bne.n	8003066 <HAL_UART_IRQHandler+0x17a>
 800305e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003062:	2b00      	cmp	r3, #0
 8003064:	d04f      	beq.n	8003106 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 fa9d 	bl	80035a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003076:	2b40      	cmp	r3, #64	@ 0x40
 8003078:	d141      	bne.n	80030fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	3314      	adds	r3, #20
 8003080:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003084:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003088:	e853 3f00 	ldrex	r3, [r3]
 800308c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003090:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	3314      	adds	r3, #20
 80030a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80030a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80030aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80030b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80030b6:	e841 2300 	strex	r3, r2, [r1]
 80030ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80030be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1d9      	bne.n	800307a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d013      	beq.n	80030f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d2:	4a8a      	ldr	r2, [pc, #552]	@ (80032fc <HAL_UART_IRQHandler+0x410>)
 80030d4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fe fb61 	bl	80017a2 <HAL_DMA_Abort_IT>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d016      	beq.n	8003114 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80030f0:	4610      	mov	r0, r2
 80030f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f4:	e00e      	b.n	8003114 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f9ac 	bl	8003454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030fc:	e00a      	b.n	8003114 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f9a8 	bl	8003454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003104:	e006      	b.n	8003114 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f9a4 	bl	8003454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003112:	e18d      	b.n	8003430 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003114:	bf00      	nop
    return;
 8003116:	e18b      	b.n	8003430 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311c:	2b01      	cmp	r3, #1
 800311e:	f040 8167 	bne.w	80033f0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003126:	f003 0310 	and.w	r3, r3, #16
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 8160 	beq.w	80033f0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003134:	f003 0310 	and.w	r3, r3, #16
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 8159 	beq.w	80033f0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800313e:	2300      	movs	r3, #0
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	60bb      	str	r3, [r7, #8]
 8003152:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800315e:	2b40      	cmp	r3, #64	@ 0x40
 8003160:	f040 80ce 	bne.w	8003300 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003170:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 80a9 	beq.w	80032cc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800317e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003182:	429a      	cmp	r2, r3
 8003184:	f080 80a2 	bcs.w	80032cc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800318e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800319a:	f000 8088 	beq.w	80032ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	330c      	adds	r3, #12
 80031a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031ac:	e853 3f00 	ldrex	r3, [r3]
 80031b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80031b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	330c      	adds	r3, #12
 80031c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80031ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80031d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80031da:	e841 2300 	strex	r3, r2, [r1]
 80031de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80031e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1d9      	bne.n	800319e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3314      	adds	r3, #20
 80031f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031f4:	e853 3f00 	ldrex	r3, [r3]
 80031f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80031fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	3314      	adds	r3, #20
 800320a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800320e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003212:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003214:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003216:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800321a:	e841 2300 	strex	r3, r2, [r1]
 800321e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003220:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1e1      	bne.n	80031ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	3314      	adds	r3, #20
 800322c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003230:	e853 3f00 	ldrex	r3, [r3]
 8003234:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003238:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800323c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3314      	adds	r3, #20
 8003246:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800324a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800324c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003250:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003252:	e841 2300 	strex	r3, r2, [r1]
 8003256:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003258:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1e3      	bne.n	8003226 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2220      	movs	r2, #32
 8003262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	330c      	adds	r3, #12
 8003272:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003274:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003276:	e853 3f00 	ldrex	r3, [r3]
 800327a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800327c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800327e:	f023 0310 	bic.w	r3, r3, #16
 8003282:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	330c      	adds	r3, #12
 800328c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003290:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003292:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003294:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003296:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003298:	e841 2300 	strex	r3, r2, [r1]
 800329c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800329e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1e3      	bne.n	800326c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fe fa0a 	bl	80016c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2202      	movs	r2, #2
 80032b2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032bc:	b29b      	uxth	r3, r3
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	4619      	mov	r1, r3
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 f8cf 	bl	8003468 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80032ca:	e0b3      	b.n	8003434 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80032d4:	429a      	cmp	r2, r3
 80032d6:	f040 80ad 	bne.w	8003434 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032e4:	f040 80a6 	bne.w	8003434 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032f2:	4619      	mov	r1, r3
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f8b7 	bl	8003468 <HAL_UARTEx_RxEventCallback>
      return;
 80032fa:	e09b      	b.n	8003434 <HAL_UART_IRQHandler+0x548>
 80032fc:	0800366d 	.word	0x0800366d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003308:	b29b      	uxth	r3, r3
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 808e 	beq.w	8003438 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800331c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8089 	beq.w	8003438 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	330c      	adds	r3, #12
 800332c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003330:	e853 3f00 	ldrex	r3, [r3]
 8003334:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003338:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800333c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	330c      	adds	r3, #12
 8003346:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800334a:	647a      	str	r2, [r7, #68]	@ 0x44
 800334c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003350:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003352:	e841 2300 	strex	r3, r2, [r1]
 8003356:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1e3      	bne.n	8003326 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	3314      	adds	r3, #20
 8003364:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	e853 3f00 	ldrex	r3, [r3]
 800336c:	623b      	str	r3, [r7, #32]
   return(result);
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	f023 0301 	bic.w	r3, r3, #1
 8003374:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	3314      	adds	r3, #20
 800337e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003382:	633a      	str	r2, [r7, #48]	@ 0x30
 8003384:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003386:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800338a:	e841 2300 	strex	r3, r2, [r1]
 800338e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1e3      	bne.n	800335e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2220      	movs	r2, #32
 800339a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	330c      	adds	r3, #12
 80033aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	e853 3f00 	ldrex	r3, [r3]
 80033b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f023 0310 	bic.w	r3, r3, #16
 80033ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	330c      	adds	r3, #12
 80033c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80033c8:	61fa      	str	r2, [r7, #28]
 80033ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033cc:	69b9      	ldr	r1, [r7, #24]
 80033ce:	69fa      	ldr	r2, [r7, #28]
 80033d0:	e841 2300 	strex	r3, r2, [r1]
 80033d4:	617b      	str	r3, [r7, #20]
   return(result);
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1e3      	bne.n	80033a4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80033e6:	4619      	mov	r1, r3
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 f83d 	bl	8003468 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033ee:	e023      	b.n	8003438 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d009      	beq.n	8003410 <HAL_UART_IRQHandler+0x524>
 80033fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 f940 	bl	800368e <UART_Transmit_IT>
    return;
 800340e:	e014      	b.n	800343a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003418:	2b00      	cmp	r3, #0
 800341a:	d00e      	beq.n	800343a <HAL_UART_IRQHandler+0x54e>
 800341c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003424:	2b00      	cmp	r3, #0
 8003426:	d008      	beq.n	800343a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f980 	bl	800372e <UART_EndTransmit_IT>
    return;
 800342e:	e004      	b.n	800343a <HAL_UART_IRQHandler+0x54e>
    return;
 8003430:	bf00      	nop
 8003432:	e002      	b.n	800343a <HAL_UART_IRQHandler+0x54e>
      return;
 8003434:	bf00      	nop
 8003436:	e000      	b.n	800343a <HAL_UART_IRQHandler+0x54e>
      return;
 8003438:	bf00      	nop
  }
}
 800343a:	37e8      	adds	r7, #232	@ 0xe8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	603b      	str	r3, [r7, #0]
 800348c:	4613      	mov	r3, r2
 800348e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003490:	e03b      	b.n	800350a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003492:	6a3b      	ldr	r3, [r7, #32]
 8003494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003498:	d037      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349a:	f7fd fff5 	bl	8001488 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	6a3a      	ldr	r2, [r7, #32]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d302      	bcc.n	80034b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e03a      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f003 0304 	and.w	r3, r3, #4
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d023      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0x8a>
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b80      	cmp	r3, #128	@ 0x80
 80034c6:	d020      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0x8a>
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	2b40      	cmp	r3, #64	@ 0x40
 80034cc:	d01d      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0308 	and.w	r3, r3, #8
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d116      	bne.n	800350a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 f857 	bl	80035a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2208      	movs	r2, #8
 80034fc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e00f      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	4013      	ands	r3, r2
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	429a      	cmp	r2, r3
 8003518:	bf0c      	ite	eq
 800351a:	2301      	moveq	r3, #1
 800351c:	2300      	movne	r3, #0
 800351e:	b2db      	uxtb	r3, r3
 8003520:	461a      	mov	r2, r3
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	429a      	cmp	r2, r3
 8003526:	d0b4      	beq.n	8003492 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3718      	adds	r7, #24
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003532:	b480      	push	{r7}
 8003534:	b085      	sub	sp, #20
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	4613      	mov	r3, r2
 800353e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	88fa      	ldrh	r2, [r7, #6]
 800354a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	88fa      	ldrh	r2, [r7, #6]
 8003550:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2222      	movs	r2, #34	@ 0x22
 800355c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d007      	beq.n	8003578 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68da      	ldr	r2, [r3, #12]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003576:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f042 0201 	orr.w	r2, r2, #1
 8003586:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0220 	orr.w	r2, r2, #32
 8003596:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b095      	sub	sp, #84	@ 0x54
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	330c      	adds	r3, #12
 80035b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035b8:	e853 3f00 	ldrex	r3, [r3]
 80035bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	330c      	adds	r3, #12
 80035cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035ce:	643a      	str	r2, [r7, #64]	@ 0x40
 80035d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035d6:	e841 2300 	strex	r3, r2, [r1]
 80035da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1e5      	bne.n	80035ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	3314      	adds	r3, #20
 80035e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	e853 3f00 	ldrex	r3, [r3]
 80035f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	f023 0301 	bic.w	r3, r3, #1
 80035f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	3314      	adds	r3, #20
 8003600:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003602:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003604:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003606:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003608:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800360a:	e841 2300 	strex	r3, r2, [r1]
 800360e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1e5      	bne.n	80035e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361a:	2b01      	cmp	r3, #1
 800361c:	d119      	bne.n	8003652 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	330c      	adds	r3, #12
 8003624:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	e853 3f00 	ldrex	r3, [r3]
 800362c:	60bb      	str	r3, [r7, #8]
   return(result);
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	f023 0310 	bic.w	r3, r3, #16
 8003634:	647b      	str	r3, [r7, #68]	@ 0x44
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	330c      	adds	r3, #12
 800363c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800363e:	61ba      	str	r2, [r7, #24]
 8003640:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003642:	6979      	ldr	r1, [r7, #20]
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	e841 2300 	strex	r3, r2, [r1]
 800364a:	613b      	str	r3, [r7, #16]
   return(result);
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1e5      	bne.n	800361e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003660:	bf00      	nop
 8003662:	3754      	adds	r7, #84	@ 0x54
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003678:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f7ff fee7 	bl	8003454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800368e:	b480      	push	{r7}
 8003690:	b085      	sub	sp, #20
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b21      	cmp	r3, #33	@ 0x21
 80036a0:	d13e      	bne.n	8003720 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036aa:	d114      	bne.n	80036d6 <UART_Transmit_IT+0x48>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d110      	bne.n	80036d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	1c9a      	adds	r2, r3, #2
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	621a      	str	r2, [r3, #32]
 80036d4:	e008      	b.n	80036e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	1c59      	adds	r1, r3, #1
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6211      	str	r1, [r2, #32]
 80036e0:	781a      	ldrb	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	4619      	mov	r1, r3
 80036f6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10f      	bne.n	800371c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68da      	ldr	r2, [r3, #12]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800370a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68da      	ldr	r2, [r3, #12]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800371a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800371c:	2300      	movs	r3, #0
 800371e:	e000      	b.n	8003722 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003720:	2302      	movs	r3, #2
  }
}
 8003722:	4618      	mov	r0, r3
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003744:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff fe76 	bl	8003440 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b08c      	sub	sp, #48	@ 0x30
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003766:	2300      	movs	r3, #0
 8003768:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800376a:	2300      	movs	r3, #0
 800376c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b22      	cmp	r3, #34	@ 0x22
 8003778:	f040 80aa 	bne.w	80038d0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003784:	d115      	bne.n	80037b2 <UART_Receive_IT+0x54>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d111      	bne.n	80037b2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003792:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	b29b      	uxth	r3, r3
 800379c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037aa:	1c9a      	adds	r2, r3, #2
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80037b0:	e024      	b.n	80037fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037c0:	d007      	beq.n	80037d2 <UART_Receive_IT+0x74>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10a      	bne.n	80037e0 <UART_Receive_IT+0x82>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d106      	bne.n	80037e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	b2da      	uxtb	r2, r3
 80037da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037dc:	701a      	strb	r2, [r3, #0]
 80037de:	e008      	b.n	80037f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29b      	uxth	r3, r3
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	4619      	mov	r1, r3
 800380a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800380c:	2b00      	cmp	r3, #0
 800380e:	d15d      	bne.n	80038cc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 0220 	bic.w	r2, r2, #32
 800381e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800382e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	695a      	ldr	r2, [r3, #20]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0201 	bic.w	r2, r2, #1
 800383e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2220      	movs	r2, #32
 8003844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	2b01      	cmp	r3, #1
 8003854:	d135      	bne.n	80038c2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	330c      	adds	r3, #12
 8003862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	e853 3f00 	ldrex	r3, [r3]
 800386a:	613b      	str	r3, [r7, #16]
   return(result);
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	f023 0310 	bic.w	r3, r3, #16
 8003872:	627b      	str	r3, [r7, #36]	@ 0x24
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	330c      	adds	r3, #12
 800387a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800387c:	623a      	str	r2, [r7, #32]
 800387e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003880:	69f9      	ldr	r1, [r7, #28]
 8003882:	6a3a      	ldr	r2, [r7, #32]
 8003884:	e841 2300 	strex	r3, r2, [r1]
 8003888:	61bb      	str	r3, [r7, #24]
   return(result);
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1e5      	bne.n	800385c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	2b10      	cmp	r3, #16
 800389c:	d10a      	bne.n	80038b4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800389e:	2300      	movs	r3, #0
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038b8:	4619      	mov	r1, r3
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff fdd4 	bl	8003468 <HAL_UARTEx_RxEventCallback>
 80038c0:	e002      	b.n	80038c8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fd fc22 	bl	800110c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	e002      	b.n	80038d2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80038cc:	2300      	movs	r3, #0
 80038ce:	e000      	b.n	80038d2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80038d0:	2302      	movs	r3, #2
  }
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3730      	adds	r7, #48	@ 0x30
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038e0:	b0c0      	sub	sp, #256	@ 0x100
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80038f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f8:	68d9      	ldr	r1, [r3, #12]
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	ea40 0301 	orr.w	r3, r0, r1
 8003904:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	431a      	orrs	r2, r3
 8003914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	431a      	orrs	r2, r3
 800391c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	4313      	orrs	r3, r2
 8003924:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003934:	f021 010c 	bic.w	r1, r1, #12
 8003938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003942:	430b      	orrs	r3, r1
 8003944:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003956:	6999      	ldr	r1, [r3, #24]
 8003958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	ea40 0301 	orr.w	r3, r0, r1
 8003962:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	4b8f      	ldr	r3, [pc, #572]	@ (8003ba8 <UART_SetConfig+0x2cc>)
 800396c:	429a      	cmp	r2, r3
 800396e:	d005      	beq.n	800397c <UART_SetConfig+0xa0>
 8003970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	4b8d      	ldr	r3, [pc, #564]	@ (8003bac <UART_SetConfig+0x2d0>)
 8003978:	429a      	cmp	r2, r3
 800397a:	d104      	bne.n	8003986 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800397c:	f7fe fd6e 	bl	800245c <HAL_RCC_GetPCLK2Freq>
 8003980:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003984:	e003      	b.n	800398e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003986:	f7fe fd55 	bl	8002434 <HAL_RCC_GetPCLK1Freq>
 800398a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800398e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003998:	f040 810c 	bne.w	8003bb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800399c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039a0:	2200      	movs	r2, #0
 80039a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80039a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80039aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80039ae:	4622      	mov	r2, r4
 80039b0:	462b      	mov	r3, r5
 80039b2:	1891      	adds	r1, r2, r2
 80039b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80039b6:	415b      	adcs	r3, r3
 80039b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80039ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80039be:	4621      	mov	r1, r4
 80039c0:	eb12 0801 	adds.w	r8, r2, r1
 80039c4:	4629      	mov	r1, r5
 80039c6:	eb43 0901 	adc.w	r9, r3, r1
 80039ca:	f04f 0200 	mov.w	r2, #0
 80039ce:	f04f 0300 	mov.w	r3, #0
 80039d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039de:	4690      	mov	r8, r2
 80039e0:	4699      	mov	r9, r3
 80039e2:	4623      	mov	r3, r4
 80039e4:	eb18 0303 	adds.w	r3, r8, r3
 80039e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039ec:	462b      	mov	r3, r5
 80039ee:	eb49 0303 	adc.w	r3, r9, r3
 80039f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	18db      	adds	r3, r3, r3
 8003a0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a10:	4613      	mov	r3, r2
 8003a12:	eb42 0303 	adc.w	r3, r2, r3
 8003a16:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a20:	f7fc fc2e 	bl	8000280 <__aeabi_uldivmod>
 8003a24:	4602      	mov	r2, r0
 8003a26:	460b      	mov	r3, r1
 8003a28:	4b61      	ldr	r3, [pc, #388]	@ (8003bb0 <UART_SetConfig+0x2d4>)
 8003a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	011c      	lsls	r4, r3, #4
 8003a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a36:	2200      	movs	r2, #0
 8003a38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003a40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003a44:	4642      	mov	r2, r8
 8003a46:	464b      	mov	r3, r9
 8003a48:	1891      	adds	r1, r2, r2
 8003a4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a4c:	415b      	adcs	r3, r3
 8003a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a54:	4641      	mov	r1, r8
 8003a56:	eb12 0a01 	adds.w	sl, r2, r1
 8003a5a:	4649      	mov	r1, r9
 8003a5c:	eb43 0b01 	adc.w	fp, r3, r1
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	f04f 0300 	mov.w	r3, #0
 8003a68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a74:	4692      	mov	sl, r2
 8003a76:	469b      	mov	fp, r3
 8003a78:	4643      	mov	r3, r8
 8003a7a:	eb1a 0303 	adds.w	r3, sl, r3
 8003a7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a82:	464b      	mov	r3, r9
 8003a84:	eb4b 0303 	adc.w	r3, fp, r3
 8003a88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	18db      	adds	r3, r3, r3
 8003aa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	eb42 0303 	adc.w	r3, r2, r3
 8003aac:	647b      	str	r3, [r7, #68]	@ 0x44
 8003aae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ab2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003ab6:	f7fc fbe3 	bl	8000280 <__aeabi_uldivmod>
 8003aba:	4602      	mov	r2, r0
 8003abc:	460b      	mov	r3, r1
 8003abe:	4611      	mov	r1, r2
 8003ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb0 <UART_SetConfig+0x2d4>)
 8003ac2:	fba3 2301 	umull	r2, r3, r3, r1
 8003ac6:	095b      	lsrs	r3, r3, #5
 8003ac8:	2264      	movs	r2, #100	@ 0x64
 8003aca:	fb02 f303 	mul.w	r3, r2, r3
 8003ace:	1acb      	subs	r3, r1, r3
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003ad6:	4b36      	ldr	r3, [pc, #216]	@ (8003bb0 <UART_SetConfig+0x2d4>)
 8003ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8003adc:	095b      	lsrs	r3, r3, #5
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ae4:	441c      	add	r4, r3
 8003ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aea:	2200      	movs	r2, #0
 8003aec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003af0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003af4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003af8:	4642      	mov	r2, r8
 8003afa:	464b      	mov	r3, r9
 8003afc:	1891      	adds	r1, r2, r2
 8003afe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b00:	415b      	adcs	r3, r3
 8003b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b08:	4641      	mov	r1, r8
 8003b0a:	1851      	adds	r1, r2, r1
 8003b0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b0e:	4649      	mov	r1, r9
 8003b10:	414b      	adcs	r3, r1
 8003b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b14:	f04f 0200 	mov.w	r2, #0
 8003b18:	f04f 0300 	mov.w	r3, #0
 8003b1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b20:	4659      	mov	r1, fp
 8003b22:	00cb      	lsls	r3, r1, #3
 8003b24:	4651      	mov	r1, sl
 8003b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b2a:	4651      	mov	r1, sl
 8003b2c:	00ca      	lsls	r2, r1, #3
 8003b2e:	4610      	mov	r0, r2
 8003b30:	4619      	mov	r1, r3
 8003b32:	4603      	mov	r3, r0
 8003b34:	4642      	mov	r2, r8
 8003b36:	189b      	adds	r3, r3, r2
 8003b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b3c:	464b      	mov	r3, r9
 8003b3e:	460a      	mov	r2, r1
 8003b40:	eb42 0303 	adc.w	r3, r2, r3
 8003b44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003b58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	18db      	adds	r3, r3, r3
 8003b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b62:	4613      	mov	r3, r2
 8003b64:	eb42 0303 	adc.w	r3, r2, r3
 8003b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b72:	f7fc fb85 	bl	8000280 <__aeabi_uldivmod>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb0 <UART_SetConfig+0x2d4>)
 8003b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b80:	095b      	lsrs	r3, r3, #5
 8003b82:	2164      	movs	r1, #100	@ 0x64
 8003b84:	fb01 f303 	mul.w	r3, r1, r3
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	3332      	adds	r3, #50	@ 0x32
 8003b8e:	4a08      	ldr	r2, [pc, #32]	@ (8003bb0 <UART_SetConfig+0x2d4>)
 8003b90:	fba2 2303 	umull	r2, r3, r2, r3
 8003b94:	095b      	lsrs	r3, r3, #5
 8003b96:	f003 0207 	and.w	r2, r3, #7
 8003b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4422      	add	r2, r4
 8003ba2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ba4:	e106      	b.n	8003db4 <UART_SetConfig+0x4d8>
 8003ba6:	bf00      	nop
 8003ba8:	40011000 	.word	0x40011000
 8003bac:	40011400 	.word	0x40011400
 8003bb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003bbe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003bc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003bc6:	4642      	mov	r2, r8
 8003bc8:	464b      	mov	r3, r9
 8003bca:	1891      	adds	r1, r2, r2
 8003bcc:	6239      	str	r1, [r7, #32]
 8003bce:	415b      	adcs	r3, r3
 8003bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	1854      	adds	r4, r2, r1
 8003bda:	4649      	mov	r1, r9
 8003bdc:	eb43 0501 	adc.w	r5, r3, r1
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	00eb      	lsls	r3, r5, #3
 8003bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bee:	00e2      	lsls	r2, r4, #3
 8003bf0:	4614      	mov	r4, r2
 8003bf2:	461d      	mov	r5, r3
 8003bf4:	4643      	mov	r3, r8
 8003bf6:	18e3      	adds	r3, r4, r3
 8003bf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bfc:	464b      	mov	r3, r9
 8003bfe:	eb45 0303 	adc.w	r3, r5, r3
 8003c02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c22:	4629      	mov	r1, r5
 8003c24:	008b      	lsls	r3, r1, #2
 8003c26:	4621      	mov	r1, r4
 8003c28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c2c:	4621      	mov	r1, r4
 8003c2e:	008a      	lsls	r2, r1, #2
 8003c30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003c34:	f7fc fb24 	bl	8000280 <__aeabi_uldivmod>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	4b60      	ldr	r3, [pc, #384]	@ (8003dc0 <UART_SetConfig+0x4e4>)
 8003c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	011c      	lsls	r4, r3, #4
 8003c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c58:	4642      	mov	r2, r8
 8003c5a:	464b      	mov	r3, r9
 8003c5c:	1891      	adds	r1, r2, r2
 8003c5e:	61b9      	str	r1, [r7, #24]
 8003c60:	415b      	adcs	r3, r3
 8003c62:	61fb      	str	r3, [r7, #28]
 8003c64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c68:	4641      	mov	r1, r8
 8003c6a:	1851      	adds	r1, r2, r1
 8003c6c:	6139      	str	r1, [r7, #16]
 8003c6e:	4649      	mov	r1, r9
 8003c70:	414b      	adcs	r3, r1
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	f04f 0200 	mov.w	r2, #0
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c80:	4659      	mov	r1, fp
 8003c82:	00cb      	lsls	r3, r1, #3
 8003c84:	4651      	mov	r1, sl
 8003c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c8a:	4651      	mov	r1, sl
 8003c8c:	00ca      	lsls	r2, r1, #3
 8003c8e:	4610      	mov	r0, r2
 8003c90:	4619      	mov	r1, r3
 8003c92:	4603      	mov	r3, r0
 8003c94:	4642      	mov	r2, r8
 8003c96:	189b      	adds	r3, r3, r2
 8003c98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c9c:	464b      	mov	r3, r9
 8003c9e:	460a      	mov	r2, r1
 8003ca0:	eb42 0303 	adc.w	r3, r2, r3
 8003ca4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003cb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003cc0:	4649      	mov	r1, r9
 8003cc2:	008b      	lsls	r3, r1, #2
 8003cc4:	4641      	mov	r1, r8
 8003cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cca:	4641      	mov	r1, r8
 8003ccc:	008a      	lsls	r2, r1, #2
 8003cce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003cd2:	f7fc fad5 	bl	8000280 <__aeabi_uldivmod>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4b38      	ldr	r3, [pc, #224]	@ (8003dc0 <UART_SetConfig+0x4e4>)
 8003cde:	fba3 2301 	umull	r2, r3, r3, r1
 8003ce2:	095b      	lsrs	r3, r3, #5
 8003ce4:	2264      	movs	r2, #100	@ 0x64
 8003ce6:	fb02 f303 	mul.w	r3, r2, r3
 8003cea:	1acb      	subs	r3, r1, r3
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	3332      	adds	r3, #50	@ 0x32
 8003cf0:	4a33      	ldr	r2, [pc, #204]	@ (8003dc0 <UART_SetConfig+0x4e4>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	095b      	lsrs	r3, r3, #5
 8003cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cfc:	441c      	add	r4, r3
 8003cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d02:	2200      	movs	r2, #0
 8003d04:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d06:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d0c:	4642      	mov	r2, r8
 8003d0e:	464b      	mov	r3, r9
 8003d10:	1891      	adds	r1, r2, r2
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	415b      	adcs	r3, r3
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d1c:	4641      	mov	r1, r8
 8003d1e:	1851      	adds	r1, r2, r1
 8003d20:	6039      	str	r1, [r7, #0]
 8003d22:	4649      	mov	r1, r9
 8003d24:	414b      	adcs	r3, r1
 8003d26:	607b      	str	r3, [r7, #4]
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003d34:	4659      	mov	r1, fp
 8003d36:	00cb      	lsls	r3, r1, #3
 8003d38:	4651      	mov	r1, sl
 8003d3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d3e:	4651      	mov	r1, sl
 8003d40:	00ca      	lsls	r2, r1, #3
 8003d42:	4610      	mov	r0, r2
 8003d44:	4619      	mov	r1, r3
 8003d46:	4603      	mov	r3, r0
 8003d48:	4642      	mov	r2, r8
 8003d4a:	189b      	adds	r3, r3, r2
 8003d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d4e:	464b      	mov	r3, r9
 8003d50:	460a      	mov	r2, r1
 8003d52:	eb42 0303 	adc.w	r3, r2, r3
 8003d56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d62:	667a      	str	r2, [r7, #100]	@ 0x64
 8003d64:	f04f 0200 	mov.w	r2, #0
 8003d68:	f04f 0300 	mov.w	r3, #0
 8003d6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d70:	4649      	mov	r1, r9
 8003d72:	008b      	lsls	r3, r1, #2
 8003d74:	4641      	mov	r1, r8
 8003d76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d7a:	4641      	mov	r1, r8
 8003d7c:	008a      	lsls	r2, r1, #2
 8003d7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d82:	f7fc fa7d 	bl	8000280 <__aeabi_uldivmod>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc0 <UART_SetConfig+0x4e4>)
 8003d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8003d90:	095b      	lsrs	r3, r3, #5
 8003d92:	2164      	movs	r1, #100	@ 0x64
 8003d94:	fb01 f303 	mul.w	r3, r1, r3
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	3332      	adds	r3, #50	@ 0x32
 8003d9e:	4a08      	ldr	r2, [pc, #32]	@ (8003dc0 <UART_SetConfig+0x4e4>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
 8003da4:	095b      	lsrs	r3, r3, #5
 8003da6:	f003 020f 	and.w	r2, r3, #15
 8003daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4422      	add	r2, r4
 8003db2:	609a      	str	r2, [r3, #8]
}
 8003db4:	bf00      	nop
 8003db6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dc0:	51eb851f 	.word	0x51eb851f

08003dc4 <atoi>:
 8003dc4:	220a      	movs	r2, #10
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	f000 b87a 	b.w	8003ec0 <strtol>

08003dcc <_strtol_l.constprop.0>:
 8003dcc:	2b24      	cmp	r3, #36	@ 0x24
 8003dce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dd2:	4686      	mov	lr, r0
 8003dd4:	4690      	mov	r8, r2
 8003dd6:	d801      	bhi.n	8003ddc <_strtol_l.constprop.0+0x10>
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d106      	bne.n	8003dea <_strtol_l.constprop.0+0x1e>
 8003ddc:	f000 faf8 	bl	80043d0 <__errno>
 8003de0:	2316      	movs	r3, #22
 8003de2:	6003      	str	r3, [r0, #0]
 8003de4:	2000      	movs	r0, #0
 8003de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dea:	4834      	ldr	r0, [pc, #208]	@ (8003ebc <_strtol_l.constprop.0+0xf0>)
 8003dec:	460d      	mov	r5, r1
 8003dee:	462a      	mov	r2, r5
 8003df0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003df4:	5d06      	ldrb	r6, [r0, r4]
 8003df6:	f016 0608 	ands.w	r6, r6, #8
 8003dfa:	d1f8      	bne.n	8003dee <_strtol_l.constprop.0+0x22>
 8003dfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8003dfe:	d12d      	bne.n	8003e5c <_strtol_l.constprop.0+0x90>
 8003e00:	782c      	ldrb	r4, [r5, #0]
 8003e02:	2601      	movs	r6, #1
 8003e04:	1c95      	adds	r5, r2, #2
 8003e06:	f033 0210 	bics.w	r2, r3, #16
 8003e0a:	d109      	bne.n	8003e20 <_strtol_l.constprop.0+0x54>
 8003e0c:	2c30      	cmp	r4, #48	@ 0x30
 8003e0e:	d12a      	bne.n	8003e66 <_strtol_l.constprop.0+0x9a>
 8003e10:	782a      	ldrb	r2, [r5, #0]
 8003e12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003e16:	2a58      	cmp	r2, #88	@ 0x58
 8003e18:	d125      	bne.n	8003e66 <_strtol_l.constprop.0+0x9a>
 8003e1a:	786c      	ldrb	r4, [r5, #1]
 8003e1c:	2310      	movs	r3, #16
 8003e1e:	3502      	adds	r5, #2
 8003e20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003e24:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003e28:	2200      	movs	r2, #0
 8003e2a:	fbbc f9f3 	udiv	r9, ip, r3
 8003e2e:	4610      	mov	r0, r2
 8003e30:	fb03 ca19 	mls	sl, r3, r9, ip
 8003e34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003e38:	2f09      	cmp	r7, #9
 8003e3a:	d81b      	bhi.n	8003e74 <_strtol_l.constprop.0+0xa8>
 8003e3c:	463c      	mov	r4, r7
 8003e3e:	42a3      	cmp	r3, r4
 8003e40:	dd27      	ble.n	8003e92 <_strtol_l.constprop.0+0xc6>
 8003e42:	1c57      	adds	r7, r2, #1
 8003e44:	d007      	beq.n	8003e56 <_strtol_l.constprop.0+0x8a>
 8003e46:	4581      	cmp	r9, r0
 8003e48:	d320      	bcc.n	8003e8c <_strtol_l.constprop.0+0xc0>
 8003e4a:	d101      	bne.n	8003e50 <_strtol_l.constprop.0+0x84>
 8003e4c:	45a2      	cmp	sl, r4
 8003e4e:	db1d      	blt.n	8003e8c <_strtol_l.constprop.0+0xc0>
 8003e50:	fb00 4003 	mla	r0, r0, r3, r4
 8003e54:	2201      	movs	r2, #1
 8003e56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003e5a:	e7eb      	b.n	8003e34 <_strtol_l.constprop.0+0x68>
 8003e5c:	2c2b      	cmp	r4, #43	@ 0x2b
 8003e5e:	bf04      	itt	eq
 8003e60:	782c      	ldrbeq	r4, [r5, #0]
 8003e62:	1c95      	addeq	r5, r2, #2
 8003e64:	e7cf      	b.n	8003e06 <_strtol_l.constprop.0+0x3a>
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1da      	bne.n	8003e20 <_strtol_l.constprop.0+0x54>
 8003e6a:	2c30      	cmp	r4, #48	@ 0x30
 8003e6c:	bf0c      	ite	eq
 8003e6e:	2308      	moveq	r3, #8
 8003e70:	230a      	movne	r3, #10
 8003e72:	e7d5      	b.n	8003e20 <_strtol_l.constprop.0+0x54>
 8003e74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003e78:	2f19      	cmp	r7, #25
 8003e7a:	d801      	bhi.n	8003e80 <_strtol_l.constprop.0+0xb4>
 8003e7c:	3c37      	subs	r4, #55	@ 0x37
 8003e7e:	e7de      	b.n	8003e3e <_strtol_l.constprop.0+0x72>
 8003e80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003e84:	2f19      	cmp	r7, #25
 8003e86:	d804      	bhi.n	8003e92 <_strtol_l.constprop.0+0xc6>
 8003e88:	3c57      	subs	r4, #87	@ 0x57
 8003e8a:	e7d8      	b.n	8003e3e <_strtol_l.constprop.0+0x72>
 8003e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e90:	e7e1      	b.n	8003e56 <_strtol_l.constprop.0+0x8a>
 8003e92:	1c53      	adds	r3, r2, #1
 8003e94:	d108      	bne.n	8003ea8 <_strtol_l.constprop.0+0xdc>
 8003e96:	2322      	movs	r3, #34	@ 0x22
 8003e98:	f8ce 3000 	str.w	r3, [lr]
 8003e9c:	4660      	mov	r0, ip
 8003e9e:	f1b8 0f00 	cmp.w	r8, #0
 8003ea2:	d0a0      	beq.n	8003de6 <_strtol_l.constprop.0+0x1a>
 8003ea4:	1e69      	subs	r1, r5, #1
 8003ea6:	e006      	b.n	8003eb6 <_strtol_l.constprop.0+0xea>
 8003ea8:	b106      	cbz	r6, 8003eac <_strtol_l.constprop.0+0xe0>
 8003eaa:	4240      	negs	r0, r0
 8003eac:	f1b8 0f00 	cmp.w	r8, #0
 8003eb0:	d099      	beq.n	8003de6 <_strtol_l.constprop.0+0x1a>
 8003eb2:	2a00      	cmp	r2, #0
 8003eb4:	d1f6      	bne.n	8003ea4 <_strtol_l.constprop.0+0xd8>
 8003eb6:	f8c8 1000 	str.w	r1, [r8]
 8003eba:	e794      	b.n	8003de6 <_strtol_l.constprop.0+0x1a>
 8003ebc:	08004f01 	.word	0x08004f01

08003ec0 <strtol>:
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	460a      	mov	r2, r1
 8003ec4:	4601      	mov	r1, r0
 8003ec6:	4802      	ldr	r0, [pc, #8]	@ (8003ed0 <strtol+0x10>)
 8003ec8:	6800      	ldr	r0, [r0, #0]
 8003eca:	f7ff bf7f 	b.w	8003dcc <_strtol_l.constprop.0>
 8003ece:	bf00      	nop
 8003ed0:	20000018 	.word	0x20000018

08003ed4 <std>:
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	b510      	push	{r4, lr}
 8003ed8:	4604      	mov	r4, r0
 8003eda:	e9c0 3300 	strd	r3, r3, [r0]
 8003ede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ee2:	6083      	str	r3, [r0, #8]
 8003ee4:	8181      	strh	r1, [r0, #12]
 8003ee6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ee8:	81c2      	strh	r2, [r0, #14]
 8003eea:	6183      	str	r3, [r0, #24]
 8003eec:	4619      	mov	r1, r3
 8003eee:	2208      	movs	r2, #8
 8003ef0:	305c      	adds	r0, #92	@ 0x5c
 8003ef2:	f000 f9f9 	bl	80042e8 <memset>
 8003ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8003f2c <std+0x58>)
 8003ef8:	6263      	str	r3, [r4, #36]	@ 0x24
 8003efa:	4b0d      	ldr	r3, [pc, #52]	@ (8003f30 <std+0x5c>)
 8003efc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003efe:	4b0d      	ldr	r3, [pc, #52]	@ (8003f34 <std+0x60>)
 8003f00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f02:	4b0d      	ldr	r3, [pc, #52]	@ (8003f38 <std+0x64>)
 8003f04:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f06:	4b0d      	ldr	r3, [pc, #52]	@ (8003f3c <std+0x68>)
 8003f08:	6224      	str	r4, [r4, #32]
 8003f0a:	429c      	cmp	r4, r3
 8003f0c:	d006      	beq.n	8003f1c <std+0x48>
 8003f0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003f12:	4294      	cmp	r4, r2
 8003f14:	d002      	beq.n	8003f1c <std+0x48>
 8003f16:	33d0      	adds	r3, #208	@ 0xd0
 8003f18:	429c      	cmp	r4, r3
 8003f1a:	d105      	bne.n	8003f28 <std+0x54>
 8003f1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f24:	f000 ba7e 	b.w	8004424 <__retarget_lock_init_recursive>
 8003f28:	bd10      	pop	{r4, pc}
 8003f2a:	bf00      	nop
 8003f2c:	08004139 	.word	0x08004139
 8003f30:	0800415b 	.word	0x0800415b
 8003f34:	08004193 	.word	0x08004193
 8003f38:	080041b7 	.word	0x080041b7
 8003f3c:	200004a4 	.word	0x200004a4

08003f40 <stdio_exit_handler>:
 8003f40:	4a02      	ldr	r2, [pc, #8]	@ (8003f4c <stdio_exit_handler+0xc>)
 8003f42:	4903      	ldr	r1, [pc, #12]	@ (8003f50 <stdio_exit_handler+0x10>)
 8003f44:	4803      	ldr	r0, [pc, #12]	@ (8003f54 <stdio_exit_handler+0x14>)
 8003f46:	f000 b869 	b.w	800401c <_fwalk_sglue>
 8003f4a:	bf00      	nop
 8003f4c:	2000000c 	.word	0x2000000c
 8003f50:	08004cc5 	.word	0x08004cc5
 8003f54:	2000001c 	.word	0x2000001c

08003f58 <cleanup_stdio>:
 8003f58:	6841      	ldr	r1, [r0, #4]
 8003f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003f8c <cleanup_stdio+0x34>)
 8003f5c:	4299      	cmp	r1, r3
 8003f5e:	b510      	push	{r4, lr}
 8003f60:	4604      	mov	r4, r0
 8003f62:	d001      	beq.n	8003f68 <cleanup_stdio+0x10>
 8003f64:	f000 feae 	bl	8004cc4 <_fflush_r>
 8003f68:	68a1      	ldr	r1, [r4, #8]
 8003f6a:	4b09      	ldr	r3, [pc, #36]	@ (8003f90 <cleanup_stdio+0x38>)
 8003f6c:	4299      	cmp	r1, r3
 8003f6e:	d002      	beq.n	8003f76 <cleanup_stdio+0x1e>
 8003f70:	4620      	mov	r0, r4
 8003f72:	f000 fea7 	bl	8004cc4 <_fflush_r>
 8003f76:	68e1      	ldr	r1, [r4, #12]
 8003f78:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <cleanup_stdio+0x3c>)
 8003f7a:	4299      	cmp	r1, r3
 8003f7c:	d004      	beq.n	8003f88 <cleanup_stdio+0x30>
 8003f7e:	4620      	mov	r0, r4
 8003f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f84:	f000 be9e 	b.w	8004cc4 <_fflush_r>
 8003f88:	bd10      	pop	{r4, pc}
 8003f8a:	bf00      	nop
 8003f8c:	200004a4 	.word	0x200004a4
 8003f90:	2000050c 	.word	0x2000050c
 8003f94:	20000574 	.word	0x20000574

08003f98 <global_stdio_init.part.0>:
 8003f98:	b510      	push	{r4, lr}
 8003f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <global_stdio_init.part.0+0x30>)
 8003f9c:	4c0b      	ldr	r4, [pc, #44]	@ (8003fcc <global_stdio_init.part.0+0x34>)
 8003f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8003fd0 <global_stdio_init.part.0+0x38>)
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	2104      	movs	r1, #4
 8003fa8:	f7ff ff94 	bl	8003ed4 <std>
 8003fac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	2109      	movs	r1, #9
 8003fb4:	f7ff ff8e 	bl	8003ed4 <std>
 8003fb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fc2:	2112      	movs	r1, #18
 8003fc4:	f7ff bf86 	b.w	8003ed4 <std>
 8003fc8:	200005dc 	.word	0x200005dc
 8003fcc:	200004a4 	.word	0x200004a4
 8003fd0:	08003f41 	.word	0x08003f41

08003fd4 <__sfp_lock_acquire>:
 8003fd4:	4801      	ldr	r0, [pc, #4]	@ (8003fdc <__sfp_lock_acquire+0x8>)
 8003fd6:	f000 ba26 	b.w	8004426 <__retarget_lock_acquire_recursive>
 8003fda:	bf00      	nop
 8003fdc:	200005e5 	.word	0x200005e5

08003fe0 <__sfp_lock_release>:
 8003fe0:	4801      	ldr	r0, [pc, #4]	@ (8003fe8 <__sfp_lock_release+0x8>)
 8003fe2:	f000 ba21 	b.w	8004428 <__retarget_lock_release_recursive>
 8003fe6:	bf00      	nop
 8003fe8:	200005e5 	.word	0x200005e5

08003fec <__sinit>:
 8003fec:	b510      	push	{r4, lr}
 8003fee:	4604      	mov	r4, r0
 8003ff0:	f7ff fff0 	bl	8003fd4 <__sfp_lock_acquire>
 8003ff4:	6a23      	ldr	r3, [r4, #32]
 8003ff6:	b11b      	cbz	r3, 8004000 <__sinit+0x14>
 8003ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ffc:	f7ff bff0 	b.w	8003fe0 <__sfp_lock_release>
 8004000:	4b04      	ldr	r3, [pc, #16]	@ (8004014 <__sinit+0x28>)
 8004002:	6223      	str	r3, [r4, #32]
 8004004:	4b04      	ldr	r3, [pc, #16]	@ (8004018 <__sinit+0x2c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f5      	bne.n	8003ff8 <__sinit+0xc>
 800400c:	f7ff ffc4 	bl	8003f98 <global_stdio_init.part.0>
 8004010:	e7f2      	b.n	8003ff8 <__sinit+0xc>
 8004012:	bf00      	nop
 8004014:	08003f59 	.word	0x08003f59
 8004018:	200005dc 	.word	0x200005dc

0800401c <_fwalk_sglue>:
 800401c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004020:	4607      	mov	r7, r0
 8004022:	4688      	mov	r8, r1
 8004024:	4614      	mov	r4, r2
 8004026:	2600      	movs	r6, #0
 8004028:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800402c:	f1b9 0901 	subs.w	r9, r9, #1
 8004030:	d505      	bpl.n	800403e <_fwalk_sglue+0x22>
 8004032:	6824      	ldr	r4, [r4, #0]
 8004034:	2c00      	cmp	r4, #0
 8004036:	d1f7      	bne.n	8004028 <_fwalk_sglue+0xc>
 8004038:	4630      	mov	r0, r6
 800403a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800403e:	89ab      	ldrh	r3, [r5, #12]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d907      	bls.n	8004054 <_fwalk_sglue+0x38>
 8004044:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004048:	3301      	adds	r3, #1
 800404a:	d003      	beq.n	8004054 <_fwalk_sglue+0x38>
 800404c:	4629      	mov	r1, r5
 800404e:	4638      	mov	r0, r7
 8004050:	47c0      	blx	r8
 8004052:	4306      	orrs	r6, r0
 8004054:	3568      	adds	r5, #104	@ 0x68
 8004056:	e7e9      	b.n	800402c <_fwalk_sglue+0x10>

08004058 <iprintf>:
 8004058:	b40f      	push	{r0, r1, r2, r3}
 800405a:	b507      	push	{r0, r1, r2, lr}
 800405c:	4906      	ldr	r1, [pc, #24]	@ (8004078 <iprintf+0x20>)
 800405e:	ab04      	add	r3, sp, #16
 8004060:	6808      	ldr	r0, [r1, #0]
 8004062:	f853 2b04 	ldr.w	r2, [r3], #4
 8004066:	6881      	ldr	r1, [r0, #8]
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	f000 fb01 	bl	8004670 <_vfiprintf_r>
 800406e:	b003      	add	sp, #12
 8004070:	f85d eb04 	ldr.w	lr, [sp], #4
 8004074:	b004      	add	sp, #16
 8004076:	4770      	bx	lr
 8004078:	20000018 	.word	0x20000018

0800407c <_puts_r>:
 800407c:	6a03      	ldr	r3, [r0, #32]
 800407e:	b570      	push	{r4, r5, r6, lr}
 8004080:	6884      	ldr	r4, [r0, #8]
 8004082:	4605      	mov	r5, r0
 8004084:	460e      	mov	r6, r1
 8004086:	b90b      	cbnz	r3, 800408c <_puts_r+0x10>
 8004088:	f7ff ffb0 	bl	8003fec <__sinit>
 800408c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800408e:	07db      	lsls	r3, r3, #31
 8004090:	d405      	bmi.n	800409e <_puts_r+0x22>
 8004092:	89a3      	ldrh	r3, [r4, #12]
 8004094:	0598      	lsls	r0, r3, #22
 8004096:	d402      	bmi.n	800409e <_puts_r+0x22>
 8004098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800409a:	f000 f9c4 	bl	8004426 <__retarget_lock_acquire_recursive>
 800409e:	89a3      	ldrh	r3, [r4, #12]
 80040a0:	0719      	lsls	r1, r3, #28
 80040a2:	d502      	bpl.n	80040aa <_puts_r+0x2e>
 80040a4:	6923      	ldr	r3, [r4, #16]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d135      	bne.n	8004116 <_puts_r+0x9a>
 80040aa:	4621      	mov	r1, r4
 80040ac:	4628      	mov	r0, r5
 80040ae:	f000 f8c5 	bl	800423c <__swsetup_r>
 80040b2:	b380      	cbz	r0, 8004116 <_puts_r+0x9a>
 80040b4:	f04f 35ff 	mov.w	r5, #4294967295
 80040b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80040ba:	07da      	lsls	r2, r3, #31
 80040bc:	d405      	bmi.n	80040ca <_puts_r+0x4e>
 80040be:	89a3      	ldrh	r3, [r4, #12]
 80040c0:	059b      	lsls	r3, r3, #22
 80040c2:	d402      	bmi.n	80040ca <_puts_r+0x4e>
 80040c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80040c6:	f000 f9af 	bl	8004428 <__retarget_lock_release_recursive>
 80040ca:	4628      	mov	r0, r5
 80040cc:	bd70      	pop	{r4, r5, r6, pc}
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	da04      	bge.n	80040dc <_puts_r+0x60>
 80040d2:	69a2      	ldr	r2, [r4, #24]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	dc17      	bgt.n	8004108 <_puts_r+0x8c>
 80040d8:	290a      	cmp	r1, #10
 80040da:	d015      	beq.n	8004108 <_puts_r+0x8c>
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	1c5a      	adds	r2, r3, #1
 80040e0:	6022      	str	r2, [r4, #0]
 80040e2:	7019      	strb	r1, [r3, #0]
 80040e4:	68a3      	ldr	r3, [r4, #8]
 80040e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80040ea:	3b01      	subs	r3, #1
 80040ec:	60a3      	str	r3, [r4, #8]
 80040ee:	2900      	cmp	r1, #0
 80040f0:	d1ed      	bne.n	80040ce <_puts_r+0x52>
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	da11      	bge.n	800411a <_puts_r+0x9e>
 80040f6:	4622      	mov	r2, r4
 80040f8:	210a      	movs	r1, #10
 80040fa:	4628      	mov	r0, r5
 80040fc:	f000 f85f 	bl	80041be <__swbuf_r>
 8004100:	3001      	adds	r0, #1
 8004102:	d0d7      	beq.n	80040b4 <_puts_r+0x38>
 8004104:	250a      	movs	r5, #10
 8004106:	e7d7      	b.n	80040b8 <_puts_r+0x3c>
 8004108:	4622      	mov	r2, r4
 800410a:	4628      	mov	r0, r5
 800410c:	f000 f857 	bl	80041be <__swbuf_r>
 8004110:	3001      	adds	r0, #1
 8004112:	d1e7      	bne.n	80040e4 <_puts_r+0x68>
 8004114:	e7ce      	b.n	80040b4 <_puts_r+0x38>
 8004116:	3e01      	subs	r6, #1
 8004118:	e7e4      	b.n	80040e4 <_puts_r+0x68>
 800411a:	6823      	ldr	r3, [r4, #0]
 800411c:	1c5a      	adds	r2, r3, #1
 800411e:	6022      	str	r2, [r4, #0]
 8004120:	220a      	movs	r2, #10
 8004122:	701a      	strb	r2, [r3, #0]
 8004124:	e7ee      	b.n	8004104 <_puts_r+0x88>
	...

08004128 <puts>:
 8004128:	4b02      	ldr	r3, [pc, #8]	@ (8004134 <puts+0xc>)
 800412a:	4601      	mov	r1, r0
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	f7ff bfa5 	b.w	800407c <_puts_r>
 8004132:	bf00      	nop
 8004134:	20000018 	.word	0x20000018

08004138 <__sread>:
 8004138:	b510      	push	{r4, lr}
 800413a:	460c      	mov	r4, r1
 800413c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004140:	f000 f922 	bl	8004388 <_read_r>
 8004144:	2800      	cmp	r0, #0
 8004146:	bfab      	itete	ge
 8004148:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800414a:	89a3      	ldrhlt	r3, [r4, #12]
 800414c:	181b      	addge	r3, r3, r0
 800414e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004152:	bfac      	ite	ge
 8004154:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004156:	81a3      	strhlt	r3, [r4, #12]
 8004158:	bd10      	pop	{r4, pc}

0800415a <__swrite>:
 800415a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800415e:	461f      	mov	r7, r3
 8004160:	898b      	ldrh	r3, [r1, #12]
 8004162:	05db      	lsls	r3, r3, #23
 8004164:	4605      	mov	r5, r0
 8004166:	460c      	mov	r4, r1
 8004168:	4616      	mov	r6, r2
 800416a:	d505      	bpl.n	8004178 <__swrite+0x1e>
 800416c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004170:	2302      	movs	r3, #2
 8004172:	2200      	movs	r2, #0
 8004174:	f000 f8f6 	bl	8004364 <_lseek_r>
 8004178:	89a3      	ldrh	r3, [r4, #12]
 800417a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800417e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004182:	81a3      	strh	r3, [r4, #12]
 8004184:	4632      	mov	r2, r6
 8004186:	463b      	mov	r3, r7
 8004188:	4628      	mov	r0, r5
 800418a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800418e:	f000 b90d 	b.w	80043ac <_write_r>

08004192 <__sseek>:
 8004192:	b510      	push	{r4, lr}
 8004194:	460c      	mov	r4, r1
 8004196:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800419a:	f000 f8e3 	bl	8004364 <_lseek_r>
 800419e:	1c43      	adds	r3, r0, #1
 80041a0:	89a3      	ldrh	r3, [r4, #12]
 80041a2:	bf15      	itete	ne
 80041a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80041a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80041aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80041ae:	81a3      	strheq	r3, [r4, #12]
 80041b0:	bf18      	it	ne
 80041b2:	81a3      	strhne	r3, [r4, #12]
 80041b4:	bd10      	pop	{r4, pc}

080041b6 <__sclose>:
 80041b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ba:	f000 b8c3 	b.w	8004344 <_close_r>

080041be <__swbuf_r>:
 80041be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c0:	460e      	mov	r6, r1
 80041c2:	4614      	mov	r4, r2
 80041c4:	4605      	mov	r5, r0
 80041c6:	b118      	cbz	r0, 80041d0 <__swbuf_r+0x12>
 80041c8:	6a03      	ldr	r3, [r0, #32]
 80041ca:	b90b      	cbnz	r3, 80041d0 <__swbuf_r+0x12>
 80041cc:	f7ff ff0e 	bl	8003fec <__sinit>
 80041d0:	69a3      	ldr	r3, [r4, #24]
 80041d2:	60a3      	str	r3, [r4, #8]
 80041d4:	89a3      	ldrh	r3, [r4, #12]
 80041d6:	071a      	lsls	r2, r3, #28
 80041d8:	d501      	bpl.n	80041de <__swbuf_r+0x20>
 80041da:	6923      	ldr	r3, [r4, #16]
 80041dc:	b943      	cbnz	r3, 80041f0 <__swbuf_r+0x32>
 80041de:	4621      	mov	r1, r4
 80041e0:	4628      	mov	r0, r5
 80041e2:	f000 f82b 	bl	800423c <__swsetup_r>
 80041e6:	b118      	cbz	r0, 80041f0 <__swbuf_r+0x32>
 80041e8:	f04f 37ff 	mov.w	r7, #4294967295
 80041ec:	4638      	mov	r0, r7
 80041ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	6922      	ldr	r2, [r4, #16]
 80041f4:	1a98      	subs	r0, r3, r2
 80041f6:	6963      	ldr	r3, [r4, #20]
 80041f8:	b2f6      	uxtb	r6, r6
 80041fa:	4283      	cmp	r3, r0
 80041fc:	4637      	mov	r7, r6
 80041fe:	dc05      	bgt.n	800420c <__swbuf_r+0x4e>
 8004200:	4621      	mov	r1, r4
 8004202:	4628      	mov	r0, r5
 8004204:	f000 fd5e 	bl	8004cc4 <_fflush_r>
 8004208:	2800      	cmp	r0, #0
 800420a:	d1ed      	bne.n	80041e8 <__swbuf_r+0x2a>
 800420c:	68a3      	ldr	r3, [r4, #8]
 800420e:	3b01      	subs	r3, #1
 8004210:	60a3      	str	r3, [r4, #8]
 8004212:	6823      	ldr	r3, [r4, #0]
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	6022      	str	r2, [r4, #0]
 8004218:	701e      	strb	r6, [r3, #0]
 800421a:	6962      	ldr	r2, [r4, #20]
 800421c:	1c43      	adds	r3, r0, #1
 800421e:	429a      	cmp	r2, r3
 8004220:	d004      	beq.n	800422c <__swbuf_r+0x6e>
 8004222:	89a3      	ldrh	r3, [r4, #12]
 8004224:	07db      	lsls	r3, r3, #31
 8004226:	d5e1      	bpl.n	80041ec <__swbuf_r+0x2e>
 8004228:	2e0a      	cmp	r6, #10
 800422a:	d1df      	bne.n	80041ec <__swbuf_r+0x2e>
 800422c:	4621      	mov	r1, r4
 800422e:	4628      	mov	r0, r5
 8004230:	f000 fd48 	bl	8004cc4 <_fflush_r>
 8004234:	2800      	cmp	r0, #0
 8004236:	d0d9      	beq.n	80041ec <__swbuf_r+0x2e>
 8004238:	e7d6      	b.n	80041e8 <__swbuf_r+0x2a>
	...

0800423c <__swsetup_r>:
 800423c:	b538      	push	{r3, r4, r5, lr}
 800423e:	4b29      	ldr	r3, [pc, #164]	@ (80042e4 <__swsetup_r+0xa8>)
 8004240:	4605      	mov	r5, r0
 8004242:	6818      	ldr	r0, [r3, #0]
 8004244:	460c      	mov	r4, r1
 8004246:	b118      	cbz	r0, 8004250 <__swsetup_r+0x14>
 8004248:	6a03      	ldr	r3, [r0, #32]
 800424a:	b90b      	cbnz	r3, 8004250 <__swsetup_r+0x14>
 800424c:	f7ff fece 	bl	8003fec <__sinit>
 8004250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004254:	0719      	lsls	r1, r3, #28
 8004256:	d422      	bmi.n	800429e <__swsetup_r+0x62>
 8004258:	06da      	lsls	r2, r3, #27
 800425a:	d407      	bmi.n	800426c <__swsetup_r+0x30>
 800425c:	2209      	movs	r2, #9
 800425e:	602a      	str	r2, [r5, #0]
 8004260:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004264:	81a3      	strh	r3, [r4, #12]
 8004266:	f04f 30ff 	mov.w	r0, #4294967295
 800426a:	e033      	b.n	80042d4 <__swsetup_r+0x98>
 800426c:	0758      	lsls	r0, r3, #29
 800426e:	d512      	bpl.n	8004296 <__swsetup_r+0x5a>
 8004270:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004272:	b141      	cbz	r1, 8004286 <__swsetup_r+0x4a>
 8004274:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004278:	4299      	cmp	r1, r3
 800427a:	d002      	beq.n	8004282 <__swsetup_r+0x46>
 800427c:	4628      	mov	r0, r5
 800427e:	f000 f8d5 	bl	800442c <_free_r>
 8004282:	2300      	movs	r3, #0
 8004284:	6363      	str	r3, [r4, #52]	@ 0x34
 8004286:	89a3      	ldrh	r3, [r4, #12]
 8004288:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800428c:	81a3      	strh	r3, [r4, #12]
 800428e:	2300      	movs	r3, #0
 8004290:	6063      	str	r3, [r4, #4]
 8004292:	6923      	ldr	r3, [r4, #16]
 8004294:	6023      	str	r3, [r4, #0]
 8004296:	89a3      	ldrh	r3, [r4, #12]
 8004298:	f043 0308 	orr.w	r3, r3, #8
 800429c:	81a3      	strh	r3, [r4, #12]
 800429e:	6923      	ldr	r3, [r4, #16]
 80042a0:	b94b      	cbnz	r3, 80042b6 <__swsetup_r+0x7a>
 80042a2:	89a3      	ldrh	r3, [r4, #12]
 80042a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80042a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042ac:	d003      	beq.n	80042b6 <__swsetup_r+0x7a>
 80042ae:	4621      	mov	r1, r4
 80042b0:	4628      	mov	r0, r5
 80042b2:	f000 fd55 	bl	8004d60 <__smakebuf_r>
 80042b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042ba:	f013 0201 	ands.w	r2, r3, #1
 80042be:	d00a      	beq.n	80042d6 <__swsetup_r+0x9a>
 80042c0:	2200      	movs	r2, #0
 80042c2:	60a2      	str	r2, [r4, #8]
 80042c4:	6962      	ldr	r2, [r4, #20]
 80042c6:	4252      	negs	r2, r2
 80042c8:	61a2      	str	r2, [r4, #24]
 80042ca:	6922      	ldr	r2, [r4, #16]
 80042cc:	b942      	cbnz	r2, 80042e0 <__swsetup_r+0xa4>
 80042ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80042d2:	d1c5      	bne.n	8004260 <__swsetup_r+0x24>
 80042d4:	bd38      	pop	{r3, r4, r5, pc}
 80042d6:	0799      	lsls	r1, r3, #30
 80042d8:	bf58      	it	pl
 80042da:	6962      	ldrpl	r2, [r4, #20]
 80042dc:	60a2      	str	r2, [r4, #8]
 80042de:	e7f4      	b.n	80042ca <__swsetup_r+0x8e>
 80042e0:	2000      	movs	r0, #0
 80042e2:	e7f7      	b.n	80042d4 <__swsetup_r+0x98>
 80042e4:	20000018 	.word	0x20000018

080042e8 <memset>:
 80042e8:	4402      	add	r2, r0
 80042ea:	4603      	mov	r3, r0
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d100      	bne.n	80042f2 <memset+0xa>
 80042f0:	4770      	bx	lr
 80042f2:	f803 1b01 	strb.w	r1, [r3], #1
 80042f6:	e7f9      	b.n	80042ec <memset+0x4>

080042f8 <strncmp>:
 80042f8:	b510      	push	{r4, lr}
 80042fa:	b16a      	cbz	r2, 8004318 <strncmp+0x20>
 80042fc:	3901      	subs	r1, #1
 80042fe:	1884      	adds	r4, r0, r2
 8004300:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004304:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004308:	429a      	cmp	r2, r3
 800430a:	d103      	bne.n	8004314 <strncmp+0x1c>
 800430c:	42a0      	cmp	r0, r4
 800430e:	d001      	beq.n	8004314 <strncmp+0x1c>
 8004310:	2a00      	cmp	r2, #0
 8004312:	d1f5      	bne.n	8004300 <strncmp+0x8>
 8004314:	1ad0      	subs	r0, r2, r3
 8004316:	bd10      	pop	{r4, pc}
 8004318:	4610      	mov	r0, r2
 800431a:	e7fc      	b.n	8004316 <strncmp+0x1e>

0800431c <strncpy>:
 800431c:	b510      	push	{r4, lr}
 800431e:	3901      	subs	r1, #1
 8004320:	4603      	mov	r3, r0
 8004322:	b132      	cbz	r2, 8004332 <strncpy+0x16>
 8004324:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004328:	f803 4b01 	strb.w	r4, [r3], #1
 800432c:	3a01      	subs	r2, #1
 800432e:	2c00      	cmp	r4, #0
 8004330:	d1f7      	bne.n	8004322 <strncpy+0x6>
 8004332:	441a      	add	r2, r3
 8004334:	2100      	movs	r1, #0
 8004336:	4293      	cmp	r3, r2
 8004338:	d100      	bne.n	800433c <strncpy+0x20>
 800433a:	bd10      	pop	{r4, pc}
 800433c:	f803 1b01 	strb.w	r1, [r3], #1
 8004340:	e7f9      	b.n	8004336 <strncpy+0x1a>
	...

08004344 <_close_r>:
 8004344:	b538      	push	{r3, r4, r5, lr}
 8004346:	4d06      	ldr	r5, [pc, #24]	@ (8004360 <_close_r+0x1c>)
 8004348:	2300      	movs	r3, #0
 800434a:	4604      	mov	r4, r0
 800434c:	4608      	mov	r0, r1
 800434e:	602b      	str	r3, [r5, #0]
 8004350:	f7fc fe5f 	bl	8001012 <_close>
 8004354:	1c43      	adds	r3, r0, #1
 8004356:	d102      	bne.n	800435e <_close_r+0x1a>
 8004358:	682b      	ldr	r3, [r5, #0]
 800435a:	b103      	cbz	r3, 800435e <_close_r+0x1a>
 800435c:	6023      	str	r3, [r4, #0]
 800435e:	bd38      	pop	{r3, r4, r5, pc}
 8004360:	200005e0 	.word	0x200005e0

08004364 <_lseek_r>:
 8004364:	b538      	push	{r3, r4, r5, lr}
 8004366:	4d07      	ldr	r5, [pc, #28]	@ (8004384 <_lseek_r+0x20>)
 8004368:	4604      	mov	r4, r0
 800436a:	4608      	mov	r0, r1
 800436c:	4611      	mov	r1, r2
 800436e:	2200      	movs	r2, #0
 8004370:	602a      	str	r2, [r5, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	f7fc fe74 	bl	8001060 <_lseek>
 8004378:	1c43      	adds	r3, r0, #1
 800437a:	d102      	bne.n	8004382 <_lseek_r+0x1e>
 800437c:	682b      	ldr	r3, [r5, #0]
 800437e:	b103      	cbz	r3, 8004382 <_lseek_r+0x1e>
 8004380:	6023      	str	r3, [r4, #0]
 8004382:	bd38      	pop	{r3, r4, r5, pc}
 8004384:	200005e0 	.word	0x200005e0

08004388 <_read_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	4d07      	ldr	r5, [pc, #28]	@ (80043a8 <_read_r+0x20>)
 800438c:	4604      	mov	r4, r0
 800438e:	4608      	mov	r0, r1
 8004390:	4611      	mov	r1, r2
 8004392:	2200      	movs	r2, #0
 8004394:	602a      	str	r2, [r5, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	f7fc fe02 	bl	8000fa0 <_read>
 800439c:	1c43      	adds	r3, r0, #1
 800439e:	d102      	bne.n	80043a6 <_read_r+0x1e>
 80043a0:	682b      	ldr	r3, [r5, #0]
 80043a2:	b103      	cbz	r3, 80043a6 <_read_r+0x1e>
 80043a4:	6023      	str	r3, [r4, #0]
 80043a6:	bd38      	pop	{r3, r4, r5, pc}
 80043a8:	200005e0 	.word	0x200005e0

080043ac <_write_r>:
 80043ac:	b538      	push	{r3, r4, r5, lr}
 80043ae:	4d07      	ldr	r5, [pc, #28]	@ (80043cc <_write_r+0x20>)
 80043b0:	4604      	mov	r4, r0
 80043b2:	4608      	mov	r0, r1
 80043b4:	4611      	mov	r1, r2
 80043b6:	2200      	movs	r2, #0
 80043b8:	602a      	str	r2, [r5, #0]
 80043ba:	461a      	mov	r2, r3
 80043bc:	f7fc fe0d 	bl	8000fda <_write>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d102      	bne.n	80043ca <_write_r+0x1e>
 80043c4:	682b      	ldr	r3, [r5, #0]
 80043c6:	b103      	cbz	r3, 80043ca <_write_r+0x1e>
 80043c8:	6023      	str	r3, [r4, #0]
 80043ca:	bd38      	pop	{r3, r4, r5, pc}
 80043cc:	200005e0 	.word	0x200005e0

080043d0 <__errno>:
 80043d0:	4b01      	ldr	r3, [pc, #4]	@ (80043d8 <__errno+0x8>)
 80043d2:	6818      	ldr	r0, [r3, #0]
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	20000018 	.word	0x20000018

080043dc <__libc_init_array>:
 80043dc:	b570      	push	{r4, r5, r6, lr}
 80043de:	4d0d      	ldr	r5, [pc, #52]	@ (8004414 <__libc_init_array+0x38>)
 80043e0:	4c0d      	ldr	r4, [pc, #52]	@ (8004418 <__libc_init_array+0x3c>)
 80043e2:	1b64      	subs	r4, r4, r5
 80043e4:	10a4      	asrs	r4, r4, #2
 80043e6:	2600      	movs	r6, #0
 80043e8:	42a6      	cmp	r6, r4
 80043ea:	d109      	bne.n	8004400 <__libc_init_array+0x24>
 80043ec:	4d0b      	ldr	r5, [pc, #44]	@ (800441c <__libc_init_array+0x40>)
 80043ee:	4c0c      	ldr	r4, [pc, #48]	@ (8004420 <__libc_init_array+0x44>)
 80043f0:	f000 fd24 	bl	8004e3c <_init>
 80043f4:	1b64      	subs	r4, r4, r5
 80043f6:	10a4      	asrs	r4, r4, #2
 80043f8:	2600      	movs	r6, #0
 80043fa:	42a6      	cmp	r6, r4
 80043fc:	d105      	bne.n	800440a <__libc_init_array+0x2e>
 80043fe:	bd70      	pop	{r4, r5, r6, pc}
 8004400:	f855 3b04 	ldr.w	r3, [r5], #4
 8004404:	4798      	blx	r3
 8004406:	3601      	adds	r6, #1
 8004408:	e7ee      	b.n	80043e8 <__libc_init_array+0xc>
 800440a:	f855 3b04 	ldr.w	r3, [r5], #4
 800440e:	4798      	blx	r3
 8004410:	3601      	adds	r6, #1
 8004412:	e7f2      	b.n	80043fa <__libc_init_array+0x1e>
 8004414:	0800503c 	.word	0x0800503c
 8004418:	0800503c 	.word	0x0800503c
 800441c:	0800503c 	.word	0x0800503c
 8004420:	08005040 	.word	0x08005040

08004424 <__retarget_lock_init_recursive>:
 8004424:	4770      	bx	lr

08004426 <__retarget_lock_acquire_recursive>:
 8004426:	4770      	bx	lr

08004428 <__retarget_lock_release_recursive>:
 8004428:	4770      	bx	lr
	...

0800442c <_free_r>:
 800442c:	b538      	push	{r3, r4, r5, lr}
 800442e:	4605      	mov	r5, r0
 8004430:	2900      	cmp	r1, #0
 8004432:	d041      	beq.n	80044b8 <_free_r+0x8c>
 8004434:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004438:	1f0c      	subs	r4, r1, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	bfb8      	it	lt
 800443e:	18e4      	addlt	r4, r4, r3
 8004440:	f000 f8e0 	bl	8004604 <__malloc_lock>
 8004444:	4a1d      	ldr	r2, [pc, #116]	@ (80044bc <_free_r+0x90>)
 8004446:	6813      	ldr	r3, [r2, #0]
 8004448:	b933      	cbnz	r3, 8004458 <_free_r+0x2c>
 800444a:	6063      	str	r3, [r4, #4]
 800444c:	6014      	str	r4, [r2, #0]
 800444e:	4628      	mov	r0, r5
 8004450:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004454:	f000 b8dc 	b.w	8004610 <__malloc_unlock>
 8004458:	42a3      	cmp	r3, r4
 800445a:	d908      	bls.n	800446e <_free_r+0x42>
 800445c:	6820      	ldr	r0, [r4, #0]
 800445e:	1821      	adds	r1, r4, r0
 8004460:	428b      	cmp	r3, r1
 8004462:	bf01      	itttt	eq
 8004464:	6819      	ldreq	r1, [r3, #0]
 8004466:	685b      	ldreq	r3, [r3, #4]
 8004468:	1809      	addeq	r1, r1, r0
 800446a:	6021      	streq	r1, [r4, #0]
 800446c:	e7ed      	b.n	800444a <_free_r+0x1e>
 800446e:	461a      	mov	r2, r3
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	b10b      	cbz	r3, 8004478 <_free_r+0x4c>
 8004474:	42a3      	cmp	r3, r4
 8004476:	d9fa      	bls.n	800446e <_free_r+0x42>
 8004478:	6811      	ldr	r1, [r2, #0]
 800447a:	1850      	adds	r0, r2, r1
 800447c:	42a0      	cmp	r0, r4
 800447e:	d10b      	bne.n	8004498 <_free_r+0x6c>
 8004480:	6820      	ldr	r0, [r4, #0]
 8004482:	4401      	add	r1, r0
 8004484:	1850      	adds	r0, r2, r1
 8004486:	4283      	cmp	r3, r0
 8004488:	6011      	str	r1, [r2, #0]
 800448a:	d1e0      	bne.n	800444e <_free_r+0x22>
 800448c:	6818      	ldr	r0, [r3, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	6053      	str	r3, [r2, #4]
 8004492:	4408      	add	r0, r1
 8004494:	6010      	str	r0, [r2, #0]
 8004496:	e7da      	b.n	800444e <_free_r+0x22>
 8004498:	d902      	bls.n	80044a0 <_free_r+0x74>
 800449a:	230c      	movs	r3, #12
 800449c:	602b      	str	r3, [r5, #0]
 800449e:	e7d6      	b.n	800444e <_free_r+0x22>
 80044a0:	6820      	ldr	r0, [r4, #0]
 80044a2:	1821      	adds	r1, r4, r0
 80044a4:	428b      	cmp	r3, r1
 80044a6:	bf04      	itt	eq
 80044a8:	6819      	ldreq	r1, [r3, #0]
 80044aa:	685b      	ldreq	r3, [r3, #4]
 80044ac:	6063      	str	r3, [r4, #4]
 80044ae:	bf04      	itt	eq
 80044b0:	1809      	addeq	r1, r1, r0
 80044b2:	6021      	streq	r1, [r4, #0]
 80044b4:	6054      	str	r4, [r2, #4]
 80044b6:	e7ca      	b.n	800444e <_free_r+0x22>
 80044b8:	bd38      	pop	{r3, r4, r5, pc}
 80044ba:	bf00      	nop
 80044bc:	200005ec 	.word	0x200005ec

080044c0 <sbrk_aligned>:
 80044c0:	b570      	push	{r4, r5, r6, lr}
 80044c2:	4e0f      	ldr	r6, [pc, #60]	@ (8004500 <sbrk_aligned+0x40>)
 80044c4:	460c      	mov	r4, r1
 80044c6:	6831      	ldr	r1, [r6, #0]
 80044c8:	4605      	mov	r5, r0
 80044ca:	b911      	cbnz	r1, 80044d2 <sbrk_aligned+0x12>
 80044cc:	f000 fca6 	bl	8004e1c <_sbrk_r>
 80044d0:	6030      	str	r0, [r6, #0]
 80044d2:	4621      	mov	r1, r4
 80044d4:	4628      	mov	r0, r5
 80044d6:	f000 fca1 	bl	8004e1c <_sbrk_r>
 80044da:	1c43      	adds	r3, r0, #1
 80044dc:	d103      	bne.n	80044e6 <sbrk_aligned+0x26>
 80044de:	f04f 34ff 	mov.w	r4, #4294967295
 80044e2:	4620      	mov	r0, r4
 80044e4:	bd70      	pop	{r4, r5, r6, pc}
 80044e6:	1cc4      	adds	r4, r0, #3
 80044e8:	f024 0403 	bic.w	r4, r4, #3
 80044ec:	42a0      	cmp	r0, r4
 80044ee:	d0f8      	beq.n	80044e2 <sbrk_aligned+0x22>
 80044f0:	1a21      	subs	r1, r4, r0
 80044f2:	4628      	mov	r0, r5
 80044f4:	f000 fc92 	bl	8004e1c <_sbrk_r>
 80044f8:	3001      	adds	r0, #1
 80044fa:	d1f2      	bne.n	80044e2 <sbrk_aligned+0x22>
 80044fc:	e7ef      	b.n	80044de <sbrk_aligned+0x1e>
 80044fe:	bf00      	nop
 8004500:	200005e8 	.word	0x200005e8

08004504 <_malloc_r>:
 8004504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004508:	1ccd      	adds	r5, r1, #3
 800450a:	f025 0503 	bic.w	r5, r5, #3
 800450e:	3508      	adds	r5, #8
 8004510:	2d0c      	cmp	r5, #12
 8004512:	bf38      	it	cc
 8004514:	250c      	movcc	r5, #12
 8004516:	2d00      	cmp	r5, #0
 8004518:	4606      	mov	r6, r0
 800451a:	db01      	blt.n	8004520 <_malloc_r+0x1c>
 800451c:	42a9      	cmp	r1, r5
 800451e:	d904      	bls.n	800452a <_malloc_r+0x26>
 8004520:	230c      	movs	r3, #12
 8004522:	6033      	str	r3, [r6, #0]
 8004524:	2000      	movs	r0, #0
 8004526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800452a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004600 <_malloc_r+0xfc>
 800452e:	f000 f869 	bl	8004604 <__malloc_lock>
 8004532:	f8d8 3000 	ldr.w	r3, [r8]
 8004536:	461c      	mov	r4, r3
 8004538:	bb44      	cbnz	r4, 800458c <_malloc_r+0x88>
 800453a:	4629      	mov	r1, r5
 800453c:	4630      	mov	r0, r6
 800453e:	f7ff ffbf 	bl	80044c0 <sbrk_aligned>
 8004542:	1c43      	adds	r3, r0, #1
 8004544:	4604      	mov	r4, r0
 8004546:	d158      	bne.n	80045fa <_malloc_r+0xf6>
 8004548:	f8d8 4000 	ldr.w	r4, [r8]
 800454c:	4627      	mov	r7, r4
 800454e:	2f00      	cmp	r7, #0
 8004550:	d143      	bne.n	80045da <_malloc_r+0xd6>
 8004552:	2c00      	cmp	r4, #0
 8004554:	d04b      	beq.n	80045ee <_malloc_r+0xea>
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	4639      	mov	r1, r7
 800455a:	4630      	mov	r0, r6
 800455c:	eb04 0903 	add.w	r9, r4, r3
 8004560:	f000 fc5c 	bl	8004e1c <_sbrk_r>
 8004564:	4581      	cmp	r9, r0
 8004566:	d142      	bne.n	80045ee <_malloc_r+0xea>
 8004568:	6821      	ldr	r1, [r4, #0]
 800456a:	1a6d      	subs	r5, r5, r1
 800456c:	4629      	mov	r1, r5
 800456e:	4630      	mov	r0, r6
 8004570:	f7ff ffa6 	bl	80044c0 <sbrk_aligned>
 8004574:	3001      	adds	r0, #1
 8004576:	d03a      	beq.n	80045ee <_malloc_r+0xea>
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	442b      	add	r3, r5
 800457c:	6023      	str	r3, [r4, #0]
 800457e:	f8d8 3000 	ldr.w	r3, [r8]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	bb62      	cbnz	r2, 80045e0 <_malloc_r+0xdc>
 8004586:	f8c8 7000 	str.w	r7, [r8]
 800458a:	e00f      	b.n	80045ac <_malloc_r+0xa8>
 800458c:	6822      	ldr	r2, [r4, #0]
 800458e:	1b52      	subs	r2, r2, r5
 8004590:	d420      	bmi.n	80045d4 <_malloc_r+0xd0>
 8004592:	2a0b      	cmp	r2, #11
 8004594:	d917      	bls.n	80045c6 <_malloc_r+0xc2>
 8004596:	1961      	adds	r1, r4, r5
 8004598:	42a3      	cmp	r3, r4
 800459a:	6025      	str	r5, [r4, #0]
 800459c:	bf18      	it	ne
 800459e:	6059      	strne	r1, [r3, #4]
 80045a0:	6863      	ldr	r3, [r4, #4]
 80045a2:	bf08      	it	eq
 80045a4:	f8c8 1000 	streq.w	r1, [r8]
 80045a8:	5162      	str	r2, [r4, r5]
 80045aa:	604b      	str	r3, [r1, #4]
 80045ac:	4630      	mov	r0, r6
 80045ae:	f000 f82f 	bl	8004610 <__malloc_unlock>
 80045b2:	f104 000b 	add.w	r0, r4, #11
 80045b6:	1d23      	adds	r3, r4, #4
 80045b8:	f020 0007 	bic.w	r0, r0, #7
 80045bc:	1ac2      	subs	r2, r0, r3
 80045be:	bf1c      	itt	ne
 80045c0:	1a1b      	subne	r3, r3, r0
 80045c2:	50a3      	strne	r3, [r4, r2]
 80045c4:	e7af      	b.n	8004526 <_malloc_r+0x22>
 80045c6:	6862      	ldr	r2, [r4, #4]
 80045c8:	42a3      	cmp	r3, r4
 80045ca:	bf0c      	ite	eq
 80045cc:	f8c8 2000 	streq.w	r2, [r8]
 80045d0:	605a      	strne	r2, [r3, #4]
 80045d2:	e7eb      	b.n	80045ac <_malloc_r+0xa8>
 80045d4:	4623      	mov	r3, r4
 80045d6:	6864      	ldr	r4, [r4, #4]
 80045d8:	e7ae      	b.n	8004538 <_malloc_r+0x34>
 80045da:	463c      	mov	r4, r7
 80045dc:	687f      	ldr	r7, [r7, #4]
 80045de:	e7b6      	b.n	800454e <_malloc_r+0x4a>
 80045e0:	461a      	mov	r2, r3
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	42a3      	cmp	r3, r4
 80045e6:	d1fb      	bne.n	80045e0 <_malloc_r+0xdc>
 80045e8:	2300      	movs	r3, #0
 80045ea:	6053      	str	r3, [r2, #4]
 80045ec:	e7de      	b.n	80045ac <_malloc_r+0xa8>
 80045ee:	230c      	movs	r3, #12
 80045f0:	6033      	str	r3, [r6, #0]
 80045f2:	4630      	mov	r0, r6
 80045f4:	f000 f80c 	bl	8004610 <__malloc_unlock>
 80045f8:	e794      	b.n	8004524 <_malloc_r+0x20>
 80045fa:	6005      	str	r5, [r0, #0]
 80045fc:	e7d6      	b.n	80045ac <_malloc_r+0xa8>
 80045fe:	bf00      	nop
 8004600:	200005ec 	.word	0x200005ec

08004604 <__malloc_lock>:
 8004604:	4801      	ldr	r0, [pc, #4]	@ (800460c <__malloc_lock+0x8>)
 8004606:	f7ff bf0e 	b.w	8004426 <__retarget_lock_acquire_recursive>
 800460a:	bf00      	nop
 800460c:	200005e4 	.word	0x200005e4

08004610 <__malloc_unlock>:
 8004610:	4801      	ldr	r0, [pc, #4]	@ (8004618 <__malloc_unlock+0x8>)
 8004612:	f7ff bf09 	b.w	8004428 <__retarget_lock_release_recursive>
 8004616:	bf00      	nop
 8004618:	200005e4 	.word	0x200005e4

0800461c <__sfputc_r>:
 800461c:	6893      	ldr	r3, [r2, #8]
 800461e:	3b01      	subs	r3, #1
 8004620:	2b00      	cmp	r3, #0
 8004622:	b410      	push	{r4}
 8004624:	6093      	str	r3, [r2, #8]
 8004626:	da08      	bge.n	800463a <__sfputc_r+0x1e>
 8004628:	6994      	ldr	r4, [r2, #24]
 800462a:	42a3      	cmp	r3, r4
 800462c:	db01      	blt.n	8004632 <__sfputc_r+0x16>
 800462e:	290a      	cmp	r1, #10
 8004630:	d103      	bne.n	800463a <__sfputc_r+0x1e>
 8004632:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004636:	f7ff bdc2 	b.w	80041be <__swbuf_r>
 800463a:	6813      	ldr	r3, [r2, #0]
 800463c:	1c58      	adds	r0, r3, #1
 800463e:	6010      	str	r0, [r2, #0]
 8004640:	7019      	strb	r1, [r3, #0]
 8004642:	4608      	mov	r0, r1
 8004644:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004648:	4770      	bx	lr

0800464a <__sfputs_r>:
 800464a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800464c:	4606      	mov	r6, r0
 800464e:	460f      	mov	r7, r1
 8004650:	4614      	mov	r4, r2
 8004652:	18d5      	adds	r5, r2, r3
 8004654:	42ac      	cmp	r4, r5
 8004656:	d101      	bne.n	800465c <__sfputs_r+0x12>
 8004658:	2000      	movs	r0, #0
 800465a:	e007      	b.n	800466c <__sfputs_r+0x22>
 800465c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004660:	463a      	mov	r2, r7
 8004662:	4630      	mov	r0, r6
 8004664:	f7ff ffda 	bl	800461c <__sfputc_r>
 8004668:	1c43      	adds	r3, r0, #1
 800466a:	d1f3      	bne.n	8004654 <__sfputs_r+0xa>
 800466c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004670 <_vfiprintf_r>:
 8004670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004674:	460d      	mov	r5, r1
 8004676:	b09d      	sub	sp, #116	@ 0x74
 8004678:	4614      	mov	r4, r2
 800467a:	4698      	mov	r8, r3
 800467c:	4606      	mov	r6, r0
 800467e:	b118      	cbz	r0, 8004688 <_vfiprintf_r+0x18>
 8004680:	6a03      	ldr	r3, [r0, #32]
 8004682:	b90b      	cbnz	r3, 8004688 <_vfiprintf_r+0x18>
 8004684:	f7ff fcb2 	bl	8003fec <__sinit>
 8004688:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800468a:	07d9      	lsls	r1, r3, #31
 800468c:	d405      	bmi.n	800469a <_vfiprintf_r+0x2a>
 800468e:	89ab      	ldrh	r3, [r5, #12]
 8004690:	059a      	lsls	r2, r3, #22
 8004692:	d402      	bmi.n	800469a <_vfiprintf_r+0x2a>
 8004694:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004696:	f7ff fec6 	bl	8004426 <__retarget_lock_acquire_recursive>
 800469a:	89ab      	ldrh	r3, [r5, #12]
 800469c:	071b      	lsls	r3, r3, #28
 800469e:	d501      	bpl.n	80046a4 <_vfiprintf_r+0x34>
 80046a0:	692b      	ldr	r3, [r5, #16]
 80046a2:	b99b      	cbnz	r3, 80046cc <_vfiprintf_r+0x5c>
 80046a4:	4629      	mov	r1, r5
 80046a6:	4630      	mov	r0, r6
 80046a8:	f7ff fdc8 	bl	800423c <__swsetup_r>
 80046ac:	b170      	cbz	r0, 80046cc <_vfiprintf_r+0x5c>
 80046ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80046b0:	07dc      	lsls	r4, r3, #31
 80046b2:	d504      	bpl.n	80046be <_vfiprintf_r+0x4e>
 80046b4:	f04f 30ff 	mov.w	r0, #4294967295
 80046b8:	b01d      	add	sp, #116	@ 0x74
 80046ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046be:	89ab      	ldrh	r3, [r5, #12]
 80046c0:	0598      	lsls	r0, r3, #22
 80046c2:	d4f7      	bmi.n	80046b4 <_vfiprintf_r+0x44>
 80046c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80046c6:	f7ff feaf 	bl	8004428 <__retarget_lock_release_recursive>
 80046ca:	e7f3      	b.n	80046b4 <_vfiprintf_r+0x44>
 80046cc:	2300      	movs	r3, #0
 80046ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80046d0:	2320      	movs	r3, #32
 80046d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80046d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80046da:	2330      	movs	r3, #48	@ 0x30
 80046dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800488c <_vfiprintf_r+0x21c>
 80046e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80046e4:	f04f 0901 	mov.w	r9, #1
 80046e8:	4623      	mov	r3, r4
 80046ea:	469a      	mov	sl, r3
 80046ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046f0:	b10a      	cbz	r2, 80046f6 <_vfiprintf_r+0x86>
 80046f2:	2a25      	cmp	r2, #37	@ 0x25
 80046f4:	d1f9      	bne.n	80046ea <_vfiprintf_r+0x7a>
 80046f6:	ebba 0b04 	subs.w	fp, sl, r4
 80046fa:	d00b      	beq.n	8004714 <_vfiprintf_r+0xa4>
 80046fc:	465b      	mov	r3, fp
 80046fe:	4622      	mov	r2, r4
 8004700:	4629      	mov	r1, r5
 8004702:	4630      	mov	r0, r6
 8004704:	f7ff ffa1 	bl	800464a <__sfputs_r>
 8004708:	3001      	adds	r0, #1
 800470a:	f000 80a7 	beq.w	800485c <_vfiprintf_r+0x1ec>
 800470e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004710:	445a      	add	r2, fp
 8004712:	9209      	str	r2, [sp, #36]	@ 0x24
 8004714:	f89a 3000 	ldrb.w	r3, [sl]
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 809f 	beq.w	800485c <_vfiprintf_r+0x1ec>
 800471e:	2300      	movs	r3, #0
 8004720:	f04f 32ff 	mov.w	r2, #4294967295
 8004724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004728:	f10a 0a01 	add.w	sl, sl, #1
 800472c:	9304      	str	r3, [sp, #16]
 800472e:	9307      	str	r3, [sp, #28]
 8004730:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004734:	931a      	str	r3, [sp, #104]	@ 0x68
 8004736:	4654      	mov	r4, sl
 8004738:	2205      	movs	r2, #5
 800473a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800473e:	4853      	ldr	r0, [pc, #332]	@ (800488c <_vfiprintf_r+0x21c>)
 8004740:	f7fb fd4e 	bl	80001e0 <memchr>
 8004744:	9a04      	ldr	r2, [sp, #16]
 8004746:	b9d8      	cbnz	r0, 8004780 <_vfiprintf_r+0x110>
 8004748:	06d1      	lsls	r1, r2, #27
 800474a:	bf44      	itt	mi
 800474c:	2320      	movmi	r3, #32
 800474e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004752:	0713      	lsls	r3, r2, #28
 8004754:	bf44      	itt	mi
 8004756:	232b      	movmi	r3, #43	@ 0x2b
 8004758:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800475c:	f89a 3000 	ldrb.w	r3, [sl]
 8004760:	2b2a      	cmp	r3, #42	@ 0x2a
 8004762:	d015      	beq.n	8004790 <_vfiprintf_r+0x120>
 8004764:	9a07      	ldr	r2, [sp, #28]
 8004766:	4654      	mov	r4, sl
 8004768:	2000      	movs	r0, #0
 800476a:	f04f 0c0a 	mov.w	ip, #10
 800476e:	4621      	mov	r1, r4
 8004770:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004774:	3b30      	subs	r3, #48	@ 0x30
 8004776:	2b09      	cmp	r3, #9
 8004778:	d94b      	bls.n	8004812 <_vfiprintf_r+0x1a2>
 800477a:	b1b0      	cbz	r0, 80047aa <_vfiprintf_r+0x13a>
 800477c:	9207      	str	r2, [sp, #28]
 800477e:	e014      	b.n	80047aa <_vfiprintf_r+0x13a>
 8004780:	eba0 0308 	sub.w	r3, r0, r8
 8004784:	fa09 f303 	lsl.w	r3, r9, r3
 8004788:	4313      	orrs	r3, r2
 800478a:	9304      	str	r3, [sp, #16]
 800478c:	46a2      	mov	sl, r4
 800478e:	e7d2      	b.n	8004736 <_vfiprintf_r+0xc6>
 8004790:	9b03      	ldr	r3, [sp, #12]
 8004792:	1d19      	adds	r1, r3, #4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	9103      	str	r1, [sp, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	bfbb      	ittet	lt
 800479c:	425b      	neglt	r3, r3
 800479e:	f042 0202 	orrlt.w	r2, r2, #2
 80047a2:	9307      	strge	r3, [sp, #28]
 80047a4:	9307      	strlt	r3, [sp, #28]
 80047a6:	bfb8      	it	lt
 80047a8:	9204      	strlt	r2, [sp, #16]
 80047aa:	7823      	ldrb	r3, [r4, #0]
 80047ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80047ae:	d10a      	bne.n	80047c6 <_vfiprintf_r+0x156>
 80047b0:	7863      	ldrb	r3, [r4, #1]
 80047b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80047b4:	d132      	bne.n	800481c <_vfiprintf_r+0x1ac>
 80047b6:	9b03      	ldr	r3, [sp, #12]
 80047b8:	1d1a      	adds	r2, r3, #4
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	9203      	str	r2, [sp, #12]
 80047be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80047c2:	3402      	adds	r4, #2
 80047c4:	9305      	str	r3, [sp, #20]
 80047c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800489c <_vfiprintf_r+0x22c>
 80047ca:	7821      	ldrb	r1, [r4, #0]
 80047cc:	2203      	movs	r2, #3
 80047ce:	4650      	mov	r0, sl
 80047d0:	f7fb fd06 	bl	80001e0 <memchr>
 80047d4:	b138      	cbz	r0, 80047e6 <_vfiprintf_r+0x176>
 80047d6:	9b04      	ldr	r3, [sp, #16]
 80047d8:	eba0 000a 	sub.w	r0, r0, sl
 80047dc:	2240      	movs	r2, #64	@ 0x40
 80047de:	4082      	lsls	r2, r0
 80047e0:	4313      	orrs	r3, r2
 80047e2:	3401      	adds	r4, #1
 80047e4:	9304      	str	r3, [sp, #16]
 80047e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047ea:	4829      	ldr	r0, [pc, #164]	@ (8004890 <_vfiprintf_r+0x220>)
 80047ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80047f0:	2206      	movs	r2, #6
 80047f2:	f7fb fcf5 	bl	80001e0 <memchr>
 80047f6:	2800      	cmp	r0, #0
 80047f8:	d03f      	beq.n	800487a <_vfiprintf_r+0x20a>
 80047fa:	4b26      	ldr	r3, [pc, #152]	@ (8004894 <_vfiprintf_r+0x224>)
 80047fc:	bb1b      	cbnz	r3, 8004846 <_vfiprintf_r+0x1d6>
 80047fe:	9b03      	ldr	r3, [sp, #12]
 8004800:	3307      	adds	r3, #7
 8004802:	f023 0307 	bic.w	r3, r3, #7
 8004806:	3308      	adds	r3, #8
 8004808:	9303      	str	r3, [sp, #12]
 800480a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800480c:	443b      	add	r3, r7
 800480e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004810:	e76a      	b.n	80046e8 <_vfiprintf_r+0x78>
 8004812:	fb0c 3202 	mla	r2, ip, r2, r3
 8004816:	460c      	mov	r4, r1
 8004818:	2001      	movs	r0, #1
 800481a:	e7a8      	b.n	800476e <_vfiprintf_r+0xfe>
 800481c:	2300      	movs	r3, #0
 800481e:	3401      	adds	r4, #1
 8004820:	9305      	str	r3, [sp, #20]
 8004822:	4619      	mov	r1, r3
 8004824:	f04f 0c0a 	mov.w	ip, #10
 8004828:	4620      	mov	r0, r4
 800482a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800482e:	3a30      	subs	r2, #48	@ 0x30
 8004830:	2a09      	cmp	r2, #9
 8004832:	d903      	bls.n	800483c <_vfiprintf_r+0x1cc>
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0c6      	beq.n	80047c6 <_vfiprintf_r+0x156>
 8004838:	9105      	str	r1, [sp, #20]
 800483a:	e7c4      	b.n	80047c6 <_vfiprintf_r+0x156>
 800483c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004840:	4604      	mov	r4, r0
 8004842:	2301      	movs	r3, #1
 8004844:	e7f0      	b.n	8004828 <_vfiprintf_r+0x1b8>
 8004846:	ab03      	add	r3, sp, #12
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	462a      	mov	r2, r5
 800484c:	4b12      	ldr	r3, [pc, #72]	@ (8004898 <_vfiprintf_r+0x228>)
 800484e:	a904      	add	r1, sp, #16
 8004850:	4630      	mov	r0, r6
 8004852:	f3af 8000 	nop.w
 8004856:	4607      	mov	r7, r0
 8004858:	1c78      	adds	r0, r7, #1
 800485a:	d1d6      	bne.n	800480a <_vfiprintf_r+0x19a>
 800485c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800485e:	07d9      	lsls	r1, r3, #31
 8004860:	d405      	bmi.n	800486e <_vfiprintf_r+0x1fe>
 8004862:	89ab      	ldrh	r3, [r5, #12]
 8004864:	059a      	lsls	r2, r3, #22
 8004866:	d402      	bmi.n	800486e <_vfiprintf_r+0x1fe>
 8004868:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800486a:	f7ff fddd 	bl	8004428 <__retarget_lock_release_recursive>
 800486e:	89ab      	ldrh	r3, [r5, #12]
 8004870:	065b      	lsls	r3, r3, #25
 8004872:	f53f af1f 	bmi.w	80046b4 <_vfiprintf_r+0x44>
 8004876:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004878:	e71e      	b.n	80046b8 <_vfiprintf_r+0x48>
 800487a:	ab03      	add	r3, sp, #12
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	462a      	mov	r2, r5
 8004880:	4b05      	ldr	r3, [pc, #20]	@ (8004898 <_vfiprintf_r+0x228>)
 8004882:	a904      	add	r1, sp, #16
 8004884:	4630      	mov	r0, r6
 8004886:	f000 f879 	bl	800497c <_printf_i>
 800488a:	e7e4      	b.n	8004856 <_vfiprintf_r+0x1e6>
 800488c:	08005001 	.word	0x08005001
 8004890:	0800500b 	.word	0x0800500b
 8004894:	00000000 	.word	0x00000000
 8004898:	0800464b 	.word	0x0800464b
 800489c:	08005007 	.word	0x08005007

080048a0 <_printf_common>:
 80048a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048a4:	4616      	mov	r6, r2
 80048a6:	4698      	mov	r8, r3
 80048a8:	688a      	ldr	r2, [r1, #8]
 80048aa:	690b      	ldr	r3, [r1, #16]
 80048ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80048b0:	4293      	cmp	r3, r2
 80048b2:	bfb8      	it	lt
 80048b4:	4613      	movlt	r3, r2
 80048b6:	6033      	str	r3, [r6, #0]
 80048b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80048bc:	4607      	mov	r7, r0
 80048be:	460c      	mov	r4, r1
 80048c0:	b10a      	cbz	r2, 80048c6 <_printf_common+0x26>
 80048c2:	3301      	adds	r3, #1
 80048c4:	6033      	str	r3, [r6, #0]
 80048c6:	6823      	ldr	r3, [r4, #0]
 80048c8:	0699      	lsls	r1, r3, #26
 80048ca:	bf42      	ittt	mi
 80048cc:	6833      	ldrmi	r3, [r6, #0]
 80048ce:	3302      	addmi	r3, #2
 80048d0:	6033      	strmi	r3, [r6, #0]
 80048d2:	6825      	ldr	r5, [r4, #0]
 80048d4:	f015 0506 	ands.w	r5, r5, #6
 80048d8:	d106      	bne.n	80048e8 <_printf_common+0x48>
 80048da:	f104 0a19 	add.w	sl, r4, #25
 80048de:	68e3      	ldr	r3, [r4, #12]
 80048e0:	6832      	ldr	r2, [r6, #0]
 80048e2:	1a9b      	subs	r3, r3, r2
 80048e4:	42ab      	cmp	r3, r5
 80048e6:	dc26      	bgt.n	8004936 <_printf_common+0x96>
 80048e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80048ec:	6822      	ldr	r2, [r4, #0]
 80048ee:	3b00      	subs	r3, #0
 80048f0:	bf18      	it	ne
 80048f2:	2301      	movne	r3, #1
 80048f4:	0692      	lsls	r2, r2, #26
 80048f6:	d42b      	bmi.n	8004950 <_printf_common+0xb0>
 80048f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80048fc:	4641      	mov	r1, r8
 80048fe:	4638      	mov	r0, r7
 8004900:	47c8      	blx	r9
 8004902:	3001      	adds	r0, #1
 8004904:	d01e      	beq.n	8004944 <_printf_common+0xa4>
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	6922      	ldr	r2, [r4, #16]
 800490a:	f003 0306 	and.w	r3, r3, #6
 800490e:	2b04      	cmp	r3, #4
 8004910:	bf02      	ittt	eq
 8004912:	68e5      	ldreq	r5, [r4, #12]
 8004914:	6833      	ldreq	r3, [r6, #0]
 8004916:	1aed      	subeq	r5, r5, r3
 8004918:	68a3      	ldr	r3, [r4, #8]
 800491a:	bf0c      	ite	eq
 800491c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004920:	2500      	movne	r5, #0
 8004922:	4293      	cmp	r3, r2
 8004924:	bfc4      	itt	gt
 8004926:	1a9b      	subgt	r3, r3, r2
 8004928:	18ed      	addgt	r5, r5, r3
 800492a:	2600      	movs	r6, #0
 800492c:	341a      	adds	r4, #26
 800492e:	42b5      	cmp	r5, r6
 8004930:	d11a      	bne.n	8004968 <_printf_common+0xc8>
 8004932:	2000      	movs	r0, #0
 8004934:	e008      	b.n	8004948 <_printf_common+0xa8>
 8004936:	2301      	movs	r3, #1
 8004938:	4652      	mov	r2, sl
 800493a:	4641      	mov	r1, r8
 800493c:	4638      	mov	r0, r7
 800493e:	47c8      	blx	r9
 8004940:	3001      	adds	r0, #1
 8004942:	d103      	bne.n	800494c <_printf_common+0xac>
 8004944:	f04f 30ff 	mov.w	r0, #4294967295
 8004948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800494c:	3501      	adds	r5, #1
 800494e:	e7c6      	b.n	80048de <_printf_common+0x3e>
 8004950:	18e1      	adds	r1, r4, r3
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	2030      	movs	r0, #48	@ 0x30
 8004956:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800495a:	4422      	add	r2, r4
 800495c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004960:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004964:	3302      	adds	r3, #2
 8004966:	e7c7      	b.n	80048f8 <_printf_common+0x58>
 8004968:	2301      	movs	r3, #1
 800496a:	4622      	mov	r2, r4
 800496c:	4641      	mov	r1, r8
 800496e:	4638      	mov	r0, r7
 8004970:	47c8      	blx	r9
 8004972:	3001      	adds	r0, #1
 8004974:	d0e6      	beq.n	8004944 <_printf_common+0xa4>
 8004976:	3601      	adds	r6, #1
 8004978:	e7d9      	b.n	800492e <_printf_common+0x8e>
	...

0800497c <_printf_i>:
 800497c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004980:	7e0f      	ldrb	r7, [r1, #24]
 8004982:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004984:	2f78      	cmp	r7, #120	@ 0x78
 8004986:	4691      	mov	r9, r2
 8004988:	4680      	mov	r8, r0
 800498a:	460c      	mov	r4, r1
 800498c:	469a      	mov	sl, r3
 800498e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004992:	d807      	bhi.n	80049a4 <_printf_i+0x28>
 8004994:	2f62      	cmp	r7, #98	@ 0x62
 8004996:	d80a      	bhi.n	80049ae <_printf_i+0x32>
 8004998:	2f00      	cmp	r7, #0
 800499a:	f000 80d2 	beq.w	8004b42 <_printf_i+0x1c6>
 800499e:	2f58      	cmp	r7, #88	@ 0x58
 80049a0:	f000 80b9 	beq.w	8004b16 <_printf_i+0x19a>
 80049a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80049ac:	e03a      	b.n	8004a24 <_printf_i+0xa8>
 80049ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80049b2:	2b15      	cmp	r3, #21
 80049b4:	d8f6      	bhi.n	80049a4 <_printf_i+0x28>
 80049b6:	a101      	add	r1, pc, #4	@ (adr r1, 80049bc <_printf_i+0x40>)
 80049b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049bc:	08004a15 	.word	0x08004a15
 80049c0:	08004a29 	.word	0x08004a29
 80049c4:	080049a5 	.word	0x080049a5
 80049c8:	080049a5 	.word	0x080049a5
 80049cc:	080049a5 	.word	0x080049a5
 80049d0:	080049a5 	.word	0x080049a5
 80049d4:	08004a29 	.word	0x08004a29
 80049d8:	080049a5 	.word	0x080049a5
 80049dc:	080049a5 	.word	0x080049a5
 80049e0:	080049a5 	.word	0x080049a5
 80049e4:	080049a5 	.word	0x080049a5
 80049e8:	08004b29 	.word	0x08004b29
 80049ec:	08004a53 	.word	0x08004a53
 80049f0:	08004ae3 	.word	0x08004ae3
 80049f4:	080049a5 	.word	0x080049a5
 80049f8:	080049a5 	.word	0x080049a5
 80049fc:	08004b4b 	.word	0x08004b4b
 8004a00:	080049a5 	.word	0x080049a5
 8004a04:	08004a53 	.word	0x08004a53
 8004a08:	080049a5 	.word	0x080049a5
 8004a0c:	080049a5 	.word	0x080049a5
 8004a10:	08004aeb 	.word	0x08004aeb
 8004a14:	6833      	ldr	r3, [r6, #0]
 8004a16:	1d1a      	adds	r2, r3, #4
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6032      	str	r2, [r6, #0]
 8004a1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a24:	2301      	movs	r3, #1
 8004a26:	e09d      	b.n	8004b64 <_printf_i+0x1e8>
 8004a28:	6833      	ldr	r3, [r6, #0]
 8004a2a:	6820      	ldr	r0, [r4, #0]
 8004a2c:	1d19      	adds	r1, r3, #4
 8004a2e:	6031      	str	r1, [r6, #0]
 8004a30:	0606      	lsls	r6, r0, #24
 8004a32:	d501      	bpl.n	8004a38 <_printf_i+0xbc>
 8004a34:	681d      	ldr	r5, [r3, #0]
 8004a36:	e003      	b.n	8004a40 <_printf_i+0xc4>
 8004a38:	0645      	lsls	r5, r0, #25
 8004a3a:	d5fb      	bpl.n	8004a34 <_printf_i+0xb8>
 8004a3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a40:	2d00      	cmp	r5, #0
 8004a42:	da03      	bge.n	8004a4c <_printf_i+0xd0>
 8004a44:	232d      	movs	r3, #45	@ 0x2d
 8004a46:	426d      	negs	r5, r5
 8004a48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a4c:	4859      	ldr	r0, [pc, #356]	@ (8004bb4 <_printf_i+0x238>)
 8004a4e:	230a      	movs	r3, #10
 8004a50:	e011      	b.n	8004a76 <_printf_i+0xfa>
 8004a52:	6821      	ldr	r1, [r4, #0]
 8004a54:	6833      	ldr	r3, [r6, #0]
 8004a56:	0608      	lsls	r0, r1, #24
 8004a58:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a5c:	d402      	bmi.n	8004a64 <_printf_i+0xe8>
 8004a5e:	0649      	lsls	r1, r1, #25
 8004a60:	bf48      	it	mi
 8004a62:	b2ad      	uxthmi	r5, r5
 8004a64:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a66:	4853      	ldr	r0, [pc, #332]	@ (8004bb4 <_printf_i+0x238>)
 8004a68:	6033      	str	r3, [r6, #0]
 8004a6a:	bf14      	ite	ne
 8004a6c:	230a      	movne	r3, #10
 8004a6e:	2308      	moveq	r3, #8
 8004a70:	2100      	movs	r1, #0
 8004a72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a76:	6866      	ldr	r6, [r4, #4]
 8004a78:	60a6      	str	r6, [r4, #8]
 8004a7a:	2e00      	cmp	r6, #0
 8004a7c:	bfa2      	ittt	ge
 8004a7e:	6821      	ldrge	r1, [r4, #0]
 8004a80:	f021 0104 	bicge.w	r1, r1, #4
 8004a84:	6021      	strge	r1, [r4, #0]
 8004a86:	b90d      	cbnz	r5, 8004a8c <_printf_i+0x110>
 8004a88:	2e00      	cmp	r6, #0
 8004a8a:	d04b      	beq.n	8004b24 <_printf_i+0x1a8>
 8004a8c:	4616      	mov	r6, r2
 8004a8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a92:	fb03 5711 	mls	r7, r3, r1, r5
 8004a96:	5dc7      	ldrb	r7, [r0, r7]
 8004a98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a9c:	462f      	mov	r7, r5
 8004a9e:	42bb      	cmp	r3, r7
 8004aa0:	460d      	mov	r5, r1
 8004aa2:	d9f4      	bls.n	8004a8e <_printf_i+0x112>
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d10b      	bne.n	8004ac0 <_printf_i+0x144>
 8004aa8:	6823      	ldr	r3, [r4, #0]
 8004aaa:	07df      	lsls	r7, r3, #31
 8004aac:	d508      	bpl.n	8004ac0 <_printf_i+0x144>
 8004aae:	6923      	ldr	r3, [r4, #16]
 8004ab0:	6861      	ldr	r1, [r4, #4]
 8004ab2:	4299      	cmp	r1, r3
 8004ab4:	bfde      	ittt	le
 8004ab6:	2330      	movle	r3, #48	@ 0x30
 8004ab8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004abc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ac0:	1b92      	subs	r2, r2, r6
 8004ac2:	6122      	str	r2, [r4, #16]
 8004ac4:	f8cd a000 	str.w	sl, [sp]
 8004ac8:	464b      	mov	r3, r9
 8004aca:	aa03      	add	r2, sp, #12
 8004acc:	4621      	mov	r1, r4
 8004ace:	4640      	mov	r0, r8
 8004ad0:	f7ff fee6 	bl	80048a0 <_printf_common>
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	d14a      	bne.n	8004b6e <_printf_i+0x1f2>
 8004ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8004adc:	b004      	add	sp, #16
 8004ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ae2:	6823      	ldr	r3, [r4, #0]
 8004ae4:	f043 0320 	orr.w	r3, r3, #32
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	4833      	ldr	r0, [pc, #204]	@ (8004bb8 <_printf_i+0x23c>)
 8004aec:	2778      	movs	r7, #120	@ 0x78
 8004aee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	6831      	ldr	r1, [r6, #0]
 8004af6:	061f      	lsls	r7, r3, #24
 8004af8:	f851 5b04 	ldr.w	r5, [r1], #4
 8004afc:	d402      	bmi.n	8004b04 <_printf_i+0x188>
 8004afe:	065f      	lsls	r7, r3, #25
 8004b00:	bf48      	it	mi
 8004b02:	b2ad      	uxthmi	r5, r5
 8004b04:	6031      	str	r1, [r6, #0]
 8004b06:	07d9      	lsls	r1, r3, #31
 8004b08:	bf44      	itt	mi
 8004b0a:	f043 0320 	orrmi.w	r3, r3, #32
 8004b0e:	6023      	strmi	r3, [r4, #0]
 8004b10:	b11d      	cbz	r5, 8004b1a <_printf_i+0x19e>
 8004b12:	2310      	movs	r3, #16
 8004b14:	e7ac      	b.n	8004a70 <_printf_i+0xf4>
 8004b16:	4827      	ldr	r0, [pc, #156]	@ (8004bb4 <_printf_i+0x238>)
 8004b18:	e7e9      	b.n	8004aee <_printf_i+0x172>
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	f023 0320 	bic.w	r3, r3, #32
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	e7f6      	b.n	8004b12 <_printf_i+0x196>
 8004b24:	4616      	mov	r6, r2
 8004b26:	e7bd      	b.n	8004aa4 <_printf_i+0x128>
 8004b28:	6833      	ldr	r3, [r6, #0]
 8004b2a:	6825      	ldr	r5, [r4, #0]
 8004b2c:	6961      	ldr	r1, [r4, #20]
 8004b2e:	1d18      	adds	r0, r3, #4
 8004b30:	6030      	str	r0, [r6, #0]
 8004b32:	062e      	lsls	r6, r5, #24
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	d501      	bpl.n	8004b3c <_printf_i+0x1c0>
 8004b38:	6019      	str	r1, [r3, #0]
 8004b3a:	e002      	b.n	8004b42 <_printf_i+0x1c6>
 8004b3c:	0668      	lsls	r0, r5, #25
 8004b3e:	d5fb      	bpl.n	8004b38 <_printf_i+0x1bc>
 8004b40:	8019      	strh	r1, [r3, #0]
 8004b42:	2300      	movs	r3, #0
 8004b44:	6123      	str	r3, [r4, #16]
 8004b46:	4616      	mov	r6, r2
 8004b48:	e7bc      	b.n	8004ac4 <_printf_i+0x148>
 8004b4a:	6833      	ldr	r3, [r6, #0]
 8004b4c:	1d1a      	adds	r2, r3, #4
 8004b4e:	6032      	str	r2, [r6, #0]
 8004b50:	681e      	ldr	r6, [r3, #0]
 8004b52:	6862      	ldr	r2, [r4, #4]
 8004b54:	2100      	movs	r1, #0
 8004b56:	4630      	mov	r0, r6
 8004b58:	f7fb fb42 	bl	80001e0 <memchr>
 8004b5c:	b108      	cbz	r0, 8004b62 <_printf_i+0x1e6>
 8004b5e:	1b80      	subs	r0, r0, r6
 8004b60:	6060      	str	r0, [r4, #4]
 8004b62:	6863      	ldr	r3, [r4, #4]
 8004b64:	6123      	str	r3, [r4, #16]
 8004b66:	2300      	movs	r3, #0
 8004b68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b6c:	e7aa      	b.n	8004ac4 <_printf_i+0x148>
 8004b6e:	6923      	ldr	r3, [r4, #16]
 8004b70:	4632      	mov	r2, r6
 8004b72:	4649      	mov	r1, r9
 8004b74:	4640      	mov	r0, r8
 8004b76:	47d0      	blx	sl
 8004b78:	3001      	adds	r0, #1
 8004b7a:	d0ad      	beq.n	8004ad8 <_printf_i+0x15c>
 8004b7c:	6823      	ldr	r3, [r4, #0]
 8004b7e:	079b      	lsls	r3, r3, #30
 8004b80:	d413      	bmi.n	8004baa <_printf_i+0x22e>
 8004b82:	68e0      	ldr	r0, [r4, #12]
 8004b84:	9b03      	ldr	r3, [sp, #12]
 8004b86:	4298      	cmp	r0, r3
 8004b88:	bfb8      	it	lt
 8004b8a:	4618      	movlt	r0, r3
 8004b8c:	e7a6      	b.n	8004adc <_printf_i+0x160>
 8004b8e:	2301      	movs	r3, #1
 8004b90:	4632      	mov	r2, r6
 8004b92:	4649      	mov	r1, r9
 8004b94:	4640      	mov	r0, r8
 8004b96:	47d0      	blx	sl
 8004b98:	3001      	adds	r0, #1
 8004b9a:	d09d      	beq.n	8004ad8 <_printf_i+0x15c>
 8004b9c:	3501      	adds	r5, #1
 8004b9e:	68e3      	ldr	r3, [r4, #12]
 8004ba0:	9903      	ldr	r1, [sp, #12]
 8004ba2:	1a5b      	subs	r3, r3, r1
 8004ba4:	42ab      	cmp	r3, r5
 8004ba6:	dcf2      	bgt.n	8004b8e <_printf_i+0x212>
 8004ba8:	e7eb      	b.n	8004b82 <_printf_i+0x206>
 8004baa:	2500      	movs	r5, #0
 8004bac:	f104 0619 	add.w	r6, r4, #25
 8004bb0:	e7f5      	b.n	8004b9e <_printf_i+0x222>
 8004bb2:	bf00      	nop
 8004bb4:	08005012 	.word	0x08005012
 8004bb8:	08005023 	.word	0x08005023

08004bbc <__sflush_r>:
 8004bbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bc4:	0716      	lsls	r6, r2, #28
 8004bc6:	4605      	mov	r5, r0
 8004bc8:	460c      	mov	r4, r1
 8004bca:	d454      	bmi.n	8004c76 <__sflush_r+0xba>
 8004bcc:	684b      	ldr	r3, [r1, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	dc02      	bgt.n	8004bd8 <__sflush_r+0x1c>
 8004bd2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	dd48      	ble.n	8004c6a <__sflush_r+0xae>
 8004bd8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004bda:	2e00      	cmp	r6, #0
 8004bdc:	d045      	beq.n	8004c6a <__sflush_r+0xae>
 8004bde:	2300      	movs	r3, #0
 8004be0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004be4:	682f      	ldr	r7, [r5, #0]
 8004be6:	6a21      	ldr	r1, [r4, #32]
 8004be8:	602b      	str	r3, [r5, #0]
 8004bea:	d030      	beq.n	8004c4e <__sflush_r+0x92>
 8004bec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004bee:	89a3      	ldrh	r3, [r4, #12]
 8004bf0:	0759      	lsls	r1, r3, #29
 8004bf2:	d505      	bpl.n	8004c00 <__sflush_r+0x44>
 8004bf4:	6863      	ldr	r3, [r4, #4]
 8004bf6:	1ad2      	subs	r2, r2, r3
 8004bf8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004bfa:	b10b      	cbz	r3, 8004c00 <__sflush_r+0x44>
 8004bfc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004bfe:	1ad2      	subs	r2, r2, r3
 8004c00:	2300      	movs	r3, #0
 8004c02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004c04:	6a21      	ldr	r1, [r4, #32]
 8004c06:	4628      	mov	r0, r5
 8004c08:	47b0      	blx	r6
 8004c0a:	1c43      	adds	r3, r0, #1
 8004c0c:	89a3      	ldrh	r3, [r4, #12]
 8004c0e:	d106      	bne.n	8004c1e <__sflush_r+0x62>
 8004c10:	6829      	ldr	r1, [r5, #0]
 8004c12:	291d      	cmp	r1, #29
 8004c14:	d82b      	bhi.n	8004c6e <__sflush_r+0xb2>
 8004c16:	4a2a      	ldr	r2, [pc, #168]	@ (8004cc0 <__sflush_r+0x104>)
 8004c18:	410a      	asrs	r2, r1
 8004c1a:	07d6      	lsls	r6, r2, #31
 8004c1c:	d427      	bmi.n	8004c6e <__sflush_r+0xb2>
 8004c1e:	2200      	movs	r2, #0
 8004c20:	6062      	str	r2, [r4, #4]
 8004c22:	04d9      	lsls	r1, r3, #19
 8004c24:	6922      	ldr	r2, [r4, #16]
 8004c26:	6022      	str	r2, [r4, #0]
 8004c28:	d504      	bpl.n	8004c34 <__sflush_r+0x78>
 8004c2a:	1c42      	adds	r2, r0, #1
 8004c2c:	d101      	bne.n	8004c32 <__sflush_r+0x76>
 8004c2e:	682b      	ldr	r3, [r5, #0]
 8004c30:	b903      	cbnz	r3, 8004c34 <__sflush_r+0x78>
 8004c32:	6560      	str	r0, [r4, #84]	@ 0x54
 8004c34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c36:	602f      	str	r7, [r5, #0]
 8004c38:	b1b9      	cbz	r1, 8004c6a <__sflush_r+0xae>
 8004c3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c3e:	4299      	cmp	r1, r3
 8004c40:	d002      	beq.n	8004c48 <__sflush_r+0x8c>
 8004c42:	4628      	mov	r0, r5
 8004c44:	f7ff fbf2 	bl	800442c <_free_r>
 8004c48:	2300      	movs	r3, #0
 8004c4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c4c:	e00d      	b.n	8004c6a <__sflush_r+0xae>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	4628      	mov	r0, r5
 8004c52:	47b0      	blx	r6
 8004c54:	4602      	mov	r2, r0
 8004c56:	1c50      	adds	r0, r2, #1
 8004c58:	d1c9      	bne.n	8004bee <__sflush_r+0x32>
 8004c5a:	682b      	ldr	r3, [r5, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d0c6      	beq.n	8004bee <__sflush_r+0x32>
 8004c60:	2b1d      	cmp	r3, #29
 8004c62:	d001      	beq.n	8004c68 <__sflush_r+0xac>
 8004c64:	2b16      	cmp	r3, #22
 8004c66:	d11e      	bne.n	8004ca6 <__sflush_r+0xea>
 8004c68:	602f      	str	r7, [r5, #0]
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	e022      	b.n	8004cb4 <__sflush_r+0xf8>
 8004c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c72:	b21b      	sxth	r3, r3
 8004c74:	e01b      	b.n	8004cae <__sflush_r+0xf2>
 8004c76:	690f      	ldr	r7, [r1, #16]
 8004c78:	2f00      	cmp	r7, #0
 8004c7a:	d0f6      	beq.n	8004c6a <__sflush_r+0xae>
 8004c7c:	0793      	lsls	r3, r2, #30
 8004c7e:	680e      	ldr	r6, [r1, #0]
 8004c80:	bf08      	it	eq
 8004c82:	694b      	ldreq	r3, [r1, #20]
 8004c84:	600f      	str	r7, [r1, #0]
 8004c86:	bf18      	it	ne
 8004c88:	2300      	movne	r3, #0
 8004c8a:	eba6 0807 	sub.w	r8, r6, r7
 8004c8e:	608b      	str	r3, [r1, #8]
 8004c90:	f1b8 0f00 	cmp.w	r8, #0
 8004c94:	dde9      	ble.n	8004c6a <__sflush_r+0xae>
 8004c96:	6a21      	ldr	r1, [r4, #32]
 8004c98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004c9a:	4643      	mov	r3, r8
 8004c9c:	463a      	mov	r2, r7
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	47b0      	blx	r6
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	dc08      	bgt.n	8004cb8 <__sflush_r+0xfc>
 8004ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cae:	81a3      	strh	r3, [r4, #12]
 8004cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cb8:	4407      	add	r7, r0
 8004cba:	eba8 0800 	sub.w	r8, r8, r0
 8004cbe:	e7e7      	b.n	8004c90 <__sflush_r+0xd4>
 8004cc0:	dfbffffe 	.word	0xdfbffffe

08004cc4 <_fflush_r>:
 8004cc4:	b538      	push	{r3, r4, r5, lr}
 8004cc6:	690b      	ldr	r3, [r1, #16]
 8004cc8:	4605      	mov	r5, r0
 8004cca:	460c      	mov	r4, r1
 8004ccc:	b913      	cbnz	r3, 8004cd4 <_fflush_r+0x10>
 8004cce:	2500      	movs	r5, #0
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	b118      	cbz	r0, 8004cde <_fflush_r+0x1a>
 8004cd6:	6a03      	ldr	r3, [r0, #32]
 8004cd8:	b90b      	cbnz	r3, 8004cde <_fflush_r+0x1a>
 8004cda:	f7ff f987 	bl	8003fec <__sinit>
 8004cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d0f3      	beq.n	8004cce <_fflush_r+0xa>
 8004ce6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ce8:	07d0      	lsls	r0, r2, #31
 8004cea:	d404      	bmi.n	8004cf6 <_fflush_r+0x32>
 8004cec:	0599      	lsls	r1, r3, #22
 8004cee:	d402      	bmi.n	8004cf6 <_fflush_r+0x32>
 8004cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004cf2:	f7ff fb98 	bl	8004426 <__retarget_lock_acquire_recursive>
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	f7ff ff5f 	bl	8004bbc <__sflush_r>
 8004cfe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d00:	07da      	lsls	r2, r3, #31
 8004d02:	4605      	mov	r5, r0
 8004d04:	d4e4      	bmi.n	8004cd0 <_fflush_r+0xc>
 8004d06:	89a3      	ldrh	r3, [r4, #12]
 8004d08:	059b      	lsls	r3, r3, #22
 8004d0a:	d4e1      	bmi.n	8004cd0 <_fflush_r+0xc>
 8004d0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d0e:	f7ff fb8b 	bl	8004428 <__retarget_lock_release_recursive>
 8004d12:	e7dd      	b.n	8004cd0 <_fflush_r+0xc>

08004d14 <__swhatbuf_r>:
 8004d14:	b570      	push	{r4, r5, r6, lr}
 8004d16:	460c      	mov	r4, r1
 8004d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d1c:	2900      	cmp	r1, #0
 8004d1e:	b096      	sub	sp, #88	@ 0x58
 8004d20:	4615      	mov	r5, r2
 8004d22:	461e      	mov	r6, r3
 8004d24:	da0d      	bge.n	8004d42 <__swhatbuf_r+0x2e>
 8004d26:	89a3      	ldrh	r3, [r4, #12]
 8004d28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004d2c:	f04f 0100 	mov.w	r1, #0
 8004d30:	bf14      	ite	ne
 8004d32:	2340      	movne	r3, #64	@ 0x40
 8004d34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004d38:	2000      	movs	r0, #0
 8004d3a:	6031      	str	r1, [r6, #0]
 8004d3c:	602b      	str	r3, [r5, #0]
 8004d3e:	b016      	add	sp, #88	@ 0x58
 8004d40:	bd70      	pop	{r4, r5, r6, pc}
 8004d42:	466a      	mov	r2, sp
 8004d44:	f000 f848 	bl	8004dd8 <_fstat_r>
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	dbec      	blt.n	8004d26 <__swhatbuf_r+0x12>
 8004d4c:	9901      	ldr	r1, [sp, #4]
 8004d4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004d52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004d56:	4259      	negs	r1, r3
 8004d58:	4159      	adcs	r1, r3
 8004d5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d5e:	e7eb      	b.n	8004d38 <__swhatbuf_r+0x24>

08004d60 <__smakebuf_r>:
 8004d60:	898b      	ldrh	r3, [r1, #12]
 8004d62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d64:	079d      	lsls	r5, r3, #30
 8004d66:	4606      	mov	r6, r0
 8004d68:	460c      	mov	r4, r1
 8004d6a:	d507      	bpl.n	8004d7c <__smakebuf_r+0x1c>
 8004d6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004d70:	6023      	str	r3, [r4, #0]
 8004d72:	6123      	str	r3, [r4, #16]
 8004d74:	2301      	movs	r3, #1
 8004d76:	6163      	str	r3, [r4, #20]
 8004d78:	b003      	add	sp, #12
 8004d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d7c:	ab01      	add	r3, sp, #4
 8004d7e:	466a      	mov	r2, sp
 8004d80:	f7ff ffc8 	bl	8004d14 <__swhatbuf_r>
 8004d84:	9f00      	ldr	r7, [sp, #0]
 8004d86:	4605      	mov	r5, r0
 8004d88:	4639      	mov	r1, r7
 8004d8a:	4630      	mov	r0, r6
 8004d8c:	f7ff fbba 	bl	8004504 <_malloc_r>
 8004d90:	b948      	cbnz	r0, 8004da6 <__smakebuf_r+0x46>
 8004d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d96:	059a      	lsls	r2, r3, #22
 8004d98:	d4ee      	bmi.n	8004d78 <__smakebuf_r+0x18>
 8004d9a:	f023 0303 	bic.w	r3, r3, #3
 8004d9e:	f043 0302 	orr.w	r3, r3, #2
 8004da2:	81a3      	strh	r3, [r4, #12]
 8004da4:	e7e2      	b.n	8004d6c <__smakebuf_r+0xc>
 8004da6:	89a3      	ldrh	r3, [r4, #12]
 8004da8:	6020      	str	r0, [r4, #0]
 8004daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dae:	81a3      	strh	r3, [r4, #12]
 8004db0:	9b01      	ldr	r3, [sp, #4]
 8004db2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004db6:	b15b      	cbz	r3, 8004dd0 <__smakebuf_r+0x70>
 8004db8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dbc:	4630      	mov	r0, r6
 8004dbe:	f000 f81d 	bl	8004dfc <_isatty_r>
 8004dc2:	b128      	cbz	r0, 8004dd0 <__smakebuf_r+0x70>
 8004dc4:	89a3      	ldrh	r3, [r4, #12]
 8004dc6:	f023 0303 	bic.w	r3, r3, #3
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	81a3      	strh	r3, [r4, #12]
 8004dd0:	89a3      	ldrh	r3, [r4, #12]
 8004dd2:	431d      	orrs	r5, r3
 8004dd4:	81a5      	strh	r5, [r4, #12]
 8004dd6:	e7cf      	b.n	8004d78 <__smakebuf_r+0x18>

08004dd8 <_fstat_r>:
 8004dd8:	b538      	push	{r3, r4, r5, lr}
 8004dda:	4d07      	ldr	r5, [pc, #28]	@ (8004df8 <_fstat_r+0x20>)
 8004ddc:	2300      	movs	r3, #0
 8004dde:	4604      	mov	r4, r0
 8004de0:	4608      	mov	r0, r1
 8004de2:	4611      	mov	r1, r2
 8004de4:	602b      	str	r3, [r5, #0]
 8004de6:	f7fc f920 	bl	800102a <_fstat>
 8004dea:	1c43      	adds	r3, r0, #1
 8004dec:	d102      	bne.n	8004df4 <_fstat_r+0x1c>
 8004dee:	682b      	ldr	r3, [r5, #0]
 8004df0:	b103      	cbz	r3, 8004df4 <_fstat_r+0x1c>
 8004df2:	6023      	str	r3, [r4, #0]
 8004df4:	bd38      	pop	{r3, r4, r5, pc}
 8004df6:	bf00      	nop
 8004df8:	200005e0 	.word	0x200005e0

08004dfc <_isatty_r>:
 8004dfc:	b538      	push	{r3, r4, r5, lr}
 8004dfe:	4d06      	ldr	r5, [pc, #24]	@ (8004e18 <_isatty_r+0x1c>)
 8004e00:	2300      	movs	r3, #0
 8004e02:	4604      	mov	r4, r0
 8004e04:	4608      	mov	r0, r1
 8004e06:	602b      	str	r3, [r5, #0]
 8004e08:	f7fc f91f 	bl	800104a <_isatty>
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	d102      	bne.n	8004e16 <_isatty_r+0x1a>
 8004e10:	682b      	ldr	r3, [r5, #0]
 8004e12:	b103      	cbz	r3, 8004e16 <_isatty_r+0x1a>
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	bd38      	pop	{r3, r4, r5, pc}
 8004e18:	200005e0 	.word	0x200005e0

08004e1c <_sbrk_r>:
 8004e1c:	b538      	push	{r3, r4, r5, lr}
 8004e1e:	4d06      	ldr	r5, [pc, #24]	@ (8004e38 <_sbrk_r+0x1c>)
 8004e20:	2300      	movs	r3, #0
 8004e22:	4604      	mov	r4, r0
 8004e24:	4608      	mov	r0, r1
 8004e26:	602b      	str	r3, [r5, #0]
 8004e28:	f7fc f928 	bl	800107c <_sbrk>
 8004e2c:	1c43      	adds	r3, r0, #1
 8004e2e:	d102      	bne.n	8004e36 <_sbrk_r+0x1a>
 8004e30:	682b      	ldr	r3, [r5, #0]
 8004e32:	b103      	cbz	r3, 8004e36 <_sbrk_r+0x1a>
 8004e34:	6023      	str	r3, [r4, #0]
 8004e36:	bd38      	pop	{r3, r4, r5, pc}
 8004e38:	200005e0 	.word	0x200005e0

08004e3c <_init>:
 8004e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e3e:	bf00      	nop
 8004e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e42:	bc08      	pop	{r3}
 8004e44:	469e      	mov	lr, r3
 8004e46:	4770      	bx	lr

08004e48 <_fini>:
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4a:	bf00      	nop
 8004e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e4e:	bc08      	pop	{r3}
 8004e50:	469e      	mov	lr, r3
 8004e52:	4770      	bx	lr
