<?xml version="1.0" encoding="UTF-8"?>
<PatchDefinitions>
	<Options>
		<Option id="bootdev" value="1">
			<Element id="/t_bootdev_options/auc_boot_devices" size="8" type="0"/>
		</Option>
		<Option id="bootdev0" value="2">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev1" value="3">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev2" value="4">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev3" value="5">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev4" value="6">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev5" value="7">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev6" value="8">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev7" value="9">
			<Element id="/t_bootdev_options/auc_boot_devices:size1" size="1" type="0"/>
		</Option>
		<Option id="bootdev01" value="10">
			<Element id="/t_bootdev_options/auc_boot_devices:size2" size="2" type="0"/>
		</Option>
		<Option id="bootdev23" value="11">
			<Element id="/t_bootdev_options/auc_boot_devices:size2" size="2" type="0"/>
		</Option>
		<Option id="bootdev45" value="12">
			<Element id="/t_bootdev_options/auc_boot_devices:size2" size="2" type="0"/>
		</Option>
		<Option id="bootdev67" value="13">
			<Element id="/t_bootdev_options/auc_boot_devices:size2" size="2" type="0"/>
		</Option>
		<Option id="bootdev0123" value="14">
			<Element id="/t_bootdev_options/auc_boot_devices:size4" size="4" type="0"/>
		</Option>
		<Option id="bootdev4567" value="15">
			<Element id="/t_bootdev_options/auc_boot_devices:size4" size="4" type="0"/>
		</Option>
		<Option id="console" value="16">
			<Element id="/t_console_options/uc_console_line_size" size="1" type="0"/>
			<Element id="/t_console_options/uc_console_linefeed_mode" size="1" type="0"/>
			<Element id="/t_console_options/auc_console_devices" size="4" type="0"/>
			<Element id="/t_console_options/uc_uart_diagnostics_device" size="1" type="0"/>
		</Option>
		<Option id="console_linesize_linefeed" value="17">
			<Element id="/t_console_options/uc_console_line_size" size="1" type="0"/>
			<Element id="/t_console_options/uc_console_linefeed_mode" size="1" type="0"/>
		</Option>
		<Option id="console_devices" value="18">
			<Element id="/t_console_options/auc_console_devices" size="4" type="0"/>
		</Option>
		<Option id="console_diagnostic" value="19">
			<Element id="/t_console_options/uc_uart_diagnostics_device" size="1" type="0"/>
		</Option>
		<Option id="ddr" value="20">
			<Element id="/tDdrOptions/ulPowerUpTimeoutTicks" size="4" type="0"/>
			<Element id="/tDdrOptions/aucScript" size="2048" type="2"/>
		</Option>
		<Option id="ddr_script" value="21">
			<Element id="/tDdrOptions/aucScript" size="2048" type="2"/>
		</Option>
		<Option id="ethernet" value="22">
			<Element id="/t_ethernet/ac_tftp_server_name" size="64" type="2"/>
			<Element id="/t_ethernet/ac_tftp_bootfile_name" size="128" type="2"/>
			<Element id="/t_ethernet/aucMac" size="6" type="0"/>
			<Element id="/t_ethernet/usTftpPort" size="2" type="0"/>
			<Element id="/t_ethernet/ulIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulGatewayIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulNetmask" size="4" type="0"/>
			<Element id="/t_ethernet/ulTftpIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulDnsIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulPhyControl" size="4" type="0"/>
			<Element id="/t_ethernet/usLinkUpDelay" size="2" type="0"/>
			<Element id="/t_ethernet/usArpTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/usDhcpTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/usDnsTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/usTftpTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/ucArpRetries" size="1" type="0"/>
			<Element id="/t_ethernet/ucDhcpRetries" size="1" type="0"/>
			<Element id="/t_ethernet/ucDnsRetries" size="1" type="0"/>
			<Element id="/t_ethernet/ucTftpRetries" size="1" type="0"/>
			<Element id="/t_ethernet/aucMmioCfg" size="2" type="0"/>
		</Option>
		<Option id="ethernet_tftp" value="23">
			<Element id="/t_ethernet/ac_tftp_server_name" size="64" type="2"/>
			<Element id="/t_ethernet/ac_tftp_bootfile_name" size="128" type="2"/>
			<Element id="/t_ethernet/usTftpPort" size="2" type="0"/>
		</Option>
		<Option id="ethernet_tftpip" value="24">
			<Element id="/t_ethernet/ac_tftp_bootfile_name" size="128" type="2"/>
			<Element id="/t_ethernet/usTftpPort" size="2" type="0"/>
			<Element id="/t_ethernet/ulTftpIp" size="4" type="0"/>
		</Option>
		<Option id="ethernet_network" value="25">
			<Element id="/t_ethernet/aucMac" size="6" type="0"/>
			<Element id="/t_ethernet/ulIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulGatewayIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulNetmask" size="4" type="0"/>
			<Element id="/t_ethernet/ulDnsIp" size="4" type="0"/>
		</Option>
		<Option id="ethernet_mac" value="26">
			<Element id="/t_ethernet/aucMac" size="6" type="0"/>
		</Option>
		<Option id="ethernet_ip" value="27">
			<Element id="/t_ethernet/ulIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulGatewayIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulNetmask" size="4" type="0"/>
			<Element id="/t_ethernet/ulTftpIp" size="4" type="0"/>
			<Element id="/t_ethernet/ulDnsIp" size="4" type="0"/>
		</Option>
		<Option id="ethernet_delay" value="28">
			<Element id="/t_ethernet/usLinkUpDelay" size="2" type="0"/>
			<Element id="/t_ethernet/usArpTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/usDhcpTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/usDnsTimeout" size="2" type="0"/>
			<Element id="/t_ethernet/usTftpTimeout" size="2" type="0"/>
		</Option>
		<Option id="ethernet_retry" value="29">
			<Element id="/t_ethernet/ucArpRetries" size="1" type="0"/>
			<Element id="/t_ethernet/ucDhcpRetries" size="1" type="0"/>
			<Element id="/t_ethernet/ucDnsRetries" size="1" type="0"/>
			<Element id="/t_ethernet/ucTftpRetries" size="1" type="0"/>
		</Option>
		<Option id="ethernet_io" value="30">
			<Element id="/t_ethernet/ulPhyControl" size="4" type="0"/>
			<Element id="/t_ethernet/usLinkUpDelay" size="2" type="0"/>
			<Element id="/t_ethernet/aucMmioCfg" size="2" type="0"/>
		</Option>
		<Option id="hif_hif_io" value="31">
			<Element id="/t_hif_options/ulHifIoCfg" size="4" type="0"/>
		</Option>
		<Option id="hif_hif_io_lsb" value="32">
			<Element id="/t_hif_options/ulHifIoCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_hif_io_msb" value="33">
			<Element id="/t_hif_options/ulHifIoCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_all_cfg" value="34">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmMiscCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmIoCfgMisc" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmIrqFiqCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucPcieIntCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ulFirmwareIrqMask" size="4" type="0"/>
		</Option>
		<Option id="hif_dpmcfg0x0" value="35">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
		</Option>
		<Option id="hif_dpmaddrcfg" value="36">
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpmtimingcfg" value="37">
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpmrdycfg" value="38">
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpmmisccfg" value="39">
			<Element id="/t_hif_options/ucDpmMiscCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpmiocfgmisc" value="40">
			<Element id="/t_hif_options/ucDpmIoCfgMisc" size="1" type="0"/>
		</Option>
		<Option id="hif_dpmirqfiqcfg" value="41">
			<Element id="/t_hif_options/ucDpmIrqFiqCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucPcieIntCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ulFirmwareIrqMask" size="4" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_addrcfg" value="42">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_timingcfg" value="43">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_rdycfg" value="44">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_addrcfg_timingcfg" value="45">
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_addrcfg_rdycfg" value="46">
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_timingcfg_rdycfg" value="47">
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_addrcfg_timingcfg" value="48">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_addrcfg_rdycfg" value="49">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_timingcfg_rdycfg" value="50">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_addrcfg_timingcfg_rdycfg" value="51">
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_cfg0x0_addrcfg_timingcfg_rdycfg" value="52">
			<Element id="/t_hif_options/ucDpmCfg0x0" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmAddrCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmTimingCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmRdyCfg" size="1" type="0"/>
		</Option>
		<Option id="hif_dpm_misccfg_iocfgmisc_irqfiqcfg" value="53">
			<Element id="/t_hif_options/ucDpmMiscCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmIoCfgMisc" size="1" type="0"/>
			<Element id="/t_hif_options/ucDpmIrqFiqCfg" size="1" type="0"/>
			<Element id="/t_hif_options/ucPcieIntCfg" size="1" type="0"/>
		</Option>
		<Option id="netx_mem_sdram" value="54">
			<Element id="/tNetxMemSdram/ul_general_ctrl" size="4" type="0"/>
			<Element id="/tNetxMemSdram/ul_timing_ctrl" size="4" type="0"/>
			<Element id="/tNetxMemSdram/ul_mr" size="4" type="0"/>
			<Element id="/tNetxMemSdram/us_sdram_setup_timeout_ms" size="2" type="0"/>
		</Option>
		<Option id="netx_mem_sdram_ctrl" value="55">
			<Element id="/tNetxMemSdram/ul_general_ctrl" size="4" type="0"/>
			<Element id="/tNetxMemSdram/ul_timing_ctrl" size="4" type="0"/>
		</Option>
		<Option id="netx_hif_sdram" value="56">
			<Element id="/tNetxHifSdram/ul_general_ctrl" size="4" type="0"/>
			<Element id="/tNetxHifSdram/ul_timing_ctrl" size="4" type="0"/>
			<Element id="/tNetxHifSdram/ul_mr" size="4" type="0"/>
			<Element id="/tNetxHifSdram/us_sdram_setup_timeout_ms" size="2" type="0"/>
		</Option>
		<Option id="netx_hif_sdram_ctrl" value="57">
			<Element id="/tNetxHifSdram/ul_general_ctrl" size="4" type="0"/>
			<Element id="/tNetxHifSdram/ul_timing_ctrl" size="4" type="0"/>
		</Option>
		<Option id="sram_hif_cs0" value="58">
			<Element id="/tNetxHifSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_hif_cs1" value="59">
			<Element id="/tNetxHifSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_hif_cs2" value="60">
			<Element id="/tNetxHifSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_hif_cs3" value="61">
			<Element id="/tNetxHifSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_hif_cfg" value="62">
			<Element id="/tNetxHifSram/ulApmCtrl" size="4" type="0"/>
			<Element id="/tNetxHifSram/ulRdyCfg" size="4" type="0"/>
		</Option>
		<Option id="sram_mem_cs0" value="63">
			<Element id="/tNetxMemSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_mem_cs1" value="64">
			<Element id="/tNetxMemSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_mem_cs2" value="65">
			<Element id="/tNetxMemSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_mem_cs3" value="66">
			<Element id="/tNetxMemSram/aulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_mem_cfg" value="67">
			<Element id="/tNetxMemSram/ulApmCtrl" size="4" type="0"/>
			<Element id="/tNetxMemSram/ulRdyCfg" size="4" type="0"/>
		</Option>
		<Option id="sram_current" value="68">
			<Element id="/tNetxCurrentSram/ulCtrl" size="4" type="0"/>
		</Option>
		<Option id="sram_current_cfg" value="69">
			<Element id="/tNetxCurrentSram/ulApmCtrl" size="4" type="0"/>
			<Element id="/tNetxCurrentSram/ulRdyCfg" size="4" type="0"/>
		</Option>
		<Option id="pcie" value="70">
			<Element id="/tPcieOptions/ulPowerUpTimeoutTicks" size="4" type="0"/>
			<Element id="/tPcieOptions/ulResetDelayTicks" size="4" type="0"/>
			<Element id="/tPcieOptions/ulVidPid" size="4" type="0"/>
			<Element id="/tPcieOptions/ulRevisionClassCode" size="4" type="0"/>
			<Element id="/tPcieOptions/usSysctrlPcieCfg" size="2" type="0"/>
			<Element id="/tPcieOptions/ucAcpCachePolicyPcie" size="1" type="0"/>
		</Option>
		<Option id="pcie_timings" value="71">
			<Element id="/tPcieOptions/ulPowerUpTimeoutTicks" size="4" type="0"/>
			<Element id="/tPcieOptions/ulResetDelayTicks" size="4" type="0"/>
		</Option>
		<Option id="pcie_id" value="72">
			<Element id="/tPcieOptions/ulVidPid" size="4" type="0"/>
			<Element id="/tPcieOptions/ulRevisionClassCode" size="4" type="0"/>
		</Option>
		<Option id="pcie_cfg" value="73">
			<Element id="/tPcieOptions/usSysctrlPcieCfg" size="2" type="0"/>
			<Element id="/tPcieOptions/ucAcpCachePolicyPcie" size="1" type="0"/>
		</Option>
		<Option id="nand" value="74">
			<Element id="/tNand/aulId" size="8" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulPageSize" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulOobSize" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulPageUsableSize" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulPageMax" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulBlockMax" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulLunMax" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulAddressCyclesColumn" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulAddressCyclesRow" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tBusWidth" size="1" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulFlags" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/ulReadTimeoutMs" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_RC" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_WC" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_REA" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_WP" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_CLR" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_AR" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_RR" size="4" type="0"/>
			<Element id="/tNand/tDeviceParameter/tTimingsNs/ulT_CEA" size="4" type="0"/>
		</Option>
		<Option id="nand_current" value="75">
			<Element id="/tNandCurrent/ulPageSize" size="4" type="0"/>
			<Element id="/tNandCurrent/ulOobSize" size="4" type="0"/>
			<Element id="/tNandCurrent/ulPageUsableSize" size="4" type="0"/>
			<Element id="/tNandCurrent/ulPageMax" size="4" type="0"/>
			<Element id="/tNandCurrent/ulBlockMax" size="4" type="0"/>
			<Element id="/tNandCurrent/ulLunMax" size="4" type="0"/>
			<Element id="/tNandCurrent/ulAddressCyclesColumn" size="4" type="0"/>
			<Element id="/tNandCurrent/ulAddressCyclesRow" size="4" type="0"/>
			<Element id="/tNandCurrent/ulFlags" size="4" type="0"/>
			<Element id="/tNandCurrent/ulReadTimeoutMs" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_RC" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_WC" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_REA" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_WP" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_CLR" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_AR" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_RR" size="4" type="0"/>
			<Element id="/tNandCurrent/tTimingsNs/ulT_CEA" size="4" type="0"/>
		</Option>
		<Option id="nand_flags" value="76">
			<Element id="/tNand/tDeviceParameter/ulFlags" size="4" type="0"/>
		</Option>
		<Option id="rap_uart0" value="77">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
			<Element id="/at_rap_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_rap_uart/ausPortControl" size="8" type="0"/>
		</Option>
		<Option id="rap_uart0_baud_div" value="78">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
		</Option>
		<Option id="rap_uart1" value="79">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
			<Element id="/at_rap_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_rap_uart/ausPortControl" size="8" type="0"/>
		</Option>
		<Option id="rap_uart1_baud_div" value="80">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
		</Option>
		<Option id="rap_uart2" value="81">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
			<Element id="/at_rap_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_rap_uart/ausPortControl" size="8" type="0"/>
		</Option>
		<Option id="rap_uart2_baud_div" value="82">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
		</Option>
		<Option id="rap_uart3" value="83">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
			<Element id="/at_rap_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_rap_uart/ausPortControl" size="8" type="0"/>
		</Option>
		<Option id="rap_uart3_baud_div" value="84">
			<Element id="/at_rap_uart/ulBaudDiv" size="4" type="0"/>
		</Option>
		<Option id="sdio" value="85">
			<Element id="/tSdioOptions/ulPowerUpTimeoutTicks" size="4" type="0"/>
			<Element id="/tSdioOptions/ulResetDelayTicks" size="4" type="0"/>
			<Element id="/tSdioOptions/ulInitialSpeedKHz" size="4" type="0"/>
			<Element id="/tSdioOptions/ulMaximumSpeedKHz" size="4" type="0"/>
			<Element id="/tSdioOptions/ulInitialClockGenerationUs" size="4" type="0"/>
			<Element id="/tSdioOptions/ausPortControl" size="16" type="0"/>
		</Option>
		<Option id="sdio_cfg" value="86">
			<Element id="/tSdioOptions/ulResetDelayTicks" size="4" type="0"/>
			<Element id="/tSdioOptions/ulInitialSpeedKHz" size="4" type="0"/>
			<Element id="/tSdioOptions/ulInitialClockGenerationUs" size="4" type="0"/>
		</Option>
		<Option id="current_flash" value="87">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="current_flash_initial_speed" value="88">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="current_flash_portctrl" value="89">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="current_flash_io" value="90">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="current_flash_idle_mode" value="91">
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="current_flash_speed_cmd" value="92">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="current_flash_speed" value="93">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="current_flash_speed_fifo" value="94">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="current_flash_cmd" value="95">
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="current_flash_cmd_atmel" value="96">
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash" value="97">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_initial_speed" value="98">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_portctrl" value="99">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_idle_mode" value="100">
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_speed_cmd" value="101">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_speed" value="102">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_speed_fifo" value="103">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_speed_rom" value="104">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_cmd" value="105">
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_flash_cmd_atmel" value="106">
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash" value="107">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_initial_speed" value="108">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_portctrl" value="109">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_idle_mode" value="110">
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_speed_cmd" value="111">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_speed" value="112">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_speed_fifo" value="113">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_speed_rom" value="114">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_cmd" value="115">
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_flash_cmd_atmel" value="116">
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs0_flash" value="117">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs0_flash_portctrl" value="118">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="spi0_cs0_flash_initial_speed" value="119">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs0_flash_io" value="120">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs0_flash_speed_cmd" value="121">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs1_flash" value="122">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs1_flash_initial_speed" value="123">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs1_flash_portctrl" value="124">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="spi0_cs1_flash_io" value="125">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs1_flash_speed_cmd" value="126">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs2_flash" value="127">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs2_flash_initial_speed" value="128">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs2_flash_portctrl" value="129">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="spi0_cs2_flash_io" value="130">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs2_flash_speed_cmd" value="131">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs0_flash" value="132">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs0_flash_initial_speed" value="133">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs0_flash_portctrl" value="134">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="spi1_cs0_flash_io" value="135">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs0_flash_speed_cmd" value="136">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs1_flash" value="137">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs1_flash_initial_speed" value="138">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs1_flash_portctrl" value="139">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="spi1_cs1_flash_io" value="140">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs1_flash_speed_cmd" value="141">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs2_flash" value="142">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs2_flash_initial_speed" value="143">
			<Element id="/atSpiFlashCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs2_flash_portctrl" value="144">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
		</Option>
		<Option id="spi1_cs2_flash_io" value="145">
			<Element id="/atSpiFlashCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiFlashCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs2_flash_speed_cmd" value="146">
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInFifoMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/uiMaximumSpeedInRomMode_kHz" size="4" type="0"/>
			<Element id="/atSpiFlashCfg/usAtmelDataflashPageSize" size="2" type="0"/>
			<Element id="/atSpiFlashCfg/ucFlags" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommand" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandBusWidths" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandDummyBytes" size="1" type="0"/>
			<Element id="/atSpiFlashCfg/ucReadCommandIdleCycles" size="1" type="0"/>
		</Option>
		<Option id="current_sdmmc_speed" value="147">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_sdmmc" value="148">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_sdmmc_speed" value="149">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_sdmmc_buscfg" value="150">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_sdmmc_idle_mode" value="151">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="sqi0_cs0_sdmmc_io" value="152">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_sdmmc_filename" value="153">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="sqi1_cs0_sdmmc" value="154">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_sdmmc_speed" value="155">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_sdmmc_buscfg" value="156">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_sdmmc_idle_mode" value="157">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="sqi1_cs0_sdmmc_io" value="158">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_sdmmc_filename" value="159">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="spi0_cs0_sdmmc" value="160">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs0_sdmmc_speed" value="161">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs0_sdmmc_buscfg" value="162">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs0_sdmmc_idle_mode" value="163">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs0_sdmmc_io" value="164">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs0_sdmmc_filename" value="165">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="spi0_cs1_sdmmc" value="166">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs1_sdmmc_speed" value="167">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs1_sdmmc_buscfg" value="168">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs1_sdmmc_idle_mode" value="169">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs1_sdmmc_io" value="170">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs1_sdmmc_filename" value="171">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="spi0_cs2_sdmmc" value="172">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs2_sdmmc_speed" value="173">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs2_sdmmc_buscfg" value="174">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs2_sdmmc_idle_mode" value="175">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="spi0_cs2_sdmmc_io" value="176">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi0_cs2_sdmmc_filename" value="177">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="spi1_cs0_sdmmc" value="178">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs0_sdmmc_speed" value="179">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs0_sdmmc_buscfg" value="180">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs0_sdmmc_idle_mode" value="181">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs0_sdmmc_io" value="182">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs0_sdmmc_filename" value="183">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="spi1_cs1_sdmmc" value="184">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs1_sdmmc_speed" value="185">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs1_sdmmc_buscfg" value="186">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs1_sdmmc_idle_mode" value="187">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs1_sdmmc_io" value="188">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs1_sdmmc_filename" value="189">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="spi1_cs2_sdmmc" value="190">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs2_sdmmc_speed" value="191">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs2_sdmmc_buscfg" value="192">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ulInitialSpeedKhz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulSpeedLimitKHz" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGoIdleRetryDelayMs" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ulGetStatusRetries" size="4" type="0"/>
			<Element id="/atSpiSdMmcCfg/ucInitialIdles" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs2_sdmmc_idle_mode" value="193">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucDummyByte" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucMode" size="1" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ucIdleConfiguration" size="1" type="0"/>
		</Option>
		<Option id="spi1_cs2_sdmmc_io" value="194">
			<Element id="/atSpiSdMmcCfg/tSpiCfg/ausPortControl" size="12" type="0"/>
			<Element id="/atSpiSdMmcCfg/tSpiCfg/aucMmio" size="4" type="0"/>
		</Option>
		<Option id="spi1_cs2_sdmmc_filename" value="195">
			<Element id="/atSpiSdMmcCfg/atFileName" size="13" type="1"/>
		</Option>
		<Option id="sqi_current" value="196">
			<Element id="/atSqiRomOptions/ulSqiRomCfg" size="4" type="0"/>
			<Element id="/atSqiRomOptions/aucSeqActivate" size="64" type="1"/>
			<Element id="/atSqiRomOptions/aucSeqDeactivate" size="16" type="1"/>
		</Option>
		<Option id="sqi_current_rom_cfg" value="197">
			<Element id="/atSqiRomOptions/ulSqiRomCfg" size="4" type="0"/>
		</Option>
		<Option id="sqi_current_activate" value="198">
			<Element id="/atSqiRomOptions/aucSeqActivate" size="64" type="1"/>
		</Option>
		<Option id="sqi_current_deactivate" value="199">
			<Element id="/atSqiRomOptions/aucSeqDeactivate" size="16" type="1"/>
		</Option>
		<Option id="sqi0_cs0" value="200">
			<Element id="/atSqiRomOptions/ulSqiRomCfg" size="4" type="0"/>
			<Element id="/atSqiRomOptions/aucSeqActivate" size="64" type="1"/>
			<Element id="/atSqiRomOptions/aucSeqDeactivate" size="16" type="1"/>
		</Option>
		<Option id="sqi0_cs0_rom_cfg" value="201">
			<Element id="/atSqiRomOptions/ulSqiRomCfg" size="4" type="0"/>
		</Option>
		<Option id="sqi0_cs0_activate" value="202">
			<Element id="/atSqiRomOptions/aucSeqActivate" size="64" type="1"/>
		</Option>
		<Option id="sqi0_cs0_deactivate" value="203">
			<Element id="/atSqiRomOptions/aucSeqDeactivate" size="16" type="1"/>
		</Option>
		<Option id="sqi1_cs0" value="204">
			<Element id="/atSqiRomOptions/ulSqiRomCfg" size="4" type="0"/>
			<Element id="/atSqiRomOptions/aucSeqActivate" size="64" type="1"/>
			<Element id="/atSqiRomOptions/aucSeqDeactivate" size="16" type="1"/>
		</Option>
		<Option id="sqi1_cs0_rom_cfg" value="205">
			<Element id="/atSqiRomOptions/ulSqiRomCfg" size="4" type="0"/>
		</Option>
		<Option id="sqi1_cs0_activate" value="206">
			<Element id="/atSqiRomOptions/aucSeqActivate" size="64" type="1"/>
		</Option>
		<Option id="sqi1_cs0_deactivate" value="207">
			<Element id="/atSqiRomOptions/aucSeqDeactivate" size="16" type="1"/>
		</Option>
		<Option id="uart0" value="208">
			<Element id="/at_uart/uMmio/s/uc_rx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_tx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_rts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_cts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_uart/us_baud_div" size="2" type="0"/>
			<Element id="/at_uart/uc_connect1" size="1" type="0"/>
			<Element id="/at_uart/uc_connect2" size="1" type="0"/>
		</Option>
		<Option id="uart0_rx_tx" value="209">
			<Element id="/at_uart/uMmio/s/uc_rx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_tx_mmio" size="1" type="0"/>
		</Option>
		<Option id="uart0_mode_rts_cts" value="210">
			<Element id="/at_uart/uMmio/s/uc_rts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_cts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uc_mode" size="1" type="0"/>
		</Option>
		<Option id="uart0_mode_baud_div" value="211">
			<Element id="/at_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_uart/us_baud_div" size="2" type="0"/>
		</Option>
		<Option id="uart1" value="212">
			<Element id="/at_uart/uMmio/s/uc_rx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_tx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_rts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_cts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_uart/us_baud_div" size="2" type="0"/>
			<Element id="/at_uart/uc_connect1" size="1" type="0"/>
			<Element id="/at_uart/uc_connect2" size="1" type="0"/>
		</Option>
		<Option id="uart1_rx_tx" value="213">
			<Element id="/at_uart/uMmio/s/uc_rx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_tx_mmio" size="1" type="0"/>
		</Option>
		<Option id="uart2" value="214">
			<Element id="/at_uart/uMmio/s/uc_rx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_tx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_rts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_cts_mmio" size="1" type="0"/>
			<Element id="/at_uart/uc_mode" size="1" type="0"/>
			<Element id="/at_uart/us_baud_div" size="2" type="0"/>
			<Element id="/at_uart/uc_connect1" size="1" type="0"/>
			<Element id="/at_uart/uc_connect2" size="1" type="0"/>
		</Option>
		<Option id="uart2_rx_tx" value="215">
			<Element id="/at_uart/uMmio/s/uc_rx_mmio" size="1" type="0"/>
			<Element id="/at_uart/uMmio/s/uc_tx_mmio" size="1" type="0"/>
		</Option>
		<Option id="usb_vendor_device_release" value="216">
			<Element id="/t_usb/us_vendor_id" size="2" type="0"/>
			<Element id="/t_usb/us_device_id" size="2" type="0"/>
			<Element id="/t_usb/us_release_id" size="2" type="0"/>
		</Option>
		<Option id="usb_cc_mpc" value="217">
			<Element id="/t_usb/uc_config_characteristics" size="1" type="0"/>
			<Element id="/t_usb/uc_maximum_power_consumption" size="1" type="0"/>
		</Option>
		<Option id="usb_vendor" value="218">
			<Element id="/t_usb/t_vendor_string" size="17" type="1"/>
		</Option>
		<Option id="usb_device" value="219">
			<Element id="/t_usb/t_device_string" size="17" type="1"/>
		</Option>
		<Option id="usb_serial" value="220">
			<Element id="/t_usb/t_serial_string" size="17" type="1"/>
		</Option>
	</Options>
	<Definitions>
		<Definition name="BOOTDEV_DPM_PAR" value="25"/>
		<Definition name="BOOTDEV_DPM_SER" value="26"/>
		<Definition name="BOOTDEV_ETH_GMAC" value="29"/>
		<Definition name="BOOTDEV_ETH_INTPHY0" value="27"/>
		<Definition name="BOOTDEV_ETH_INTPHY1" value="28"/>
		<Definition name="BOOTDEV_ETH_LVDS0" value="30"/>
		<Definition name="BOOTDEV_ETH_LVDS1" value="31"/>
		<Definition name="BOOTDEV_IDPM0" value="36"/>
		<Definition name="BOOTDEV_NONE" value="0"/>
		<Definition name="BOOTDEV_PCIE" value="35"/>
		<Definition name="BOOTDEV_PFL_HIF_CS0" value="21"/>
		<Definition name="BOOTDEV_PFL_HIF_CS1" value="22"/>
		<Definition name="BOOTDEV_PFL_HIF_CS2" value="23"/>
		<Definition name="BOOTDEV_PFL_HIF_CS3" value="24"/>
		<Definition name="BOOTDEV_PFL_MEM_CS0" value="17"/>
		<Definition name="BOOTDEV_PFL_MEM_CS1" value="18"/>
		<Definition name="BOOTDEV_PFL_MEM_CS2" value="19"/>
		<Definition name="BOOTDEV_PFL_MEM_CS3" value="20"/>
		<Definition name="BOOTDEV_PFL_NAND" value="32"/>
		<Definition name="BOOTDEV_PFL_PL353_CS0" value="33"/>
		<Definition name="BOOTDEV_PFL_PL353_CS1" value="34"/>
		<Definition name="BOOTDEV_SDIO" value="37"/>
		<Definition name="BOOTDEV_SPI0_FLASH_CS0" value="5"/>
		<Definition name="BOOTDEV_SPI0_FLASH_CS1" value="6"/>
		<Definition name="BOOTDEV_SPI0_FLASH_CS2" value="7"/>
		<Definition name="BOOTDEV_SPI0_SDMMC_CS0" value="11"/>
		<Definition name="BOOTDEV_SPI0_SDMMC_CS1" value="12"/>
		<Definition name="BOOTDEV_SPI0_SDMMC_CS2" value="13"/>
		<Definition name="BOOTDEV_SPI1_FLASH_CS0" value="8"/>
		<Definition name="BOOTDEV_SPI1_FLASH_CS1" value="9"/>
		<Definition name="BOOTDEV_SPI1_FLASH_CS2" value="10"/>
		<Definition name="BOOTDEV_SPI1_SDMMC_CS0" value="14"/>
		<Definition name="BOOTDEV_SPI1_SDMMC_CS1" value="15"/>
		<Definition name="BOOTDEV_SPI1_SDMMC_CS2" value="16"/>
		<Definition name="BOOTDEV_SQI0_FLASH_CS0" value="1"/>
		<Definition name="BOOTDEV_SQI0_SDMMC_CS0" value="3"/>
		<Definition name="BOOTDEV_SQI1_FLASH_CS0" value="2"/>
		<Definition name="BOOTDEV_SQI1_SDMMC_CS0" value="4"/>
		<Definition name="BOOTDEV_STOP_SIMU" value="255"/>
		<Definition name="CONSOLE_DEVICE_DCC" value="6"/>
		<Definition name="CONSOLE_DEVICE_ETH" value="5"/>
		<Definition name="CONSOLE_DEVICE_NONE" value="0"/>
		<Definition name="CONSOLE_DEVICE_RAPUART0" value="7"/>
		<Definition name="CONSOLE_DEVICE_RAPUART1" value="8"/>
		<Definition name="CONSOLE_DEVICE_RAPUART2" value="9"/>
		<Definition name="CONSOLE_DEVICE_RAPUART3" value="10"/>
		<Definition name="CONSOLE_DEVICE_UART0" value="1"/>
		<Definition name="CONSOLE_DEVICE_UART1" value="2"/>
		<Definition name="CONSOLE_DEVICE_UART2" value="3"/>
		<Definition name="CONSOLE_DEVICE_USBDEV" value="4"/>
		<Definition name="DDR_SETUP_COMMAND_DelayTicks" value="3"/>
		<Definition name="DDR_SETUP_COMMAND_Nop" value="0"/>
		<Definition name="DDR_SETUP_COMMAND_PollCtrl" value="5"/>
		<Definition name="DDR_SETUP_COMMAND_PollPhy" value="4"/>
		<Definition name="DDR_SETUP_COMMAND_WriteCtrl" value="2"/>
		<Definition name="DDR_SETUP_COMMAND_WritePhy" value="1"/>
		<Definition name="MEMDEV_DDR" value="10"/>
		<Definition name="MEMDEV_SDRAM_E" value="0"/>
		<Definition name="MEMDEV_SDRAM_H" value="5"/>
		<Definition name="MEMDEV_SRAM_E_CS0" value="1"/>
		<Definition name="MEMDEV_SRAM_E_CS1" value="2"/>
		<Definition name="MEMDEV_SRAM_E_CS2" value="3"/>
		<Definition name="MEMDEV_SRAM_E_CS3" value="4"/>
		<Definition name="MEMDEV_SRAM_H_CS0" value="6"/>
		<Definition name="MEMDEV_SRAM_H_CS1" value="7"/>
		<Definition name="MEMDEV_SRAM_H_CS2" value="8"/>
		<Definition name="MEMDEV_SRAM_H_CS3" value="9"/>
		<Definition name="MEMORY_WIDTH_08Bit" value="1"/>
		<Definition name="MEMORY_WIDTH_16Bit" value="2"/>
		<Definition name="MEMORY_WIDTH_32Bit" value="3"/>
		<Definition name="MEMORY_WIDTH_Auto" value="4"/>
		<Definition name="MEMORY_WIDTH_Off" value="0"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL0_DRAM_CLASS" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL0_START" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL0_VERSION" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL100_RDLVL_END_DELAY_4" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL100_RDLVL_MIDPOINT_DELAY_4" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL101_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL101_RDLVL_OFFSET_DELAY_4" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL101_RDLVL_OFFSET_DIR" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL102_RDLVL_DELAY_4" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL102_RDLVL_GATE_DELAY_4" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL103_AXI0_ALL_STROBES_USED_ENABLE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL103_AXI0_R_PRIORITY" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL103_AXI0_W_PRIORITY" value="0x00030000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL103_AXI1_ALL_STROBES_USED_ENABLE" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL104_AXI1_R_PRIORITY" value="0x00000003"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL104_AXI1_W_PRIORITY" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL104_AXI2_ALL_STROBES_USED_ENABLE" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL104_AXI2_R_PRIORITY" value="0x03000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL105_AXI2_W_PRIORITY" value="0x00000003"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL105_AXI3_ALL_STROBES_USED_ENABLE" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL105_AXI3_R_PRIORITY" value="0x00030000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL105_AXI3_W_PRIORITY" value="0x03000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL106_AXI4_ALL_STROBES_USED_ENABLE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL106_AXI4_R_PRIORITY" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL106_AXI4_W_PRIORITY" value="0x00030000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL106_WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL107_AXI0_PRIORITY0_RELATIVE_PRIORITY" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL107_AXI0_PRIORITY1_RELATIVE_PRIORITY" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL107_WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING" value="0x00000003"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL107_WRR_PARAM_VALUE_ERR" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL108_AXI0_PORT_ORDERING" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL108_AXI0_PRIORITY2_RELATIVE_PRIORITY" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL108_AXI0_PRIORITY3_RELATIVE_PRIORITY" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL108_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL109_AXI0_PRIORITY_RELAX" value="0x000003ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL109_AXI1_PRIORITY0_RELATIVE_PRIORITY" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL109_AXI1_PRIORITY1_RELATIVE_PRIORITY" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL10_ADDITIVE_LAT" value="0x00001f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL10_TBST_INT_INTERVAL" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL10_TCCD" value="0x1f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL10_WRLAT" value="0x0000001f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL110_AXI1_PORT_ORDERING" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL110_AXI1_PRIORITY2_RELATIVE_PRIORITY" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL110_AXI1_PRIORITY3_RELATIVE_PRIORITY" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL110_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL111_AXI1_PRIORITY_RELAX" value="0x000003ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL111_AXI2_PRIORITY0_RELATIVE_PRIORITY" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL111_AXI2_PRIORITY1_RELATIVE_PRIORITY" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL112_AXI2_PORT_ORDERING" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL112_AXI2_PRIORITY2_RELATIVE_PRIORITY" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL112_AXI2_PRIORITY3_RELATIVE_PRIORITY" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL112_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL113_AXI2_PRIORITY_RELAX" value="0x000003ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL113_AXI3_PRIORITY0_RELATIVE_PRIORITY" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL113_AXI3_PRIORITY1_RELATIVE_PRIORITY" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL114_AXI3_PORT_ORDERING" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL114_AXI3_PRIORITY2_RELATIVE_PRIORITY" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL114_AXI3_PRIORITY3_RELATIVE_PRIORITY" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL114_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL115_AXI3_PRIORITY_RELAX" value="0x000003ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL115_AXI4_PRIORITY0_RELATIVE_PRIORITY" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL115_AXI4_PRIORITY1_RELATIVE_PRIORITY" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL116_AXI4_PORT_ORDERING" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL116_AXI4_PRIORITY2_RELATIVE_PRIORITY" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL116_AXI4_PRIORITY3_RELATIVE_PRIORITY" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL116_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL117_AXI4_PRIORITY_RELAX" value="0x000003ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL117_CKE_STATUS" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL117_MEM_RST_VALID" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL118_DLL_RST_ADJ_DLY" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL118_DLL_RST_DELAY" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL118_TDFI_PHY_WRLAT" value="0x3f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL119_DRAM_CLK_DISABLE" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL119_TDFI_PHY_RDLAT" value="0x00003f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL119_TDFI_RDDATA_EN" value="0x003f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL119_UPDATE_ERROR_STATUS" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL11_TRAS_MIN" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL11_TRC" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL11_TRRD" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL11_TWTR" value="0x3f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL120_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL120_TDFI_CTRLUPD_MAX" value="0x003fff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL120_TDFI_CTRLUPD_MIN" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL121_TDFI_PHYUPD_TYPE0" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL121_TDFI_PHYUPD_TYPE1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL122_TDFI_PHYUPD_TYPE2" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL122_TDFI_PHYUPD_TYPE3" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL123_OBSOLETE1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL123_TDFI_PHYUPD_RESP" value="0x00003fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL124_TDFI_CTRLUPD_INTERVAL" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL125_RDLAT_ADJ" value="0x0000003f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL125_TDFI_CTRL_DELAY" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL125_TDFI_DRAM_CLK_DISABLE" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL125_WRLAT_ADJ" value="0x00003f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL126_TDFI_DRAM_CLK_ENABLE" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL126_TDFI_WRLVL_EN" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL126_TDFI_WRLVL_WW" value="0x03ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL127_TDFI_WRLVL_RESP" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL128_TDFI_WRLVL_MAX" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL129_DFI_WRLVL_MAX_DELAY" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL129_TDFI_WRLVL_DLL" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL129_TDFI_WRLVL_RESPLAT" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL12_TFAW" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL12_TMRD" value="0x1f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL12_TRP" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL12_TRTP" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL130_TDFI_RDLVL_DLL" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL130_TDFI_RDLVL_EN" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL130_TDFI_RDLVL_LOAD" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL130_TDFI_WRLVL_LOAD" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL131_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL131_RDLVL_MAX_DELAY" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL131_TDFI_RDLVL_RESPLAT" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL132_RDLVL_GATE_MAX_DELAY" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL132_TDFI_RDLVL_RR" value="0x03ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL133_TDFI_RDLVL_RESP" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL134_RDLVL_RESP_MASK" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL135_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL135_RDLVL_RESP_MASK" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL136_RDLVL_GATE_RESP_MASK" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL137_RDLVL_EN" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL137_RDLVL_GATE_EN" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL137_RDLVL_GATE_PREAMBLE_CHECK_EN" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL137_RDLVL_GATE_RESP_MASK" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL138_TDFI_RDLVL_MAX" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL139_OBSOLETE2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL139_RDLVL_DQ_0_COUNT" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL139_RDLVL_GATE_DQ_0_COUNT" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL13_TMOD" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL13_TRAS_MAX" value="0x01ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL140_OBSOLETE1" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL140_RDLVL_ERROR_STATUS" value="0x003fffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL141_RDLVL_GATE_INTERVAL" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL141_RDLVL_INTERVAL" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL142_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL142_TDFI_PHY_WRDATA" value="0x00000007"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL143_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL144_READ_DATA_FIFO_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL144_READ_DATA_FIFO_PTR_WIDTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL144_WRITE_DATA_FIFO_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL144_WRITE_DATA_FIFO_PTR_WIDTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL145_ASYNC_CDC_STAGES" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL145_AXI0_CMDFIFO_LOG2_DEPTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL145_MEMCD_RMODW_FIFO_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL145_MEMCD_RMODW_FIFO_PTR_WIDTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL146_AXI0_RDFIFO_LOG2_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL146_AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL146_AXI0_WRFIFO_LOG2_DEPTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL146_AXI1_CMDFIFO_LOG2_DEPTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL147_AXI1_RDFIFO_LOG2_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL147_AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL147_AXI1_WRFIFO_LOG2_DEPTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL147_AXI2_CMDFIFO_LOG2_DEPTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL148_AXI2_RDFIFO_LOG2_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL148_AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL148_AXI2_WRFIFO_LOG2_DEPTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL148_AXI3_CMDFIFO_LOG2_DEPTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL149_AXI3_RDFIFO_LOG2_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL149_AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL149_AXI3_WRFIFO_LOG2_DEPTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL149_AXI4_CMDFIFO_LOG2_DEPTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL14_TCKE" value="0x00000007"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL14_TCKESR" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL14_TRCD" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL14_WRITEINTERP" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL150_AXI4_RDFIFO_LOG2_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL150_AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL150_AXI4_WRFIFO_LOG2_DEPTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL150_RESERVED3" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL151_AXI1_TRANS_WRFIFO_LOG2_DEPTH" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL151_AXI2_TRANS_WRFIFO_LOG2_DEPTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL151_AXI3_TRANS_WRFIFO_LOG2_DEPTH" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL151_AXI4_TRANS_WRFIFO_LOG2_DEPTH" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL152_ECC_EN" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL152_LONG_COUNT_MASK" value="0x00001f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL153_WR_TO_ODTH" value="0x00007f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL15_AP" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL15_CONCURRENTAP" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL15_OBSOLETE1" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL15_TWR" value="0x0000003f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL16_BSTLEN" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL16_TDAL" value="0x00003f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL16_TRAS_LOCKOUT" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL16_TRP_AB" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL17_OBSOLETE1" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL17_OPTIMAL_RMODW_EN" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL17_REG_DIMM_ENABLE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL17_RESERVED3" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL18_AREFRESH" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL18_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL18_RESERVED1" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL18_TREF_ENABLE" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL19_TREF" value="0x3fff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL19_TRFC" value="0x000003ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL1_MAX_COL_REG" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL1_MAX_CS_REG" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL1_MAX_ROW_REG" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL1_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL20_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL21_TPDEX" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL21_TXPDLL" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL22_TXARD" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL22_TXARDS" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL23_TXSNR" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL23_TXSR" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL24_CKE_DELAY" value="0x07000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL24_ENABLE_QUICK_SREFRESH" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL24_PWRUP_SREFRESH_EXIT" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL24_SREFRESH_EXIT_NO_REFRESH" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL25_CKSRE" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL25_CKSRX" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL25_LOWPOWER_REFRESH_ENABLE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL25_LP_CMD" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL26_LP_ARB_STATE" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL26_LP_AUTO_ENTRY_EN" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL26_LP_AUTO_EXIT_EN" value="0x07000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL26_LP_STATE" value="0x0000003f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL27_LP_AUTO_MEM_GATE_EN" value="0x00000003"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL27_LP_AUTO_PD_IDLE" value="0x000fff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL27_LP_AUTO_SR_IDLE" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL28_LP_AUTO_SR_MC_GATE_IDLE" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL28_OBSOLETE2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL28_RESERVED1" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL29_WRITE_MODEREG" value="0x03ffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL2_OBSOLETE1" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL2_TINIT" value="0x00ffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL30_MRW_STATUS" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL30_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL31_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL32_MR0_DATA_0" value="0x00007fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL32_MR1_DATA_0" value="0x7fff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL33_MR2_DATA_0" value="0x00007fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL33_MRSINGLE_DATA_0" value="0x7fff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL34_MR3_DATA_0" value="0x00007fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL34_OBSOLETE1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL35_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL36_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL37_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL38_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL39_FWC" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL39_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL3_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL40_XOR_CHECK_BITS" value="0x0fffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL41_ECC_DISABLE_W_UC_ERR" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL41_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL42_ECC_U_ADDR" value="0x7fffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL43_ECC_U_SYND" value="0x00007f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL43_OBSOLETE0" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL43_OBSOLETE2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL44_ECC_U_DATA" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL45_ECC_C_ADDR" value="0x7fffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL46_ECC_C_SYND" value="0x00007f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL46_OBSOLETE0" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL46_OBSOLETE2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL47_ECC_C_DATA" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL48_ECC_C_ID" value="0x07ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL48_ECC_U_ID" value="0x000007ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL49_ZQCL" value="0x0fff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL49_ZQINIT" value="0x00000fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL4_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL50_ZQCS" value="0x00000fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL50_ZQ_ON_SREF_EXIT" value="0x03000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL50_ZQ_REQ" value="0x00030000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL51_ZQ_INTERVAL" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL52_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL52_ZQ_IN_PROGRESS" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL53_BANK_DIFF" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL53_COL_DIFF" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL53_OBSOLETE0" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL53_ROW_DIFF" value="0x00070000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL54_ADDR_CMP_EN" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL54_AGE_COUNT" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL54_APREBIT" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL54_COMMAND_AGE_COUNT" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL55_BANK_SPLIT_EN" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL55_PLACEMENT_EN" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL55_PRIORITY_EN" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL55_RW_SAME_EN" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL56_DISABLE_RW_GROUP_W_BNK_CONFLICT" value="0x03000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL56_OBSOLETE1" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL56_RW_SAME_PAGE_EN" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL57_DISABLE_RD_INTERLEAVE" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL57_INHIBIT_DRAM_CMD" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL57_NUM_Q_ENTRIES_ACT_DISABLE" value="0x00000007"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL57_SWAP_EN" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL58_BURST_ON_FLY_BIT" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL58_OBSOLETE0" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL58_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL58_REDUC" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL59_CONTROLLER_BUSY" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL59_CTRLUPD_REQ" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL59_IN_ORDER_ACCEPT" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL59_Q_FULLNESS" value="0x00000007"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL5_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL60_CTRLUPD_REQ_PER_AREF_EN" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL60_OBSOLETE1" value="0xffffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL61_INT_STATUS" value="0x007fffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL61_OBSOLETE1" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL62_INT_ACK" value="0x003fffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL62_OBSOLETE1" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL63_INT_MASK" value="0x007fffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL63_OBSOLETE1" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL64_OUT_OF_RANGE_ADDR" value="0x7fffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL65_OBSOLETE0" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL65_OBSOLETE3" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL65_OUT_OF_RANGE_LENGTH" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL65_OUT_OF_RANGE_TYPE" value="0x003f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL66_OBSOLETE1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL66_OUT_OF_RANGE_SOURCE_ID" value="0x000007ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL67_PORT_CMD_ERROR_ADDR" value="0x7fffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL68_OBSOLETE0" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL68_PORT_CMD_ERROR_ID" value="0x0007ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL68_PORT_CMD_ERROR_TYPE" value="0x03000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL69_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL6_TRST_PWRON" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL70_OBSOLETE2" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL70_ODT_EN" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL70_TODTH_WR" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL70_TODTL_2CMD" value="0x0000001f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL71_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL72_OBSOLETE0" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL73_R2R_SAMECS_DLY" value="0x0000001f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL73_R2W_SAMECS_DLY" value="0x00001f00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL73_W2R_SAMECS_DLY" value="0x001f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL73_W2W_SAMECS_DLY" value="0x1f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL74_OBSOLETE0" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL74_OCD_ADJUST_PDN_CS_0" value="0x001f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL74_OCD_ADJUST_PUP_CS_0" value="0x1f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL75_SWLVL_EXIT" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL75_SWLVL_LOAD" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL75_SWLVL_START" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL75_SW_LEVELING_MODE" value="0x00000007"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL76_LVL_STATUS" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL76_OBSOLETE1" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL76_SWLVL_OP_DONE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL76_SWLVL_RESP_0" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_1" value="0x000000ff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_2" value="0x0000ff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_3" value="0x00ff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_4" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL78_WLDQSEN" value="0x003f0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL78_WLMRD" value="0x3f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL78_WRLVL_CS" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL78_WRLVL_REQ" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL79_RESERVED2" value="0x1f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL79_WRLVL_EN" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL79_WRLVL_INTERVAL" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL7_CKE_INACTIVE" value="0xffffffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL80_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL80_WRLVL_ERROR_STATUS" value="0x00000fff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL80_WRLVL_REG_EN" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL81_WRLVL_DELAY_0" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL81_WRLVL_DELAY_1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL82_WRLVL_DELAY_2" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL82_WRLVL_DELAY_3" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL83_RDLVL_GATE_REQ" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL83_RDLVL_REQ" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL83_WRLVL_DELAY_4" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL84_RDLVL_BEGIN_DELAY_EN" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL84_RDLVL_CS" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL84_RDLVL_EDGE" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL84_RDLVL_REG_EN" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL85_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL85_RDLVL_BEGIN_DELAY_0" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL85_RDLVL_GATE_REG_EN" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL86_RDLVL_END_DELAY_0" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL86_RDLVL_MIDPOINT_DELAY_0" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL87_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL87_RDLVL_OFFSET_DELAY_0" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL87_RDLVL_OFFSET_DIR" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL88_RDLVL_DELAY_0" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL88_RDLVL_GATE_DELAY_0" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL89_RDLVL_BEGIN_DELAY_1" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL89_RDLVL_END_DELAY_1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL8_INITAREF" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL8_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL8_TCPD" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL90_RDLVL_MIDPOINT_DELAY_1" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL90_RDLVL_OFFSET_DELAY_1" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL91_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL91_RDLVL_DELAY_1" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL91_RDLVL_OFFSET_DIR" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL92_RDLVL_BEGIN_DELAY_2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL92_RDLVL_GATE_DELAY_1" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL93_RDLVL_END_DELAY_2" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL93_RDLVL_MIDPOINT_DELAY_2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL94_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL94_RDLVL_OFFSET_DELAY_2" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL94_RDLVL_OFFSET_DIR" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL95_RDLVL_DELAY_2" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL95_RDLVL_GATE_DELAY_2" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL96_RDLVL_BEGIN_DELAY_3" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL96_RDLVL_END_DELAY_3" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL97_RDLVL_MIDPOINT_DELAY_3" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL97_RDLVL_OFFSET_DELAY_3" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL98_OBSOLETE2" value="0xff000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL98_RDLVL_DELAY_3" value="0x00ffff00"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL98_RDLVL_OFFSET_DIR" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL99_RDLVL_BEGIN_DELAY_4" value="0xffff0000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL99_RDLVL_GATE_DELAY_3" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL9_CASLAT_LIN" value="0x3f000000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL9_NO_CMD_INIT" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_CTRL_CTL9_TDLL" value="0x0000ffff"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_DACNTUPD" value="0x00100000"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_DDMODE" value="0x00000008"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_HSLMODE" value="0x00000020"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MDACNT" value="0x0003ff00"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MDACNTM" value="0x00400000"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MDLLOCK" value="0x02000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MDLLSTBY" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MFSL" value="0x00000006"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MSATFG" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_MSATMODE" value="0x00000010"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_Reserved4" value="0xfc000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_DLLCTRL_SDLYCTRL" value="0x00200000"/>
		<Definition name="MSK_NX4000_DDR_PHY_FIFOINIT_RDPTINITEXE" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_PHY_FIFOINIT_WRPTINITEXE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_PHY_FUNCCTRL_FUNCRSTB" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_PHY_FUNCCTRL_IFSEL" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_PHY_MASKSDLY1_MASKSDL0OFS" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_PHY_MASKSDLY1_MASKSDL1OFS" value="0x00007f00"/>
		<Definition name="MSK_NX4000_DDR_PHY_MASKSDLY1_MASKSDL2OFS" value="0x007f0000"/>
		<Definition name="MSK_NX4000_DDR_PHY_MASKSDLY1_MASKSDL3OFS" value="0x7f000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_MASKSDLY2_MASKSDL4OFS" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_ADCMDOE" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_CKEODTOE" value="0x00000002"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_CKOBUFEN" value="0x1c000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_DISOUT" value="0x00000030"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_MBL" value="0x03000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_MRL" value="0x001f0000"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_MWL" value="0x00001f00"/>
		<Definition name="MSK_NX4000_DDR_PHY_OUTCTRL_RESETBOE" value="0x00000004"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PDQODTOFT" value="0x000f0000"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PDQODTONT" value="0x00f00000"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PHYBENOFT" value="0x00000f00"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PHYBENONT" value="0x0000f000"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PHYIENOFT" value="0x0000000f"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PHYIENONT" value="0x000000f0"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PHYODTOFT" value="0x0f000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDCTRL_PHYODTONT" value="0xf0000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDTMG_MASKSFT" value="0x00000200"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDTMG_RDENVALID" value="0x000000f0"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDTMG_RDMODE" value="0x00000100"/>
		<Definition name="MSK_NX4000_DDR_PHY_RDTMG_WDOMODE" value="0x00000003"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL1_WL1OFS" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL1_WL2OFS" value="0x00007f00"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL1_WLAUTO" value="0x40000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL1_WLEN" value="0x80000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL1_WLSTATE" value="0x06000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL1_WLSTR" value="0x01000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL2_WL3OFS" value="0x0000007f"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL2_WL4OFS" value="0x00007f00"/>
		<Definition name="MSK_NX4000_DDR_PHY_WLCTRL2_WL5OFS" value="0x007f0000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALEND" value="0x40000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALFREQ" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALGAP" value="0x20000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALINIT" value="0x00004000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALITVL" value="0x000000f0"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALMODE" value="0x00000004"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALNC" value="0x00380000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALNF" value="0x00078000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALPC" value="0x1c000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALPF" value="0x03c00000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALRSTB" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALRUN" value="0x80000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALSTRV" value="0x00000002"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCALCTRL_ZQCALUPD" value="0x00000c00"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ACODTN" value="0x00002000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ACODTSL" value="0x000000c0"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_CKODTEN" value="0x00001000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_EODTDQ" value="0x00000002"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_RFU1" value="0x00000800"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_RFU2" value="0x00000400"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_RFU3" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_RFU4" value="0x00000030"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_RFU5" value="0x00000008"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_RFU6" value="0x00000004"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQCALENCNT" value="0x00000001"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQCALFL" value="0x0000c000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQCAL_ERRER" value="0x00020000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQENC" value="0x01c00000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQENF" value="0x003c0000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQEPC" value="0xe0000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQEPF" value="0x1e000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQCODE_ZQUPD" value="0x00010000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_CAPHASE" value="0xc0000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_DNVEN" value="0x00000008"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_DRAMIF" value="0x00000003"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_FIFORPINIT" value="0x18000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_PHYODT" value="0x00000060"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_PHYODTEN" value="0x00000010"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_SRCK" value="0x00000c00"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_SRCMDAD" value="0x00000300"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_SRDQ" value="0x00003000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_WRFIFOEN" value="0x20000000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_ZQCK" value="0x00780000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_ZQCMDAD" value="0x00078000"/>
		<Definition name="MSK_NX4000_DDR_PHY_ZQODTCTRL_ZQDATA" value="0x07800000"/>
		<Definition name="NAND_DEVICE_PARAMETERS_FLAG_AutodetectReadySignaling" value="1"/>
		<Definition name="NAND_DEVICE_PARAMETERS_FLAG_HasReadStatusEnhanced" value="4"/>
		<Definition name="NAND_DEVICE_PARAMETERS_FLAG_Use_ReadySignal0_Polling1" value="2"/>
		<Definition name="SMC_ADR" value="0xfc"/>
		<Definition name="SMC_CHTR_FIFO" value="0xc9"/>
		<Definition name="SMC_CHTR_No" value="0xc8"/>
		<Definition name="SMC_CHTR_ROM" value="0xca"/>
		<Definition name="SMC_CMP" value="0xe0"/>
		<Definition name="SMC_CMP_FATAL" value="0xe8"/>
		<Definition name="SMC_IDLE_NNN" value="0x80"/>
		<Definition name="SMC_IDLE_SDD" value="0xb0"/>
		<Definition name="SMC_IDLE_SDN" value="0xa0"/>
		<Definition name="SMC_IDLE_SNN" value="0x90"/>
		<Definition name="SMC_JUMP" value="0xc0"/>
		<Definition name="SMC_JUMP_EQ" value="0xc1"/>
		<Definition name="SMC_JUMP_NE" value="0xc2"/>
		<Definition name="SMC_JUMP_NZ" value="0xc4"/>
		<Definition name="SMC_JUMP_ZE" value="0xc3"/>
		<Definition name="SMC_MASK" value="0xf0"/>
		<Definition name="SMC_MODE" value="0xf8"/>
		<Definition name="SMC_RECEIVE_NNN" value="0x00"/>
		<Definition name="SMC_RECEIVE_SDD" value="0x30"/>
		<Definition name="SMC_RECEIVE_SDN" value="0x20"/>
		<Definition name="SMC_RECEIVE_SNN" value="0x10"/>
		<Definition name="SMC_SEND_NNN" value="0x40"/>
		<Definition name="SMC_SEND_SDD" value="0x70"/>
		<Definition name="SMC_SEND_SDN" value="0x60"/>
		<Definition name="SMC_SEND_SNN" value="0x50"/>
		<Definition name="SPI_BUS_WIDTH_1BIT" value="0"/>
		<Definition name="SPI_BUS_WIDTH_2BIT" value="1"/>
		<Definition name="SPI_BUS_WIDTH_4BIT" value="2"/>
		<Definition name="SPI_FLASH_FLAGS_4_bit_address" value="0x02"/>
		<Definition name="SPI_FLASH_FLAGS_Atmel_address" value="0x04"/>
		<Definition name="SPI_FLASH_FLAGS_Forbid_Autodetect" value="0x00000001"/>
		<Definition name="SPI_FLASH_FLAGS_Forbid_Autodetection_of_Dummy_and_Idle" value="0x01"/>
		<Definition name="SPI_MACRO_CHANGE_TRANSPORT_FIFO" value="1"/>
		<Definition name="SPI_MACRO_CHANGE_TRANSPORT_No_Change" value="0"/>
		<Definition name="SPI_MACRO_CHANGE_TRANSPORT_ROM" value="2"/>
		<Definition name="SPI_MODE0" value="0"/>
		<Definition name="SPI_MODE1" value="1"/>
		<Definition name="SPI_MODE2" value="2"/>
		<Definition name="SPI_MODE3" value="3"/>
		<Definition name="SPI_UNIT_OFFSET_CURRENT" value="0"/>
		<Definition name="SPI_UNIT_OFFSET_SPI0_CS0" value="3"/>
		<Definition name="SPI_UNIT_OFFSET_SPI0_CS1" value="4"/>
		<Definition name="SPI_UNIT_OFFSET_SPI0_CS2" value="5"/>
		<Definition name="SPI_UNIT_OFFSET_SPI1_CS0" value="6"/>
		<Definition name="SPI_UNIT_OFFSET_SPI1_CS1" value="7"/>
		<Definition name="SPI_UNIT_OFFSET_SPI1_CS2" value="8"/>
		<Definition name="SPI_UNIT_OFFSET_SQI0_CS0" value="1"/>
		<Definition name="SPI_UNIT_OFFSET_SQI1_CS0" value="2"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL0_DRAM_CLASS" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL0_START" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL0_VERSION" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL100_RDLVL_END_DELAY_4" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL100_RDLVL_MIDPOINT_DELAY_4" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL101_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL101_RDLVL_OFFSET_DELAY_4" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL101_RDLVL_OFFSET_DIR" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL102_RDLVL_DELAY_4" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL102_RDLVL_GATE_DELAY_4" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL103_AXI0_ALL_STROBES_USED_ENABLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL103_AXI0_R_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL103_AXI0_W_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL103_AXI1_ALL_STROBES_USED_ENABLE" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL104_AXI1_R_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL104_AXI1_W_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL104_AXI2_ALL_STROBES_USED_ENABLE" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL104_AXI2_R_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL105_AXI2_W_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL105_AXI3_ALL_STROBES_USED_ENABLE" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL105_AXI3_R_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL105_AXI3_W_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL106_AXI4_ALL_STROBES_USED_ENABLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL106_AXI4_R_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL106_AXI4_W_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL106_WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL107_AXI0_PRIORITY0_RELATIVE_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL107_AXI0_PRIORITY1_RELATIVE_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL107_WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL107_WRR_PARAM_VALUE_ERR" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL108_AXI0_PORT_ORDERING" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL108_AXI0_PRIORITY2_RELATIVE_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL108_AXI0_PRIORITY3_RELATIVE_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL108_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL109_AXI0_PRIORITY_RELAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL109_AXI1_PRIORITY0_RELATIVE_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL109_AXI1_PRIORITY1_RELATIVE_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL10_ADDITIVE_LAT" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL10_TBST_INT_INTERVAL" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL10_TCCD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL10_WRLAT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL110_AXI1_PORT_ORDERING" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL110_AXI1_PRIORITY2_RELATIVE_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL110_AXI1_PRIORITY3_RELATIVE_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL110_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL111_AXI1_PRIORITY_RELAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL111_AXI2_PRIORITY0_RELATIVE_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL111_AXI2_PRIORITY1_RELATIVE_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL112_AXI2_PORT_ORDERING" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL112_AXI2_PRIORITY2_RELATIVE_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL112_AXI2_PRIORITY3_RELATIVE_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL112_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL113_AXI2_PRIORITY_RELAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL113_AXI3_PRIORITY0_RELATIVE_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL113_AXI3_PRIORITY1_RELATIVE_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL114_AXI3_PORT_ORDERING" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL114_AXI3_PRIORITY2_RELATIVE_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL114_AXI3_PRIORITY3_RELATIVE_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL114_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL115_AXI3_PRIORITY_RELAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL115_AXI4_PRIORITY0_RELATIVE_PRIORITY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL115_AXI4_PRIORITY1_RELATIVE_PRIORITY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL116_AXI4_PORT_ORDERING" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL116_AXI4_PRIORITY2_RELATIVE_PRIORITY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL116_AXI4_PRIORITY3_RELATIVE_PRIORITY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL116_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL117_AXI4_PRIORITY_RELAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL117_CKE_STATUS" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL117_MEM_RST_VALID" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL118_DLL_RST_ADJ_DLY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL118_DLL_RST_DELAY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL118_TDFI_PHY_WRLAT" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL119_DRAM_CLK_DISABLE" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL119_TDFI_PHY_RDLAT" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL119_TDFI_RDDATA_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL119_UPDATE_ERROR_STATUS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL11_TRAS_MIN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL11_TRC" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL11_TRRD" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL11_TWTR" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL120_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL120_TDFI_CTRLUPD_MAX" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL120_TDFI_CTRLUPD_MIN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL121_TDFI_PHYUPD_TYPE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL121_TDFI_PHYUPD_TYPE1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL122_TDFI_PHYUPD_TYPE2" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL122_TDFI_PHYUPD_TYPE3" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL123_OBSOLETE1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL123_TDFI_PHYUPD_RESP" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL124_TDFI_CTRLUPD_INTERVAL" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL125_RDLAT_ADJ" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL125_TDFI_CTRL_DELAY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL125_TDFI_DRAM_CLK_DISABLE" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL125_WRLAT_ADJ" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL126_TDFI_DRAM_CLK_ENABLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL126_TDFI_WRLVL_EN" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL126_TDFI_WRLVL_WW" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL127_TDFI_WRLVL_RESP" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL128_TDFI_WRLVL_MAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL129_DFI_WRLVL_MAX_DELAY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL129_TDFI_WRLVL_DLL" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL129_TDFI_WRLVL_RESPLAT" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL12_TFAW" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL12_TMRD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL12_TRP" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL12_TRTP" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL130_TDFI_RDLVL_DLL" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL130_TDFI_RDLVL_EN" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL130_TDFI_RDLVL_LOAD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL130_TDFI_WRLVL_LOAD" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL131_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL131_RDLVL_MAX_DELAY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL131_TDFI_RDLVL_RESPLAT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL132_RDLVL_GATE_MAX_DELAY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL132_TDFI_RDLVL_RR" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL133_TDFI_RDLVL_RESP" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL134_RDLVL_RESP_MASK" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL135_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL135_RDLVL_RESP_MASK" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL136_RDLVL_GATE_RESP_MASK" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL137_RDLVL_EN" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL137_RDLVL_GATE_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL137_RDLVL_GATE_PREAMBLE_CHECK_EN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL137_RDLVL_GATE_RESP_MASK" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL138_TDFI_RDLVL_MAX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL139_OBSOLETE2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL139_RDLVL_DQ_0_COUNT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL139_RDLVL_GATE_DQ_0_COUNT" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL13_TMOD" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL13_TRAS_MAX" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL140_OBSOLETE1" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL140_RDLVL_ERROR_STATUS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL141_RDLVL_GATE_INTERVAL" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL141_RDLVL_INTERVAL" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL142_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL142_TDFI_PHY_WRDATA" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL143_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL144_READ_DATA_FIFO_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL144_READ_DATA_FIFO_PTR_WIDTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL144_WRITE_DATA_FIFO_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL144_WRITE_DATA_FIFO_PTR_WIDTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL145_ASYNC_CDC_STAGES" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL145_AXI0_CMDFIFO_LOG2_DEPTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL145_MEMCD_RMODW_FIFO_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL145_MEMCD_RMODW_FIFO_PTR_WIDTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL146_AXI0_RDFIFO_LOG2_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL146_AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL146_AXI0_WRFIFO_LOG2_DEPTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL146_AXI1_CMDFIFO_LOG2_DEPTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL147_AXI1_RDFIFO_LOG2_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL147_AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL147_AXI1_WRFIFO_LOG2_DEPTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL147_AXI2_CMDFIFO_LOG2_DEPTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL148_AXI2_RDFIFO_LOG2_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL148_AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL148_AXI2_WRFIFO_LOG2_DEPTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL148_AXI3_CMDFIFO_LOG2_DEPTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL149_AXI3_RDFIFO_LOG2_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL149_AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL149_AXI3_WRFIFO_LOG2_DEPTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL149_AXI4_CMDFIFO_LOG2_DEPTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL14_TCKE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL14_TCKESR" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL14_TRCD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL14_WRITEINTERP" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL150_AXI4_RDFIFO_LOG2_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL150_AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL150_AXI4_WRFIFO_LOG2_DEPTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL150_RESERVED3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL151_AXI1_TRANS_WRFIFO_LOG2_DEPTH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL151_AXI2_TRANS_WRFIFO_LOG2_DEPTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL151_AXI3_TRANS_WRFIFO_LOG2_DEPTH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL151_AXI4_TRANS_WRFIFO_LOG2_DEPTH" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL152_ECC_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL152_LONG_COUNT_MASK" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL153_WR_TO_ODTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL15_AP" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL15_CONCURRENTAP" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL15_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL15_TWR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL16_BSTLEN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL16_TDAL" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL16_TRAS_LOCKOUT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL16_TRP_AB" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL17_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL17_OPTIMAL_RMODW_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL17_REG_DIMM_ENABLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL17_RESERVED3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL18_AREFRESH" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL18_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL18_RESERVED1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL18_TREF_ENABLE" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL19_TREF" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL19_TRFC" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL1_MAX_COL_REG" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL1_MAX_CS_REG" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL1_MAX_ROW_REG" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL1_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL20_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL21_TPDEX" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL21_TXPDLL" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL22_TXARD" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL22_TXARDS" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL23_TXSNR" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL23_TXSR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL24_CKE_DELAY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL24_ENABLE_QUICK_SREFRESH" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL24_PWRUP_SREFRESH_EXIT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL24_SREFRESH_EXIT_NO_REFRESH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL25_CKSRE" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL25_CKSRX" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL25_LOWPOWER_REFRESH_ENABLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL25_LP_CMD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL26_LP_ARB_STATE" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL26_LP_AUTO_ENTRY_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL26_LP_AUTO_EXIT_EN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL26_LP_STATE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL27_LP_AUTO_MEM_GATE_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL27_LP_AUTO_PD_IDLE" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL27_LP_AUTO_SR_IDLE" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL28_LP_AUTO_SR_MC_GATE_IDLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL28_OBSOLETE2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL28_RESERVED1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL29_WRITE_MODEREG" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL2_OBSOLETE1" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL2_TINIT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL30_MRW_STATUS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL30_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL31_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL32_MR0_DATA_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL32_MR1_DATA_0" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL33_MR2_DATA_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL33_MRSINGLE_DATA_0" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL34_MR3_DATA_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL34_OBSOLETE1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL35_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL36_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL37_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL38_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL39_FWC" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL39_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL3_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL40_XOR_CHECK_BITS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL41_ECC_DISABLE_W_UC_ERR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL41_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL42_ECC_U_ADDR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL43_ECC_U_SYND" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL43_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL43_OBSOLETE2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL44_ECC_U_DATA" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL45_ECC_C_ADDR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL46_ECC_C_SYND" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL46_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL46_OBSOLETE2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL47_ECC_C_DATA" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL48_ECC_C_ID" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL48_ECC_U_ID" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL49_ZQCL" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL49_ZQINIT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL4_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL50_ZQCS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL50_ZQ_ON_SREF_EXIT" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL50_ZQ_REQ" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL51_ZQ_INTERVAL" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL52_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL52_ZQ_IN_PROGRESS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL53_BANK_DIFF" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL53_COL_DIFF" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL53_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL53_ROW_DIFF" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL54_ADDR_CMP_EN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL54_AGE_COUNT" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL54_APREBIT" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL54_COMMAND_AGE_COUNT" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL55_BANK_SPLIT_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL55_PLACEMENT_EN" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL55_PRIORITY_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL55_RW_SAME_EN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL56_DISABLE_RW_GROUP_W_BNK_CONFLICT" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL56_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL56_RW_SAME_PAGE_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL57_DISABLE_RD_INTERLEAVE" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL57_INHIBIT_DRAM_CMD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL57_NUM_Q_ENTRIES_ACT_DISABLE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL57_SWAP_EN" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL58_BURST_ON_FLY_BIT" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL58_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL58_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL58_REDUC" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL59_CONTROLLER_BUSY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL59_CTRLUPD_REQ" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL59_IN_ORDER_ACCEPT" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL59_Q_FULLNESS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL5_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL60_CTRLUPD_REQ_PER_AREF_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL60_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL61_INT_STATUS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL61_OBSOLETE1" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL62_INT_ACK" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL62_OBSOLETE1" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL63_INT_MASK" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL63_OBSOLETE1" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL64_OUT_OF_RANGE_ADDR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL65_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL65_OBSOLETE3" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL65_OUT_OF_RANGE_LENGTH" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL65_OUT_OF_RANGE_TYPE" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL66_OBSOLETE1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL66_OUT_OF_RANGE_SOURCE_ID" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL67_PORT_CMD_ERROR_ADDR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL68_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL68_PORT_CMD_ERROR_ID" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL68_PORT_CMD_ERROR_TYPE" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL69_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL6_TRST_PWRON" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL70_OBSOLETE2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL70_ODT_EN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL70_TODTH_WR" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL70_TODTL_2CMD" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL71_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL72_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL73_R2R_SAMECS_DLY" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL73_R2W_SAMECS_DLY" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL73_W2R_SAMECS_DLY" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL73_W2W_SAMECS_DLY" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL74_OBSOLETE0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL74_OCD_ADJUST_PDN_CS_0" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL74_OCD_ADJUST_PUP_CS_0" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL75_SWLVL_EXIT" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL75_SWLVL_LOAD" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL75_SWLVL_START" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL75_SW_LEVELING_MODE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL76_LVL_STATUS" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL76_OBSOLETE1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL76_SWLVL_OP_DONE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL76_SWLVL_RESP_0" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_1" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_2" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_3" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL77_SWLVL_RESP_4" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL78_WLDQSEN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL78_WLMRD" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL78_WRLVL_CS" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL78_WRLVL_REQ" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL79_RESERVED2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL79_WRLVL_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL79_WRLVL_INTERVAL" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL7_CKE_INACTIVE" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL80_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL80_WRLVL_ERROR_STATUS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL80_WRLVL_REG_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL81_WRLVL_DELAY_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL81_WRLVL_DELAY_1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL82_WRLVL_DELAY_2" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL82_WRLVL_DELAY_3" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL83_RDLVL_GATE_REQ" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL83_RDLVL_REQ" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL83_WRLVL_DELAY_4" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL84_RDLVL_BEGIN_DELAY_EN" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL84_RDLVL_CS" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL84_RDLVL_EDGE" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL84_RDLVL_REG_EN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL85_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL85_RDLVL_BEGIN_DELAY_0" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL85_RDLVL_GATE_REG_EN" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL86_RDLVL_END_DELAY_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL86_RDLVL_MIDPOINT_DELAY_0" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL87_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL87_RDLVL_OFFSET_DELAY_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL87_RDLVL_OFFSET_DIR" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL88_RDLVL_DELAY_0" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL88_RDLVL_GATE_DELAY_0" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL89_RDLVL_BEGIN_DELAY_1" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL89_RDLVL_END_DELAY_1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL8_INITAREF" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL8_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL8_TCPD" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL90_RDLVL_MIDPOINT_DELAY_1" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL90_RDLVL_OFFSET_DELAY_1" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL91_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL91_RDLVL_DELAY_1" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL91_RDLVL_OFFSET_DIR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL92_RDLVL_BEGIN_DELAY_2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL92_RDLVL_GATE_DELAY_1" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL93_RDLVL_END_DELAY_2" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL93_RDLVL_MIDPOINT_DELAY_2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL94_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL94_RDLVL_OFFSET_DELAY_2" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL94_RDLVL_OFFSET_DIR" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL95_RDLVL_DELAY_2" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL95_RDLVL_GATE_DELAY_2" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL96_RDLVL_BEGIN_DELAY_3" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL96_RDLVL_END_DELAY_3" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL97_RDLVL_MIDPOINT_DELAY_3" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL97_RDLVL_OFFSET_DELAY_3" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL98_OBSOLETE2" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL98_RDLVL_DELAY_3" value="8"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL98_RDLVL_OFFSET_DIR" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL99_RDLVL_BEGIN_DELAY_4" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL99_RDLVL_GATE_DELAY_3" value="0"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL9_CASLAT_LIN" value="24"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL9_NO_CMD_INIT" value="16"/>
		<Definition name="SRT_NX4000_DDR_CTRL_CTL9_TDLL" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_DACNTUPD" value="20"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_DDMODE" value="3"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_HSLMODE" value="5"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MDACNT" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MDACNTM" value="22"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MDLLOCK" value="25"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MDLLSTBY" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MFSL" value="1"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MSATFG" value="24"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_MSATMODE" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_Reserved4" value="26"/>
		<Definition name="SRT_NX4000_DDR_PHY_DLLCTRL_SDLYCTRL" value="21"/>
		<Definition name="SRT_NX4000_DDR_PHY_FIFOINIT_RDPTINITEXE" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_FIFOINIT_WRPTINITEXE" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_FUNCCTRL_FUNCRSTB" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_FUNCCTRL_IFSEL" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_MASKSDLY1_MASKSDL0OFS" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_MASKSDLY1_MASKSDL1OFS" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_MASKSDLY1_MASKSDL2OFS" value="16"/>
		<Definition name="SRT_NX4000_DDR_PHY_MASKSDLY1_MASKSDL3OFS" value="24"/>
		<Definition name="SRT_NX4000_DDR_PHY_MASKSDLY2_MASKSDL4OFS" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_ADCMDOE" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_CKEODTOE" value="1"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_CKOBUFEN" value="26"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_DISOUT" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_MBL" value="24"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_MRL" value="16"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_MWL" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_OUTCTRL_RESETBOE" value="2"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PDQODTOFT" value="16"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PDQODTONT" value="20"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PHYBENOFT" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PHYBENONT" value="12"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PHYIENOFT" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PHYIENONT" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PHYODTOFT" value="24"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDCTRL_PHYODTONT" value="28"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDTMG_MASKSFT" value="9"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDTMG_RDENVALID" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDTMG_RDMODE" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_RDTMG_WDOMODE" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL1_WL1OFS" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL1_WL2OFS" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL1_WLAUTO" value="30"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL1_WLEN" value="31"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL1_WLSTATE" value="25"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL1_WLSTR" value="24"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL2_WL3OFS" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL2_WL4OFS" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_WLCTRL2_WL5OFS" value="16"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALEND" value="30"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALFREQ" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALGAP" value="29"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALINIT" value="14"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALITVL" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALMODE" value="2"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALNC" value="19"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALNF" value="15"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALPC" value="26"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALPF" value="22"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALRSTB" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALRUN" value="31"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALSTRV" value="1"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCALCTRL_ZQCALUPD" value="10"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ACODTN" value="13"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ACODTSL" value="6"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_CKODTEN" value="12"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_EODTDQ" value="1"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_RFU1" value="11"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_RFU2" value="10"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_RFU3" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_RFU4" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_RFU5" value="3"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_RFU6" value="2"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQCALENCNT" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQCALFL" value="14"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQCAL_ERRER" value="17"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQENC" value="22"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQENF" value="18"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQEPC" value="29"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQEPF" value="25"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQCODE_ZQUPD" value="16"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_CAPHASE" value="30"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_DNVEN" value="3"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_DRAMIF" value="0"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_FIFORPINIT" value="27"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_PHYODT" value="5"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_PHYODTEN" value="4"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_SRCK" value="10"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_SRCMDAD" value="8"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_SRDQ" value="12"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_WRFIFOEN" value="29"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_ZQCK" value="19"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_ZQCMDAD" value="15"/>
		<Definition name="SRT_NX4000_DDR_PHY_ZQODTCTRL_ZQDATA" value="23"/>
		<Definition name="UART_MODE_2STOPBITS" value="0x08"/>
		<Definition name="UART_MODE_BYTESIZE_5BIT" value="0"/>
		<Definition name="UART_MODE_BYTESIZE_6BIT" value="32"/>
		<Definition name="UART_MODE_BYTESIZE_7BIT" value="64"/>
		<Definition name="UART_MODE_BYTESIZE_8BIT" value="96"/>
		<Definition name="UART_MODE_ENABLE_RTSCTS" value="0x01"/>
		<Definition name="UART_MODE_EVEN_PARITY" value="0x04"/>
		<Definition name="UART_MODE_PARITY_ENABLE" value="0x02"/>
	</Definitions>
</PatchDefinitions>
