[{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">门电路如图所示，则输出端<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">F<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">对<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">A<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">、<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">B<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">的正逻辑表达式为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">              <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/2C60D8DAACB696D900841A3FDBEEEE97.gif\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  C、这是一个两级电路，第一级是CMOS或非门电路，第二级是CMOS非门电路，所以输出与两个输入的逻辑关系为F=A+B"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所示<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电路，其逻辑功能可用以下<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">            <\/span><span style=\"font-size: 16px; font-family: 宋体;\">中的逻辑符号表示？<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/98A6369E0E419AFBD3679D47F6712714.png?imageView&amp;thumbnail=520x520&amp;quality=100\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  C、图(a)所示CMOS电路是一个低电平使能的三态非门。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">反相器的负载电容<img src=\"https:\/\/edu-image.nosdn.127.net\/20FB9BF6624F299A9E092A044679E2DA.gif\"\/>，功耗电容<img src=\"https:\/\/edu-image.nosdn.127.net\/1C57804DC6B9D8549402D2059CDFDCD0.gif\"\/>，电源电压<img src=\"https:\/\/edu-image.nosdn.127.net\/AE22C1E4D2EDACC1D5AAB9F453742C17.gif\"\/>，输入矩形波的频率为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">1 MHz<\/span><span style=\"font-size: 16px; font-family: 宋体;\">，则反相器的动态功耗为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">           <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:Calibri,sans-serif;font-size:16px;\">1.3mW<\/span>","analysis":"<b>解析：<\/b>  D、动态功耗PD = (CL+CPD)乘以（VDD的平方）乘以 f = 1.3 mW。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">基本的<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">BiCMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">反相器电路的输出采用了两个双极型<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">BJT<\/span><span style=\"font-size: 16px; font-family: 宋体;\">管构成<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\"> <\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">           <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">推拉式输出级<\/span>","analysis":"<b>解析：<\/b>  A、这种双极型三极管输出级能提供大电流，速度快，驱动力强。"},{"caption":"<span style=\"font-size: 15px; font-family: 宋体;\"><span style=\"font-size: 16px;\">电路如下图所示，输出<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">L<\/span><\/em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">与输入<em>A<\/em>、<em>B<\/em>和<em>C<\/em> <\/span><span style=\"font-size: 16px;\">的逻辑表达式为<\/span><\/span><span style=\"font-size: 15px; font-family: 宋体; text-decoration: underline;\">      <\/span><span style=\"font-family: 宋体; font-size: 15px;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/6C60D95968AB2B491F91BAB7D9A0EE5E.gif\"style=\"white-space:normal;\"\/>","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">由<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">异或门和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门构成的电路如图所示，已知输出低电平<img src=\"https:\/\/edu-image.nosdn.127.net\/A29154B3D45B97980091BA7DCF06309B.gif\"\/>时的最大输出电流<img src=\"https:\/\/edu-image.nosdn.127.net\/1342B1A9B4A00D00A04688398A89577E.gif\"\/>，输出高电平<img src=\"https:\/\/edu-image.nosdn.127.net\/EC730510C6D350602FECBCC8D03FD1A0.gif\"\/>时的漏电流<img src=\"https:\/\/edu-image.nosdn.127.net\/3BF4283C5247CB17F0B7FBC9BDC6FD86.gif\"\/>,则上拉电阻的最小值<img src=\"https:\/\/edu-image.nosdn.127.net\/733728F9EC060503B62E7BC2214EFBC8.gif\"\/>为<\/span><span style=\"font-size: 16px; text-decoration: underline;\">        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">1.2k<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">Ω<\/span>","analysis":"<b>解析：<\/b>  A、Rp(min)=(5-0.33) V \/ 4 mA =1.2 kΩ"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图所示电路实现的逻辑功能为<\/span><span style=\"text-decoration: underline; font-size: 14px; font-family: Calibri, sans-serif;\">          <\/span><span style=\"font-size: 14px; font-family: Calibri, sans-serif; text-decoration: none;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">或非门<\/span>","analysis":"<b>解析：<\/b>  B、该电路中，当输入端A、B只要有一个为高电平时，就会使与它相连的NMOS管导通，而PMOS管截止，输出为低电平；仅当A、B全为低电平时，两个并联NMOS管都截止，两个串联的PMOS管都导通，输出为高电平。因此，这种电路具有或非运算功能。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">某逻辑门输入端<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">A<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">B<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">和输出端<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">L<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">的波形如图所示，则<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">L<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">与<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">A<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">B<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">之间的逻辑关系是<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">     <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">同或<\/span>","analysis":"<b>解析：<\/b>  C、根据波形图，A、B的值不同时，输出为0，A、B的值相同时，输出为1。故逻辑关系为同或。"},{"caption":"<span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">门电路的特点：静态功耗<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">；而动态功耗随着工作频率的提高而<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">     <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">；输入电阻<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">        <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">；抗干扰能力比<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">TTL<span style=\"text-decoration:underline;\">      <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">极低；增加；很大；高<\/span>","analysis":"<b>解析：<\/b>  A、CMOS门电路的静态功耗几乎为0，动态功耗与频率成正比；输入电阻是栅极对地的电阻，非常大；抗干扰能力很强，高于TTL。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门在<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">+3.3V<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电源工作时，输入端在以下哪些接法下属于逻辑<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">0<\/span><span style=\"font-size: 16px; font-family: 宋体;\">（<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列输出和输入低电平的标准电压值为<img src=\"https:\/\/edu-image.nosdn.127.net\/F180399E015F63EBFBA5D31939B77934.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">）？<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接低于<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.8V<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电源<\/span>,<spanstyle=\"font-family:宋体;font-size:16px;\">输入端接地<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接同类与非门的输出低电平<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.2V<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端到地之间接<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">10k<\/span><spanstyle='font-size:16px;font-family:\"TimesNewRoman\",serif;'>Ω<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电阻<\/span>,","analysis":"<b>解析：<\/b>  A、vi < VIL=0.8V，属于逻辑0。  B、vi=0 < VIL=0.8V，属于逻辑0。  C、vi=0.2V < VIL=0.8V，属于逻辑0。  D、由于CMOS栅极电流非常小，通常小于1 μA，在10 kΩ电阻上产生的压降小于10 mV，即vi<0.01 V < VIL=0.8V，故属于逻辑0。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">下列哪些<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">门可以将输出端并接使用？<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">三态（<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">TS<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">）输出<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">漏极开路（<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">OD<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">）输出<\/span>,","analysis":"<b>解析：<\/b>  A、多个三态门输出端可以并接，通过控制系统控制各三态门的使能信号而达到同一时间只有一个TS门进行数据的传输，而其他TS门均进入高阻状态。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图各个<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路中，<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IL<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IH<\/span><span style=\"font-size:14px;font-family:宋体;\">分别为输入低、高电平。指出输出高电平的电路有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">          <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/C38D18672CB3D0B8CADF271D7BEEDDED.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/147A86B2BFBC3F10BF3817D1E5F16E93.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、两个OD门线与在一起，上面的门输出高电平，下面的门输出低电平，相与后为低电平。  B、或非门有一个输入端接高电平，则输出为低电平。  C、CMOS输入端电流非常小，输入端接电阻接地，相当于接低电平。图中两个输入端均为低电平，输出为高电平。  D、异或门一个输入为高电平，另一个输入为低电平，输出则为高电平。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">指出下图所示电路中，能正常工作的有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/11DCB747C3262566CE0997AF40E6A74A.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/01DFDA7E53F5C795700A380FAB8D48B0.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/CF0A7E207BC893AEEC4938479E5AC34C.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、漏极开路与非门，可以线与。注意，在电源与输出间接一个电阻。  B、C为传输门的控制信号。C为1时，两个传输门均不工作；C为0时，两个传输门均工作，输出不能确定。  C、是三态门，使能端为0时，上面的门工作；使能端为1时，下面的门工作。  D、C为传输门的控制信号。C为0时，TG1工作，TG2截止，输出等于A；C为1时，TG1截止，TG2工作，输出等于B。"},{"caption":"<span style=\"text-indent: 32px; font-size: 16px; font-family: 宋体;\">类<\/span><span style=\"text-indent: 32px; font-size: 16px;\">NMOS<\/span><span style=\"text-indent: 32px; font-size: 16px; font-family: 宋体;\">或非门的工作管是串联的，当输入全为高电平时，各管的导通电阻串联，使低电平输出电压升高，以致破坏正常逻辑功能；而类<\/span><span style=\"text-indent: 32px; font-size: 16px;\">NMOS<\/span><span style=\"text-indent: 32px; font-size: 16px; font-family: 宋体;\">与非门的工作管是并联的，增加<\/span><span style=\"text-indent: 32px; font-size: 16px;\">NMOS<\/span><span style=\"text-indent: 32px; font-size: 16px; font-family: 宋体;\">管的数目不会影响低电平输出电压的稳定，因而类<\/span><span style=\"text-indent: 32px; font-size: 16px;\">NMOS<\/span><span style=\"text-indent: 32px; font-size: 16px; font-family: 宋体;\">电路多以与非门作为基本门电路。对吗？<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>类NMOS与非门的工作管是串联的，或非门工作管是并联的，因此或非门是基本门电路。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">功耗是门电路重要参数之一。功耗有静态和动态之分。所谓静态功耗是指电路输出没有状态转换时的功耗。而电路在输出发生状态转换时的功耗称为动态功耗。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family: 'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路的动态功耗正比于转换频率和电源电压的平方。当工作频率增加时，<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">门的动态功耗会线性增加。当电源电压增加时，电路的功耗也会增加。<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">MOS<\/span><span style=\"font-size:14px;font-family:宋体;\">数字集成电路的发展经历了由<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">NMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">到<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">的过程，其中<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路问世最早。<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">管是以空穴为导电载流子，而<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">NMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">管以电子为导电载流子，由于空穴的迁移率比电子低，因此，<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">NMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路的工作速比<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路快，而且<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">使用负电源，与<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">TTL<\/span><span style=\"font-size:14px;font-family:宋体;\">电路不匹配，所以<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">集成电路被<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">NMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路取代。<\/span><span style=\"font-size:14px;font-family:宋体;\">后来发展的<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路有静态功耗低、抗干扰能力强等诸多优点而成为主流器件。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family: 'Calibri','sans-serif';\">MOS<\/span><span style=\"font-size:14px;font-family:宋体;\">型集成逻辑门有<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">NMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">PMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">，双极型集成逻辑门主要有<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">TTL<\/span><span style=\"font-size:14px;font-family:宋体;\">和<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">ECL<\/span><span style=\"font-size:14px;font-family:宋体;\">，混合型集成逻辑门有<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">BiCMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">按照制造门电路晶体管的不同，集成门电路分为<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">MOS<\/span><span style=\"font-size:14px;font-family:宋体;\">型、双极型和混合型。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\"> CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电路如图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(b)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所示，输出高电平<img src=\"https:\/\/edu-image.nosdn.127.net\/CB1C550D3ACB88F4F02ADC17C08AD711.gif\"\/> 低电平<img src=\"https:\/\/edu-image.nosdn.127.net\/F1554B1375B4B6096CC50AE4A21F1A94.gif\"\/> 则图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(b)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的输出为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:Calibri,sans-serif;font-size:16px;\"><\/span><imgsrc=\"https:\/\/edu-image.nosdn.127.net\/51961F43D0F2E6BDF709C1F815854B67.gif\"style=\"font-family:Calibri,sans-serif;font-size:16px;white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  A、由于CMOS栅极电流非常小，通常小于1 μA，因此在10 kΩ电阻上产生的压降小于10 mV，就更别说100Ω电阻上产生的压降了，所以图(a)和(b)中两个与非门的输入中都有一个逻辑0，故输出为逻辑1，即输出高电平。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">门电路如图所示，则输出端<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">F<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">对<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">A<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">、<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">B<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">的正逻辑表达式为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">              <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/2C60D8DAACB696D900841A3FDBEEEE97.gif\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  A、这是一个两级电路，第一级是CMOS或非门电路，第二级是CMOS非门电路，所以输出与两个输入的逻辑关系为F=A+B"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所示<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电路，其逻辑功能可用以下<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">            <\/span><span style=\"font-size: 16px; font-family: 宋体;\">中的逻辑符号表示？<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/98A6369E0E419AFBD3679D47F6712714.png?imageView&amp;thumbnail=520x520&amp;quality=100\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  B、图(a)所示CMOS电路是一个低电平使能的三态非门。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">反相器的负载电容<img src=\"https:\/\/edu-image.nosdn.127.net\/20FB9BF6624F299A9E092A044679E2DA.gif\"\/>，功耗电容<img src=\"https:\/\/edu-image.nosdn.127.net\/1C57804DC6B9D8549402D2059CDFDCD0.gif\"\/>，电源电压<img src=\"https:\/\/edu-image.nosdn.127.net\/AE22C1E4D2EDACC1D5AAB9F453742C17.gif\"\/>，输入矩形波的频率为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">1 MHz<\/span><span style=\"font-size: 16px; font-family: 宋体;\">，则反相器的动态功耗为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">           <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:Calibri,sans-serif;font-size:16px;\">1.3mW<\/span>","analysis":"<b>解析：<\/b>  B、动态功耗PD = (CL+CPD)乘以（VDD的平方）乘以 f = 1.3 mW。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">基本的<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">BiCMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">反相器电路的输出采用了两个双极型<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">BJT<\/span><span style=\"font-size: 16px; font-family: 宋体;\">管构成<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\"> <\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">           <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">推拉式输出级<\/span>","analysis":"<b>解析：<\/b>  B、这种双极型三极管输出级能提供大电流，速度快，驱动力强。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">由<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">异或门和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门构成的电路如图所示，则输出与输入的逻辑关系式为<\/span><span style=\"font-size: 16px; text-decoration: underline;\">      <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/CB095DB4DA93F605FC2F91C7DB567FEF.gif\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  D、两个OD门输出端直接相连实现线与功能，所以输出等于A、B的异或再与B、C的与非，化简可得此关系式"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图所示电路实现的逻辑功能为<\/span><span style=\"text-decoration: underline; font-size: 14px; font-family: Calibri, sans-serif;\">          <\/span><span style=\"font-size: 14px; font-family: Calibri, sans-serif; text-decoration: none;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">或非门<\/span>","analysis":"<b>解析：<\/b>  A、该电路中，当输入端A、B只要有一个为高电平时，就会使与它相连的NMOS管导通，而PMOS管截止，输出为低电平；仅当A、B全为低电平时，两个并联NMOS管都截止，两个串联的PMOS管都导通，输出为高电平。因此，这种电路具有或非运算功能。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">某逻辑门输入端<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">A<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">B<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">和输出端<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">L<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">的波形如图所示，则<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">L<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">与<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">A<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">B<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">之间的逻辑关系是<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">     <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">同或<\/span>","analysis":"<b>解析：<\/b>  D、根据波形图，A、B的值不同时，输出为0，A、B的值相同时，输出为1。故逻辑关系为同或。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门在<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">+3.3V<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电源工作时，输入端在以下哪些接法下属于逻辑<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">0<\/span><span style=\"font-size: 16px; font-family: 宋体;\">（<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列输出和输入低电平的标准电压值为<img src=\"https:\/\/edu-image.nosdn.127.net\/F180399E015F63EBFBA5D31939B77934.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">）？<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接同类与非门的输出低电平<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.2V<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接低于<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.8V<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电源<\/span>,<spanstyle=\"font-family:宋体;font-size:16px;\">输入端接地<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端到地之间接<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">10k<\/span><spanstyle='font-size:16px;font-family:\"TimesNewRoman\",serif;'>Ω<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电阻<\/span>,","analysis":"<b>解析：<\/b>  A、vi=0.2V < VIL=0.8V，属于逻辑0。  B、vi < VIL=0.8V，属于逻辑0。  C、vi=0 < VIL=0.8V，属于逻辑0。  D、由于CMOS栅极电流非常小，通常小于1 μA，在10 kΩ电阻上产生的压降小于10 mV，即vi<0.01 V < VIL=0.8V，故属于逻辑0。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">下列哪些<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">门可以将输出端并接使用？<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">三态（<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">TS<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">）输出<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">漏极开路（<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">OD<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">）输出<\/span>,","analysis":"<b>解析：<\/b>  B、多个三态门输出端可以并接，通过控制系统控制各三态门的使能信号而达到同一时间只有一个TS门进行数据的传输，而其他TS门均进入高阻状态。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图各个<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路中，<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IL<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IH<\/span><span style=\"font-size:14px;font-family:宋体;\">分别为输入低、高电平。指出输出高电平的电路有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">          <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/147A86B2BFBC3F10BF3817D1E5F16E93.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/C38D18672CB3D0B8CADF271D7BEEDDED.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、异或门一个输入为高电平，另一个输入为低电平，输出则为高电平。  B、两个OD门线与在一起，上面的门输出高电平，下面的门输出低电平，相与后为低电平。  C、CMOS输入端电流非常小，输入端接电阻接地，相当于接低电平。图中两个输入端均为低电平，输出为高电平。  D、或非门有一个输入端接高电平，则输出为低电平。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">指出下图所示电路中，能正常工作的有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/CF0A7E207BC893AEEC4938479E5AC34C.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/11DCB747C3262566CE0997AF40E6A74A.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/01DFDA7E53F5C795700A380FAB8D48B0.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、C为传输门的控制信号。C为0时，TG1工作，TG2截止，输出等于A；C为1时，TG1截止，TG2工作，输出等于B。  B、漏极开路与非门，可以线与。注意，在电源与输出间接一个电阻。  C、普通与非门，不能线与。  D、是三态门，使能端为0时，上面的门工作；使能端为1时，下面的门工作。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">门的输入端个数称为门的<\/span><span style=\"font-size: 16px; font-family: 宋体;\">扇入数<\/span><span style=\"font-size: 16px; font-family: 宋体;\">。门电路正常工作情况下，带同类门电路的最大数量称为门的<\/span><span style=\"font-size: 16px; font-family: 宋体;\">扇出数<\/span><span style=\"font-size: 16px; font-family: 宋体;\">。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family: 'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路的动态功耗主要由两部分组成。一部分是电路输出状态转换瞬间<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">MOS<\/span><span style=\"font-size:14px;font-family:宋体;\">管的导通功耗。另一部分是因为<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">管的负载通常是电容性的，当输出由高电平到低电平，或者由低电平到高电平转换时，会对电容进行充、放电，这个过程将增加电路的损耗。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">在<\/span><span style=\"font-size:14px;font-family:宋体;\">一个系统中，<\/span><span style=\"font-size:14px;font-family:宋体;\">对于引脚封装相同的集成电路<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">74LS00<\/span><span style=\"font-size:14px;font-family:宋体;\">与<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">74HC00<\/span><span style=\"font-size:14px;font-family:宋体;\">可以互换使用。对吗？<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>不同系列逻辑器件的混合使用，需要考虑它们的匹配问题。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\"> CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电路如图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(b)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所示，输出高电平<img src=\"https:\/\/edu-image.nosdn.127.net\/CB1C550D3ACB88F4F02ADC17C08AD711.gif\"\/> 低电平<img src=\"https:\/\/edu-image.nosdn.127.net\/F1554B1375B4B6096CC50AE4A21F1A94.gif\"\/> 则图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(b)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的输出为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:Calibri,sans-serif;font-size:16px;\"><\/span><imgsrc=\"https:\/\/edu-image.nosdn.127.net\/51961F43D0F2E6BDF709C1F815854B67.gif\"style=\"font-family:Calibri,sans-serif;font-size:16px;white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  C、由于CMOS栅极电流非常小，通常小于1 μA，因此在10 kΩ电阻上产生的压降小于10 mV，就更别说100Ω电阻上产生的压降了，所以图(a)和(b)中两个与非门的输入中都有一个逻辑0，故输出为逻辑1，即输出高电平。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">已知<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LS04<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的参数为：<img src=\"https:\/\/edu-image.nosdn.127.net\/97193E226B66A7253745D7AE28DFDB07.gif\"\/><\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">能<\/span>","analysis":"<b>解析：<\/b>  C、4个74LS04的输入电流为：4 IIL(max) = 4×0.4 = 1.6 mA，4 IIH (max) = 4×0.02 = 0.08 mA。2个74ALS04的输入电流为：2 IIL(max) = 2×0.1 = 0.2 mA，2 IIH(max) = 2×0.02 = 0.04 mA。拉电流负载情况下，74LS04的IOH(max) = 0.4 mA > 0.08 mA + 0.04 mA = 0.12 mA；灌电流负载情况下，74LS04的IOL(max) = 8 mA > 1.6 mA + 0.2 mA = 1.8 mA，故能够驱动，驱动门没有超载。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">由<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">异或门和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门构成的电路如图所示，已知输出低电平<img src=\"https:\/\/edu-image.nosdn.127.net\/A29154B3D45B97980091BA7DCF06309B.gif\"\/>时的最大输出电流<img src=\"https:\/\/edu-image.nosdn.127.net\/1342B1A9B4A00D00A04688398A89577E.gif\"\/>，输出高电平<img src=\"https:\/\/edu-image.nosdn.127.net\/EC730510C6D350602FECBCC8D03FD1A0.gif\"\/>时的漏电流<img src=\"https:\/\/edu-image.nosdn.127.net\/3BF4283C5247CB17F0B7FBC9BDC6FD86.gif\"\/>,则上拉电阻的最小值<img src=\"https:\/\/edu-image.nosdn.127.net\/733728F9EC060503B62E7BC2214EFBC8.gif\"\/>为<\/span><span style=\"font-size: 16px; text-decoration: underline;\">        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">1.2k<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">Ω<\/span>","analysis":"<b>解析：<\/b>  B、Rp(min)=(5-0.33) V \/ 4 mA =1.2 kΩ"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">相比<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">TTL<\/span><span style=\"font-size:14px;font-family:宋体;\">器件，以下是一些关于<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">逻辑门的说法，不正确的是<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">        <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><spanstyle=\"font-size:14px;font-family:宋体;\">器件的噪声容限较小<\/span>","analysis":""},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图所示电路实现的逻辑功能为<\/span><span style=\"text-decoration: underline; font-size: 14px; font-family: Calibri, sans-serif;\">          <\/span><span style=\"font-size: 14px; font-family: Calibri, sans-serif; text-decoration: none;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">或非门<\/span>","analysis":"<b>解析：<\/b>  C、该电路中，当输入端A、B只要有一个为高电平时，就会使与它相连的NMOS管导通，而PMOS管截止，输出为低电平；仅当A、B全为低电平时，两个并联NMOS管都截止，两个串联的PMOS管都导通，输出为高电平。因此，这种电路具有或非运算功能。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">某逻辑门输入端<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">A<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">B<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">和输出端<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">L<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">的波形如图所示，则<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">L<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">与<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">A<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">B<\/span><\/em><span style=\"font-size:14px;font-family:宋体;\">之间的逻辑关系是<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">     <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">同或<\/span>","analysis":"<b>解析：<\/b>  A、根据波形图，A、B的值不同时，输出为0，A、B的值相同时，输出为1。故逻辑关系为同或。"},{"caption":"<span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">门电路的特点：静态功耗<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">；而动态功耗随着工作频率的提高而<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">     <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">；输入电阻<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">        <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">；抗干扰能力比<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">TTL<span style=\"text-decoration:underline;\">      <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">极低；增加；很大；高<\/span>","analysis":"<b>解析：<\/b>  D、CMOS门电路的静态功耗几乎为0，动态功耗与频率成正比；输入电阻是栅极对地的电阻，非常大；抗干扰能力很强，高于TTL。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门在<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">+3.3V<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电源工作时，输入端在以下哪些接法下属于逻辑<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">0<\/span><span style=\"font-size: 16px; font-family: 宋体;\">（<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列输出和输入低电平的标准电压值为<img src=\"https:\/\/edu-image.nosdn.127.net\/F180399E015F63EBFBA5D31939B77934.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">）？<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">输入端接地<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端到地之间接<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">10k<\/span><spanstyle='font-size:16px;font-family:\"TimesNewRoman\",serif;'>Ω<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电阻<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接低于<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.8V<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电源<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接同类与非门的输出低电平<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.2V<\/span>,","analysis":"<b>解析：<\/b>  A、vi=0 < VIL=0.8V，属于逻辑0。  B、由于CMOS栅极电流非常小，通常小于1 μA，在10 kΩ电阻上产生的压降小于10 mV，即vi<0.01 V < VIL=0.8V，故属于逻辑0。  C、vi < VIL=0.8V，属于逻辑0。  D、vi=0.2V < VIL=0.8V，属于逻辑0。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图各个<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路中，<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IL<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IH<\/span><span style=\"font-size:14px;font-family:宋体;\">分别为输入低、高电平。指出输出高电平的电路有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">          <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/C38D18672CB3D0B8CADF271D7BEEDDED.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/147A86B2BFBC3F10BF3817D1E5F16E93.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、CMOS输入端电流非常小，输入端接电阻接地，相当于接低电平。图中两个输入端均为低电平，输出为高电平。  B、两个OD门线与在一起，上面的门输出高电平，下面的门输出低电平，相与后为低电平。  C、或非门有一个输入端接高电平，则输出为低电平。  D、异或门一个输入为高电平，另一个输入为低电平，输出则为高电平。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">指出下图所示电路中，能正常工作的有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/11DCB747C3262566CE0997AF40E6A74A.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/01DFDA7E53F5C795700A380FAB8D48B0.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、C为传输门的控制信号。C为1时，两个传输门均不工作；C为0时，两个传输门均工作，输出不能确定。  B、漏极开路与非门，可以线与。注意，在电源与输出间接一个电阻。  C、普通与非门，不能线与。  D、是三态门，使能端为0时，上面的门工作；使能端为1时，下面的门工作。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">噪声容限表示门电路的抗干扰能力。电路的噪声容限愈大，其抗干扰能力愈强。对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">传输延迟时间是表征门电路开关速度的参数，它说明门电路在输入脉冲波形的作用下，其输出波形相对于输入波形延迟了多长时间，其数值与电源电压<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">DD<\/span><span style=\"font-size:14px;font-family:宋体;\">及负载电容的大小有关。<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\"> CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电路如图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(b)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所示，输出高电平<img src=\"https:\/\/edu-image.nosdn.127.net\/CB1C550D3ACB88F4F02ADC17C08AD711.gif\"\/> 低电平<img src=\"https:\/\/edu-image.nosdn.127.net\/F1554B1375B4B6096CC50AE4A21F1A94.gif\"\/> 则图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(b)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">的输出为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">       <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:Calibri,sans-serif;font-size:16px;\"><\/span><imgsrc=\"https:\/\/edu-image.nosdn.127.net\/51961F43D0F2E6BDF709C1F815854B67.gif\"style=\"font-family:Calibri,sans-serif;font-size:16px;white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  B、由于CMOS栅极电流非常小，通常小于1 μA，因此在10 kΩ电阻上产生的压降小于10 mV，就更别说100Ω电阻上产生的压降了，所以图(a)和(b)中两个与非门的输入中都有一个逻辑0，故输出为逻辑1，即输出高电平。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">图<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">(a)<\/span><span style=\"font-size: 16px; font-family: 宋体;\">所示<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电路，其逻辑功能可用以下<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">            <\/span><span style=\"font-size: 16px; font-family: 宋体;\">中的逻辑符号表示？<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/98A6369E0E419AFBD3679D47F6712714.png?imageView&amp;thumbnail=520x520&amp;quality=100\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  D、图(a)所示CMOS电路是一个低电平使能的三态非门。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">反相器的负载电容<img src=\"https:\/\/edu-image.nosdn.127.net\/20FB9BF6624F299A9E092A044679E2DA.gif\"\/>，功耗电容<img src=\"https:\/\/edu-image.nosdn.127.net\/1C57804DC6B9D8549402D2059CDFDCD0.gif\"\/>，电源电压<img src=\"https:\/\/edu-image.nosdn.127.net\/AE22C1E4D2EDACC1D5AAB9F453742C17.gif\"\/>，输入矩形波的频率为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">1 MHz<\/span><span style=\"font-size: 16px; font-family: 宋体;\">，则反相器的动态功耗为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">           <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:Calibri,sans-serif;font-size:16px;\">1.3mW<\/span>","analysis":"<b>解析：<\/b>  A、动态功耗PD = (CL+CPD)乘以（VDD的平方）乘以 f = 1.3 mW。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">由<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">异或门和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门构成的电路如图所示，则输出与输入的逻辑关系式为<\/span><span style=\"font-size: 16px; text-decoration: underline;\">      <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/CB095DB4DA93F605FC2F91C7DB567FEF.gif\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  A、两个OD门输出端直接相连实现线与功能，所以输出等于A、B的异或再与B、C的与非，化简可得此关系式"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门在<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">+3.3V<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电源工作时，输入端在以下哪些接法下属于逻辑<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">0<\/span><span style=\"font-size: 16px; font-family: 宋体;\">（<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列输出和输入低电平的标准电压值为<img src=\"https:\/\/edu-image.nosdn.127.net\/F180399E015F63EBFBA5D31939B77934.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">）？<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">输入端接地<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端到地之间接<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">10k<\/span><spanstyle='font-size:16px;font-family:\"TimesNewRoman\",serif;'>Ω<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电阻<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接同类与非门的输出低电平<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.2V<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接低于<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.8V<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电源<\/span>,","analysis":"<b>解析：<\/b>  A、vi=0 < VIL=0.8V，属于逻辑0。  B、由于CMOS栅极电流非常小，通常小于1 μA，在10 kΩ电阻上产生的压降小于10 mV，即vi<0.01 V < VIL=0.8V，故属于逻辑0。  C、vi=0.2V < VIL=0.8V，属于逻辑0。  D、vi < VIL=0.8V，属于逻辑0。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">下列哪些<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">门可以将输出端并接使用？<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">漏极开路（<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">OD<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">）输出<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">三态（<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">TS<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">）输出<\/span>,","analysis":"<b>解析：<\/b>  B、多个三态门输出端可以并接，通过控制系统控制各三态门的使能信号而达到同一时间只有一个TS门进行数据的传输，而其他TS门均进入高阻状态。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图各个<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路中，<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IL<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IH<\/span><span style=\"font-size:14px;font-family:宋体;\">分别为输入低、高电平。指出输出高电平的电路有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">          <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/C38D18672CB3D0B8CADF271D7BEEDDED.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/147A86B2BFBC3F10BF3817D1E5F16E93.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、或非门有一个输入端接高电平，则输出为低电平。  B、CMOS输入端电流非常小，输入端接电阻接地，相当于接低电平。图中两个输入端均为低电平，输出为高电平。  C、两个OD门线与在一起，上面的门输出高电平，下面的门输出低电平，相与后为低电平。  D、异或门一个输入为高电平，另一个输入为低电平，输出则为高电平。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">指出下图所示电路中，能正常工作的有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/01DFDA7E53F5C795700A380FAB8D48B0.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/11DCB747C3262566CE0997AF40E6A74A.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/CF0A7E207BC893AEEC4938479E5AC34C.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、是三态门，使能端为0时，上面的门工作；使能端为1时，下面的门工作。  B、漏极开路与非门，可以线与。注意，在电源与输出间接一个电阻。  C、C为传输门的控制信号。C为0时，TG1工作，TG2截止，输出等于A；C为1时，TG1截止，TG2工作，输出等于B。  D、普通与非门，不能线与。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">计算<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">逻辑门的扇出数时，只使用静态的输入电流和输出电流计算。<\/span>","answer":"wrong","analysis":"<b>解析：<\/b>CMOS逻辑门的输入电流非常小，输出电流相对较大，只用静态电流计算出的扇出数非常大。在动态时，负载门输入电容的充放电作用不容忽视，它将影响电路的工作。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">集成逻辑门电路在使用时，一般不让多余的输入端悬空，以防引入干扰信号。对多余输入端的处理以不改变电路工作状态及稳定可靠为原则。<\/span><span style=\"font-size:14px;font-family:宋体;\">对吗？<\/span>","answer":"correct","analysis":""},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">门电路如图所示，则输出端<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">F<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">对<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">A<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">、<\/span><em><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">B<\/span><\/em><span style=\"font-size: 16px; font-family: 宋体;\">的正逻辑表达式为<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">              <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/2C60D8DAACB696D900841A3FDBEEEE97.gif\"style=\"white-space:normal;\"\/>","analysis":"<b>解析：<\/b>  B、这是一个两级电路，第一级是CMOS或非门电路，第二级是CMOS非门电路，所以输出与两个输入的逻辑关系为F=A+B"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">基本的<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">BiCMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">反相器电路的输出采用了两个双极型<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">BJT<\/span><span style=\"font-size: 16px; font-family: 宋体;\">管构成<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\"> <\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif; text-decoration: underline;\">           <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-family:宋体;font-size:16px;\">推拉式输出级<\/span>","analysis":"<b>解析：<\/b>  D、这种双极型三极管输出级能提供大电流，速度快，驱动力强。"},{"caption":"<span style=\"font-size: 16px; font-family: 宋体;\">由<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">异或门和<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">OD<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门构成的电路如图所示，已知输出低电平<img src=\"https:\/\/edu-image.nosdn.127.net\/A29154B3D45B97980091BA7DCF06309B.gif\"\/>时的最大输出电流<img src=\"https:\/\/edu-image.nosdn.127.net\/1342B1A9B4A00D00A04688398A89577E.gif\"\/>，输出高电平<img src=\"https:\/\/edu-image.nosdn.127.net\/EC730510C6D350602FECBCC8D03FD1A0.gif\"\/>时的漏电流<img src=\"https:\/\/edu-image.nosdn.127.net\/3BF4283C5247CB17F0B7FBC9BDC6FD86.gif\"\/>,则上拉电阻的最小值<img src=\"https:\/\/edu-image.nosdn.127.net\/733728F9EC060503B62E7BC2214EFBC8.gif\"\/>为<\/span><span style=\"font-size: 16px; text-decoration: underline;\">        <\/span><span style=\"font-size: 16px; font-family: 宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">1.2k<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">Ω<\/span>","analysis":"<b>解析：<\/b>  D、Rp(min)=(5-0.33) V \/ 4 mA =1.2 kΩ"},{"caption":"<span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">门电路的特点：静态功耗<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">；而动态功耗随着工作频率的提高而<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">     <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">；输入电阻<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">        <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">；抗干扰能力比<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">TTL<span style=\"text-decoration:underline;\">      <\/span><\/span><span style=\"font-size:14px;font-family:宋体;\">。<\/span>","answer":"<spanstyle=\"font-size:14px;font-family:宋体;\">极低；增加；很大；高<\/span>","analysis":"<b>解析：<\/b>  B、CMOS门电路的静态功耗几乎为0，动态功耗与频率成正比；输入电阻是栅极对地的电阻，非常大；抗干扰能力很强，高于TTL。"},{"caption":"<span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">CMOS<\/span><span style=\"font-size: 16px; font-family: 宋体;\">与非门在<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">+3.3V<\/span><span style=\"font-size: 16px; font-family: 宋体;\">电源工作时，输入端在以下哪些接法下属于逻辑<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">0<\/span><span style=\"font-size: 16px; font-family: 宋体;\">（<\/span><span style=\"font-size: 16px; font-family: Calibri, sans-serif;\">74LVC<\/span><span style=\"font-size: 16px; font-family: 宋体;\">系列输出和输入低电平的标准电压值为<img src=\"https:\/\/edu-image.nosdn.127.net\/F180399E015F63EBFBA5D31939B77934.gif\"\/><\/span><span style=\"font-size: 16px; font-family: 宋体;\">）？<\/span>","answer":"<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接低于<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.8V<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电源<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端接同类与非门的输出低电平<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">0.2V<\/span>,<spanstyle=\"font-family:宋体;font-size:16px;\">输入端接地<\/span>,<spanstyle=\"font-size:16px;font-family:宋体;\">输入端到地之间接<\/span><spanstyle=\"font-size:16px;font-family:Calibri,sans-serif;\">10k<\/span><spanstyle='font-size:16px;font-family:\"TimesNewRoman\",serif;'>Ω<\/span><spanstyle=\"font-size:16px;font-family:宋体;\">的电阻<\/span>,","analysis":"<b>解析：<\/b>  A、vi < VIL=0.8V，属于逻辑0。  B、vi=0.2V < VIL=0.8V，属于逻辑0。  C、vi=0 < VIL=0.8V，属于逻辑0。  D、由于CMOS栅极电流非常小，通常小于1 μA，在10 kΩ电阻上产生的压降小于10 mV，即vi<0.01 V < VIL=0.8V，故属于逻辑0。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">下图各个<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">CMOS<\/span><span style=\"font-size:14px;font-family:宋体;\">电路中，<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IL<\/span><span style=\"font-size:14px;font-family:宋体;\">、<\/span><em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">V<\/span><\/em><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\"> IH<\/span><span style=\"font-size:14px;font-family:宋体;\">分别为输入低、高电平。指出输出高电平的电路有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">          <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/147A86B2BFBC3F10BF3817D1E5F16E93.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/C38D18672CB3D0B8CADF271D7BEEDDED.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、或非门有一个输入端接高电平，则输出为低电平。  B、两个OD门线与在一起，上面的门输出高电平，下面的门输出低电平，相与后为低电平。  C、异或门一个输入为高电平，另一个输入为低电平，输出则为高电平。  D、CMOS输入端电流非常小，输入端接电阻接地，相当于接低电平。图中两个输入端均为低电平，输出为高电平。"},{"caption":"<span style=\"font-size:14px;font-family:宋体;\">指出下图所示电路中，能正常工作的有<\/span><span style=\"text-decoration:underline;\"><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">      <\/span><\/span><span style=\"font-size: 14px;font-family:宋体;\">。<\/span>","answer":"<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/CF0A7E207BC893AEEC4938479E5AC34C.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/11DCB747C3262566CE0997AF40E6A74A.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,<imgsrc=\"https:\/\/edu-image.nosdn.127.net\/01DFDA7E53F5C795700A380FAB8D48B0.png?imageView&amp;thumbnail=890x0&amp;quality=100\"\/>,","analysis":"<b>解析：<\/b>  A、C为传输门的控制信号。C为0时，TG1工作，TG2截止，输出等于A；C为1时，TG1截止，TG2工作，输出等于B。  B、漏极开路与非门，可以线与。注意，在电源与输出间接一个电阻。  C、C为传输门的控制信号。C为1时，两个传输门均不工作；C为0时，两个传输门均工作，输出不能确定。  D、是三态门，使能端为0时，上面的门工作；使能端为1时，下面的门工作。"}]