{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 08 10:00:54 2012 " "Info: Processing started: Wed Aug 08 10:00:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off quartus -c MainController --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off quartus -c MainController --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[2\] " "Warning: Node \"si_addr_j\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[5\] " "Warning: Node \"si_addr_i\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[4\] " "Warning: Node \"si_addr_j\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[3\] " "Warning: Node \"si_addr_j\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[5\] " "Warning: Node \"si_addr_j\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[2\] " "Warning: Node \"si_addr_i\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[4\] " "Warning: Node \"si_addr_i\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[3\] " "Warning: Node \"si_addr_i\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_i\[1\] " "Warning: Node \"si_addr_i\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "si_addr_j\[1\] " "Warning: Node \"si_addr_j\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[5\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[5\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[7\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[7\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[6\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[6\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[4\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[4\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[3\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[3\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[2\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[2\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[1\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[1\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[7\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[7\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[6\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[6\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[5\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[5\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[4\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[4\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[3\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[3\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[2\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[2\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[1\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[1\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[7\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[7\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[6\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[6\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[5\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[5\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[4\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[4\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[3\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[3\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[2\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[2\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[1\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[1\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sc_img_in\[0\]\[0\]\[0\] " "Warning: Node \"sc_img_in\[0\]\[0\]\[0\]\" is a latch" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 184 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:5:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:6:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:5:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:6:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:5:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:6:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:5:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:6:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:5:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:6:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:5:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "init " "Info: Assuming node \"init\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 24 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~87 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~87\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan0~91 " "Info: Detected gated clock \"LessThan0~91\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan0~92 " "Info: Detected gated clock \"LessThan0~92\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "LessThan1~89 " "Info: Detected gated clock \"LessThan1~89\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan1~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "si_addr_j\[0\]~541 " "Info: Detected gated clock \"si_addr_j\[0\]~541\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "si_addr_j\[0\]~541" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[1\] " "Info: Detected ripple clock \"sig_count_j\[1\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[1\] " "Info: Detected ripple clock \"sig_count_i\[1\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[3\] " "Info: Detected ripple clock \"sig_count_i\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[4\] " "Info: Detected ripple clock \"sig_count_i\[4\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[2\] " "Info: Detected ripple clock \"sig_count_i\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "si_addr_j\[0\]~0 " "Info: Detected gated clock \"si_addr_j\[0\]~0\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "si_addr_j\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[5\] " "Info: Detected ripple clock \"sig_count_j\[5\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[3\] " "Info: Detected ripple clock \"sig_count_j\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[4\] " "Info: Detected ripple clock \"sig_count_j\[4\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_i\[5\] " "Info: Detected ripple clock \"sig_count_i\[5\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_i\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count_j\[2\] " "Info: Detected ripple clock \"sig_count_j\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count_j\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sc_img_in\[7\]\[7\]\[1\]~1 " "Info: Detected gated clock \"sc_img_in\[7\]\[7\]\[1\]~1\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sc_img_in\[7\]\[7\]\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Add0~104 " "Info: Detected gated clock \"Add0~104\" as buffer" {  } { { "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[1\] " "Info: Detected ripple clock \"sig_count\[1\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 83 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[2\] " "Info: Detected ripple clock \"sig_count\[2\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 83 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[0\] " "Info: Detected ripple clock \"sig_count\[0\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 83 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "sig_count\[3\] " "Info: Detected ripple clock \"sig_count\[3\]\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 83 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sig_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 95 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~28 " "Info: Detected gated clock \"Equal3~28\" as buffer" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 124 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[1\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[1\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[2\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[2\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[0\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[0\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\]\" as buffer" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register si_addr_i\[5\] register MemImgROM:imgROM\|q\[3\]\[0\]\[5\] 33.07 MHz 30.242 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.07 MHz between source register \"si_addr_i\[5\]\" and destination register \"MemImgROM:imgROM\|q\[3\]\[0\]\[5\]\" (period= 30.242 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.263 ns + Longest register register " "Info: + Longest register to register delay is 10.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns si_addr_i\[5\] 1 REG LCCOMB_X48_Y18_N20 1864 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y18_N20; Fanout = 1864; REG Node = 'si_addr_i\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { si_addr_i[5] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.275 ns) 1.486 ns MemImgROM:imgROM\|Mux3470~4924 2 COMB LCCOMB_X51_Y14_N14 10 " "Info: 2: + IC(1.211 ns) + CELL(0.275 ns) = 1.486 ns; Loc. = LCCOMB_X51_Y14_N14; Fanout = 10; COMB Node = 'MemImgROM:imgROM\|Mux3470~4924'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { si_addr_i[5] MemImgROM:imgROM|Mux3470~4924 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.071 ns) + CELL(0.420 ns) 5.977 ns MemImgROM:imgROM\|Mux1736~5949 3 COMB LCCOMB_X53_Y17_N10 1 " "Info: 3: + IC(4.071 ns) + CELL(0.420 ns) = 5.977 ns; Loc. = LCCOMB_X53_Y17_N10; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux1736~5949'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { MemImgROM:imgROM|Mux3470~4924 MemImgROM:imgROM|Mux1736~5949 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.275 ns) 7.884 ns MemImgROM:imgROM\|Mux1736~5953 4 COMB LCCOMB_X43_Y14_N14 1 " "Info: 4: + IC(1.632 ns) + CELL(0.275 ns) = 7.884 ns; Loc. = LCCOMB_X43_Y14_N14; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux1736~5953'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { MemImgROM:imgROM|Mux1736~5949 MemImgROM:imgROM|Mux1736~5953 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.150 ns) 9.248 ns MemImgROM:imgROM\|Mux1736~5954 5 COMB LCCOMB_X49_Y13_N24 1 " "Info: 5: + IC(1.214 ns) + CELL(0.150 ns) = 9.248 ns; Loc. = LCCOMB_X49_Y13_N24; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux1736~5954'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { MemImgROM:imgROM|Mux1736~5953 MemImgROM:imgROM|Mux1736~5954 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 9.781 ns MemImgROM:imgROM\|Mux1736~5957 6 COMB LCCOMB_X49_Y13_N22 1 " "Info: 6: + IC(0.258 ns) + CELL(0.275 ns) = 9.781 ns; Loc. = LCCOMB_X49_Y13_N22; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|Mux1736~5957'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { MemImgROM:imgROM|Mux1736~5954 MemImgROM:imgROM|Mux1736~5957 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 1490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 10.179 ns MemImgROM:imgROM\|q\[3\]\[0\]\[5\]~2 7 COMB LCCOMB_X49_Y13_N12 1 " "Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 10.179 ns; Loc. = LCCOMB_X49_Y13_N12; Fanout = 1; COMB Node = 'MemImgROM:imgROM\|q\[3\]\[0\]\[5\]~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MemImgROM:imgROM|Mux1736~5957 MemImgROM:imgROM|q[3][0][5]~2 } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.263 ns MemImgROM:imgROM\|q\[3\]\[0\]\[5\] 8 REG LCFF_X49_Y13_N13 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 10.263 ns; Loc. = LCFF_X49_Y13_N13; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[3\]\[0\]\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MemImgROM:imgROM|q[3][0][5]~2 MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 15.87 % ) " "Info: Total cell delay = 1.629 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.634 ns ( 84.13 % ) " "Info: Total interconnect delay = 8.634 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.263 ns" { si_addr_i[5] MemImgROM:imgROM|Mux3470~4924 MemImgROM:imgROM|Mux1736~5949 MemImgROM:imgROM|Mux1736~5953 MemImgROM:imgROM|Mux1736~5954 MemImgROM:imgROM|Mux1736~5957 MemImgROM:imgROM|q[3][0][5]~2 MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.263 ns" { si_addr_i[5] {} MemImgROM:imgROM|Mux3470~4924 {} MemImgROM:imgROM|Mux1736~5949 {} MemImgROM:imgROM|Mux1736~5953 {} MemImgROM:imgROM|Mux1736~5954 {} MemImgROM:imgROM|Mux1736~5957 {} MemImgROM:imgROM|q[3][0][5]~2 {} MemImgROM:imgROM|q[3][0][5] {} } { 0.000ns 1.211ns 4.071ns 1.632ns 1.214ns 0.258ns 0.248ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.894 ns - Smallest " "Info: - Smallest clock skew is -4.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2250 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2250; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns MemImgROM:imgROM\|q\[3\]\[0\]\[5\] 3 REG LCFF_X49_Y13_N13 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X49_Y13_N13; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[3\]\[0\]\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk~clkctrl MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[3][0][5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.563 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.787 ns) 2.600 ns sig_count_i\[2\] 2 REG LCFF_X5_Y18_N3 4 " "Info: 2: + IC(0.814 ns) + CELL(0.787 ns) = 2.600 ns; Loc. = LCFF_X5_Y18_N3; Fanout = 4; REG Node = 'sig_count_i\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk sig_count_i[2] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.420 ns) 3.355 ns LessThan0~91 3 COMB LCCOMB_X5_Y18_N18 1 " "Info: 3: + IC(0.335 ns) + CELL(0.420 ns) = 3.355 ns; Loc. = LCCOMB_X5_Y18_N18; Fanout = 1; COMB Node = 'LessThan0~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { sig_count_i[2] LessThan0~91 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.150 ns) 3.935 ns LessThan0~92 4 COMB LCCOMB_X6_Y18_N18 1 " "Info: 4: + IC(0.430 ns) + CELL(0.150 ns) = 3.935 ns; Loc. = LCCOMB_X6_Y18_N18; Fanout = 1; COMB Node = 'LessThan0~92'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { LessThan0~91 LessThan0~92 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 4.349 ns si_addr_j\[0\]~541 5 COMB LCCOMB_X6_Y18_N28 2 " "Info: 5: + IC(0.264 ns) + CELL(0.150 ns) = 4.349 ns; Loc. = LCCOMB_X6_Y18_N28; Fanout = 2; COMB Node = 'si_addr_j\[0\]~541'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { LessThan0~92 si_addr_j[0]~541 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 5.020 ns si_addr_j\[0\]~0 6 COMB LCCOMB_X6_Y18_N4 1 " "Info: 6: + IC(0.252 ns) + CELL(0.419 ns) = 5.020 ns; Loc. = LCCOMB_X6_Y18_N4; Fanout = 1; COMB Node = 'si_addr_j\[0\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { si_addr_j[0]~541 si_addr_j[0]~0 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.000 ns) 6.035 ns si_addr_j\[0\]~0clkctrl 7 COMB CLKCTRL_G2 10 " "Info: 7: + IC(1.015 ns) + CELL(0.000 ns) = 6.035 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'si_addr_j\[0\]~0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { si_addr_j[0]~0 si_addr_j[0]~0clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 7.563 ns si_addr_i\[5\] 8 REG LCCOMB_X48_Y18_N20 1864 " "Info: 8: + IC(1.378 ns) + CELL(0.150 ns) = 7.563 ns; Loc. = LCCOMB_X48_Y18_N20; Fanout = 1864; REG Node = 'si_addr_i\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { si_addr_j[0]~0clkctrl si_addr_i[5] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.075 ns ( 40.66 % ) " "Info: Total cell delay = 3.075 ns ( 40.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.488 ns ( 59.34 % ) " "Info: Total interconnect delay = 4.488 ns ( 59.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk sig_count_i[2] LessThan0~91 LessThan0~92 si_addr_j[0]~541 si_addr_j[0]~0 si_addr_j[0]~0clkctrl si_addr_i[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} sig_count_i[2] {} LessThan0~91 {} LessThan0~92 {} si_addr_j[0]~541 {} si_addr_j[0]~0 {} si_addr_j[0]~0clkctrl {} si_addr_i[5] {} } { 0.000ns 0.000ns 0.814ns 0.335ns 0.430ns 0.264ns 0.252ns 1.015ns 1.378ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[3][0][5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk sig_count_i[2] LessThan0~91 LessThan0~92 si_addr_j[0]~541 si_addr_j[0]~0 si_addr_j[0]~0clkctrl si_addr_i[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} sig_count_i[2] {} LessThan0~91 {} LessThan0~92 {} si_addr_j[0]~541 {} si_addr_j[0]~0 {} si_addr_j[0]~0clkctrl {} si_addr_i[5] {} } { 0.000ns 0.000ns 0.814ns 0.335ns 0.430ns 0.264ns 0.252ns 1.015ns 1.378ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.263 ns" { si_addr_i[5] MemImgROM:imgROM|Mux3470~4924 MemImgROM:imgROM|Mux1736~5949 MemImgROM:imgROM|Mux1736~5953 MemImgROM:imgROM|Mux1736~5954 MemImgROM:imgROM|Mux1736~5957 MemImgROM:imgROM|q[3][0][5]~2 MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.263 ns" { si_addr_i[5] {} MemImgROM:imgROM|Mux3470~4924 {} MemImgROM:imgROM|Mux1736~5949 {} MemImgROM:imgROM|Mux1736~5953 {} MemImgROM:imgROM|Mux1736~5954 {} MemImgROM:imgROM|Mux1736~5957 {} MemImgROM:imgROM|q[3][0][5]~2 {} MemImgROM:imgROM|q[3][0][5] {} } { 0.000ns 1.211ns 4.071ns 1.632ns 1.214ns 0.258ns 0.248ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk~clkctrl MemImgROM:imgROM|q[3][0][5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[3][0][5] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk sig_count_i[2] LessThan0~91 LessThan0~92 si_addr_j[0]~541 si_addr_j[0]~0 si_addr_j[0]~0clkctrl si_addr_i[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} sig_count_i[2] {} LessThan0~91 {} LessThan0~92 {} si_addr_j[0]~541 {} si_addr_j[0]~0 {} si_addr_j[0]~0clkctrl {} si_addr_i[5] {} } { 0.000ns 0.000ns 0.814ns 0.335ns 0.430ns 0.264ns 0.252ns 1.015ns 1.378ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MemImgROM:imgROM\|q\[7\]\[0\]\[3\] sc_img_in\[7\]\[0\]\[3\] clk 2.981 ns " "Info: Found hold time violation between source  pin or register \"MemImgROM:imgROM\|q\[7\]\[0\]\[3\]\" and destination pin or register \"sc_img_in\[7\]\[0\]\[3\]\" for clock \"clk\" (Hold time is 2.981 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.995 ns + Largest " "Info: + Largest clock skew is 3.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.651 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.787 ns) 2.601 ns sig_count\[3\] 2 REG LCFF_X5_Y18_N17 5 " "Info: 2: + IC(0.815 ns) + CELL(0.787 ns) = 2.601 ns; Loc. = LCFF_X5_Y18_N17; Fanout = 5; REG Node = 'sig_count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clk sig_count[3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.438 ns) 3.407 ns Equal3~28 3 COMB LCCOMB_X5_Y18_N14 2 " "Info: 3: + IC(0.368 ns) + CELL(0.438 ns) = 3.407 ns; Loc. = LCCOMB_X5_Y18_N14; Fanout = 2; COMB Node = 'Equal3~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { sig_count[3] Equal3~28 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.275 ns) 4.098 ns sc_img_in\[7\]\[7\]\[1\]~1 4 COMB LCCOMB_X4_Y18_N6 1 " "Info: 4: + IC(0.416 ns) + CELL(0.275 ns) = 4.098 ns; Loc. = LCCOMB_X4_Y18_N6; Fanout = 1; COMB Node = 'sc_img_in\[7\]\[7\]\[1\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { Equal3~28 sc_img_in[7][7][1]~1 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.903 ns sc_img_in\[7\]\[7\]\[1\]~1clkctrl 5 COMB CLKCTRL_G0 512 " "Info: 5: + IC(0.805 ns) + CELL(0.000 ns) = 4.903 ns; Loc. = CLKCTRL_G0; Fanout = 512; COMB Node = 'sc_img_in\[7\]\[7\]\[1\]~1clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { sc_img_in[7][7][1]~1 sc_img_in[7][7][1]~1clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.420 ns) 6.651 ns sc_img_in\[7\]\[0\]\[3\] 6 REG LCCOMB_X48_Y9_N12 1 " "Info: 6: + IC(1.328 ns) + CELL(0.420 ns) = 6.651 ns; Loc. = LCCOMB_X48_Y9_N12; Fanout = 1; REG Node = 'sc_img_in\[7\]\[0\]\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { sc_img_in[7][7][1]~1clkctrl sc_img_in[7][0][3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.919 ns ( 43.89 % ) " "Info: Total cell delay = 2.919 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 56.11 % ) " "Info: Total interconnect delay = 3.732 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { clk sig_count[3] Equal3~28 sc_img_in[7][7][1]~1 sc_img_in[7][7][1]~1clkctrl sc_img_in[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { clk {} clk~combout {} sig_count[3] {} Equal3~28 {} sc_img_in[7][7][1]~1 {} sc_img_in[7][7][1]~1clkctrl {} sc_img_in[7][0][3] {} } { 0.000ns 0.000ns 0.815ns 0.368ns 0.416ns 0.805ns 1.328ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.275ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2250 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2250; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns MemImgROM:imgROM\|q\[7\]\[0\]\[3\] 3 REG LCFF_X48_Y9_N25 1 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X48_Y9_N25; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[7\]\[0\]\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clk~clkctrl MemImgROM:imgROM|q[7][0][3] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl MemImgROM:imgROM|q[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[7][0][3] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { clk sig_count[3] Equal3~28 sc_img_in[7][7][1]~1 sc_img_in[7][7][1]~1clkctrl sc_img_in[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { clk {} clk~combout {} sig_count[3] {} Equal3~28 {} sc_img_in[7][7][1]~1 {} sc_img_in[7][7][1]~1clkctrl {} sc_img_in[7][0][3] {} } { 0.000ns 0.000ns 0.815ns 0.368ns 0.416ns 0.805ns 1.328ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.275ns 0.000ns 0.420ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl MemImgROM:imgROM|q[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[7][0][3] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.764 ns - Shortest register register " "Info: - Shortest register to register delay is 0.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemImgROM:imgROM\|q\[7\]\[0\]\[3\] 1 REG LCFF_X48_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y9_N25; Fanout = 1; REG Node = 'MemImgROM:imgROM\|q\[7\]\[0\]\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemImgROM:imgROM|q[7][0][3] } "NODE_NAME" } } { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.437 ns) 0.764 ns sc_img_in\[7\]\[0\]\[3\] 2 REG LCCOMB_X48_Y9_N12 1 " "Info: 2: + IC(0.327 ns) + CELL(0.437 ns) = 0.764 ns; Loc. = LCCOMB_X48_Y9_N12; Fanout = 1; REG Node = 'sc_img_in\[7\]\[0\]\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { MemImgROM:imgROM|q[7][0][3] sc_img_in[7][0][3] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.437 ns ( 57.20 % ) " "Info: Total cell delay = 0.437 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.327 ns ( 42.80 % ) " "Info: Total interconnect delay = 0.327 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { MemImgROM:imgROM|q[7][0][3] sc_img_in[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.764 ns" { MemImgROM:imgROM|q[7][0][3] {} sc_img_in[7][0][3] {} } { 0.000ns 0.327ns } { 0.000ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 16 -1 0 } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 57 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { clk sig_count[3] Equal3~28 sc_img_in[7][7][1]~1 sc_img_in[7][7][1]~1clkctrl sc_img_in[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { clk {} clk~combout {} sig_count[3] {} Equal3~28 {} sc_img_in[7][7][1]~1 {} sc_img_in[7][7][1]~1clkctrl {} sc_img_in[7][0][3] {} } { 0.000ns 0.000ns 0.815ns 0.368ns 0.416ns 0.805ns 1.328ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.275ns 0.000ns 0.420ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl MemImgROM:imgROM|q[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} MemImgROM:imgROM|q[7][0][3] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { MemImgROM:imgROM|q[7][0][3] sc_img_in[7][0][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.764 ns" { MemImgROM:imgROM|q[7][0][3] {} sc_img_in[7][0][3] {} } { 0.000ns 0.327ns } { 0.000ns 0.437ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sc_sload init clk 3.585 ns register " "Info: tsu for register \"sc_sload\" (data pin = \"init\", clock pin = \"clk\") is 3.585 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.305 ns + Longest pin register " "Info: + Longest pin to register delay is 6.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns init 1 CLK PIN_P4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; CLK Node = 'init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.963 ns) + CELL(0.416 ns) 6.221 ns sc_sload~79 2 COMB LCCOMB_X4_Y18_N14 1 " "Info: 2: + IC(4.963 ns) + CELL(0.416 ns) = 6.221 ns; Loc. = LCCOMB_X4_Y18_N14; Fanout = 1; COMB Node = 'sc_sload~79'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { init sc_sload~79 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.305 ns sc_sload 3 REG LCFF_X4_Y18_N15 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.305 ns; Loc. = LCFF_X4_Y18_N15; Fanout = 6; REG Node = 'sc_sload'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sc_sload~79 sc_sload } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.342 ns ( 21.28 % ) " "Info: Total cell delay = 1.342 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.963 ns ( 78.72 % ) " "Info: Total interconnect delay = 4.963 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.305 ns" { init sc_sload~79 sc_sload } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.305 ns" { init {} init~combout {} sc_sload~79 {} sc_sload {} } { 0.000ns 0.000ns 4.963ns 0.000ns } { 0.000ns 0.842ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2250 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2250; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns sc_sload 3 REG LCFF_X4_Y18_N15 6 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X4_Y18_N15; Fanout = 6; REG Node = 'sc_sload'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl sc_sload } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl sc_sload } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} sc_sload {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.305 ns" { init sc_sload~79 sc_sload } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.305 ns" { init {} init~combout {} sc_sload~79 {} sc_sload {} } { 0.000ns 0.000ns 4.963ns 0.000ns } { 0.000ns 0.842ns 0.416ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl sc_sload } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} sc_sload {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk o\[5\]\[1\]\[4\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\] 13.995 ns register " "Info: tco from clock \"clk\" to destination pin \"o\[5\]\[1\]\[4\]\" through register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\]\" is 13.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.444 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.787 ns) 2.601 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\] 2 REG LCFF_X5_Y18_N13 215 " "Info: 2: + IC(0.815 ns) + CELL(0.787 ns) = 2.601 ns; Loc. = LCFF_X5_Y18_N13; Fanout = 215; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|reg_counter\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|reg_counter[3] } "NODE_NAME" } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.398 ns) 3.341 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86 3 COMB LCCOMB_X5_Y18_N24 5 " "Info: 3: + IC(0.342 ns) + CELL(0.398 ns) = 3.341 ns; Loc. = LCCOMB_X5_Y18_N24; Fanout = 5; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|reg_counter[3] ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86 } "NODE_NAME" } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.000 ns) 5.903 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86clkctrl 4 COMB CLKCTRL_G8 288 " "Info: 4: + IC(2.562 ns) + CELL(0.000 ns) = 5.903 ns; Loc. = CLKCTRL_G8; Fanout = 288; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:6:gen_col:6:con\|Equal0~86clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86 ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86clkctrl } "NODE_NAME" } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.150 ns) 7.444 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\] 5 REG LCCOMB_X23_Y17_N4 1 " "Info: 5: + IC(1.391 ns) + CELL(0.150 ns) = 7.444 ns; Loc. = LCCOMB_X23_Y17_N4; Fanout = 1; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] } "NODE_NAME" } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 31.35 % ) " "Info: Total cell delay = 2.334 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.110 ns ( 68.65 % ) " "Info: Total interconnect delay = 5.110 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|reg_counter[3] ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86 ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.444 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|reg_counter[3] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] {} } { 0.000ns 0.000ns 0.815ns 0.342ns 2.562ns 1.391ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.551 ns + Longest register pin " "Info: + Longest register to pin delay is 6.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\] 1 REG LCCOMB_X23_Y17_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y17_N4; Fanout = 1; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:5:gen_col:1:con\|pixel_out\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] } "NODE_NAME" } } { "../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.909 ns) + CELL(2.642 ns) 6.551 ns o\[5\]\[1\]\[4\] 2 PIN PIN_R24 0 " "Info: 2: + IC(3.909 ns) + CELL(2.642 ns) = 6.551 ns; Loc. = PIN_R24; Fanout = 0; PIN Node = 'o\[5\]\[1\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.551 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] o[5][1][4] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 40.33 % ) " "Info: Total cell delay = 2.642 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.909 ns ( 59.67 % ) " "Info: Total interconnect delay = 3.909 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.551 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] o[5][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.551 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] {} o[5][1][4] {} } { 0.000ns 3.909ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|reg_counter[3] ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86 ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.444 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|reg_counter[3] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:6:gen_col:6:con|Equal0~86clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] {} } { 0.000ns 0.000ns 0.815ns 0.342ns 2.562ns 1.391ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.551 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] o[5][1][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.551 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:5:gen_col:1:con|pixel_out[4] {} o[5][1][4] {} } { 0.000ns 3.909ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sig_count_j\[5\] init clk -1.371 ns register " "Info: th for register \"sig_count_j\[5\]\" (data pin = \"init\", clock pin = \"clk\") is -1.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.331 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.537 ns) 2.331 ns sig_count_j\[5\] 2 REG LCFF_X6_Y18_N17 5 " "Info: 2: + IC(0.795 ns) + CELL(0.537 ns) = 2.331 ns; Loc. = LCFF_X6_Y18_N17; Fanout = 5; REG Node = 'sig_count_j\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { clk sig_count_j[5] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 65.89 % ) " "Info: Total cell delay = 1.536 ns ( 65.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns ( 34.11 % ) " "Info: Total interconnect delay = 0.795 ns ( 34.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk sig_count_j[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clk {} clk~combout {} sig_count_j[5] {} } { 0.000ns 0.000ns 0.795ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.968 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns init 1 CLK PIN_P4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; CLK Node = 'init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.275 ns) 2.407 ns si_addr_j\[0\]~541 2 COMB LCCOMB_X6_Y18_N28 2 " "Info: 2: + IC(1.290 ns) + CELL(0.275 ns) = 2.407 ns; Loc. = LCCOMB_X6_Y18_N28; Fanout = 2; COMB Node = 'si_addr_j\[0\]~541'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { init si_addr_j[0]~541 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.385 ns) 3.459 ns sig_count_j\[5\]~2797 3 COMB LCCOMB_X6_Y18_N22 7 " "Info: 3: + IC(0.667 ns) + CELL(0.385 ns) = 3.459 ns; Loc. = LCCOMB_X6_Y18_N22; Fanout = 7; COMB Node = 'sig_count_j\[5\]~2797'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { si_addr_j[0]~541 sig_count_j[5]~2797 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 3.884 ns sig_count_j\[5\]~2798 4 COMB LCCOMB_X6_Y18_N16 1 " "Info: 4: + IC(0.275 ns) + CELL(0.150 ns) = 3.884 ns; Loc. = LCCOMB_X6_Y18_N16; Fanout = 1; COMB Node = 'sig_count_j\[5\]~2798'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { sig_count_j[5]~2797 sig_count_j[5]~2798 } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.968 ns sig_count_j\[5\] 5 REG LCFF_X6_Y18_N17 5 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.968 ns; Loc. = LCFF_X6_Y18_N17; Fanout = 5; REG Node = 'sig_count_j\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sig_count_j[5]~2798 sig_count_j[5] } "NODE_NAME" } } { "../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 43.75 % ) " "Info: Total cell delay = 1.736 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.232 ns ( 56.25 % ) " "Info: Total interconnect delay = 2.232 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { init si_addr_j[0]~541 sig_count_j[5]~2797 sig_count_j[5]~2798 sig_count_j[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { init {} init~combout {} si_addr_j[0]~541 {} sig_count_j[5]~2797 {} sig_count_j[5]~2798 {} sig_count_j[5] {} } { 0.000ns 0.000ns 1.290ns 0.667ns 0.275ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.385ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clk sig_count_j[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clk {} clk~combout {} sig_count_j[5] {} } { 0.000ns 0.000ns 0.795ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { init si_addr_j[0]~541 sig_count_j[5]~2797 sig_count_j[5]~2798 sig_count_j[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { init {} init~combout {} si_addr_j[0]~541 {} sig_count_j[5]~2797 {} sig_count_j[5]~2798 {} sig_count_j[5] {} } { 0.000ns 0.000ns 1.290ns 0.667ns 0.275ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.385ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1354 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1354 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Allocated 258 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 08 10:00:59 2012 " "Info: Processing ended: Wed Aug 08 10:00:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
