## SPDX-License-Identifier: GPL-2.0-only

config BOARD_INTEL_PTLRVP_COMMON
	def_bool n
	select AZALIA_USE_LEGACY_VERB_TABLE
	select BOARD_ROMSIZE_KB_32768
	select CPU_INTEL_SOCKET_OTHER
	select DRIVERS_GFX_GENERIC
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_HID
	select DRIVERS_INTEL_DPTF
	select DRIVERS_INTEL_MIPI_CAMERA
	select DRIVERS_INTEL_PMC
	select DRIVERS_INTEL_SOUNDWIRE
	select DRIVERS_WWAN_FM350GL
	select DRIVERS_AUDIO_SOF
	select DRIVERS_SOUNDWIRE_ALC_BASE_7XX
	select DRIVERS_SPI_ACPI
	select DUMP_SMBIOS_TYPE17
	select EC_ACPI
	select FW_CONFIG
	select GENERATE_SMBIOS_TABLES
	select GOOGLE_SMBIOS_MAINBOARD_VERSION
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_SPD_IN_CBFS
	select INTEL_LPSS_UART_FOR_CONSOLE
	select MAINBOARD_DISABLE_STAGE_CACHE
	select MB_COMPRESS_RAMSTAGE_LZ4
	select PMC_IPC_ACPI_INTERFACE
	select SOC_INTEL_COMMON_BLOCK_VARIANT_POWER_LIMIT
	select SOC_INTEL_CSE_LITE_SYNC_BY_PAYLOAD
	select SOC_INTEL_CSE_SEND_EOP_BY_PAYLOAD
	select SOC_INTEL_PANTHERLAKE_U_H
	select SOC_INTEL_TCSS_USE_PDC_PMC_USBC_MUX_CONFIGURATION

config BOARD_INTEL_BASEBOARD_PTLRVP
	def_bool n
	select BOARD_INTEL_PTLRVP_COMMON
	select CHROMEOS_WIFI_SAR if CHROMEOS
	select DRIVERS_INTEL_ISH
	select DRIVER_INTEL_ISH_HAS_MAIN_FW
	select DRIVERS_INTEL_USB4_RETIMER
	select MAINBOARD_HAS_CHROMEOS
	select MEMORY_SOLDERDOWN
	select SOC_INTEL_COMMON_BLOCK_HDA_VERB
	select SOC_INTEL_IOE_DIE_SUPPORT
	select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
	select SYSTEM_TYPE_LAPTOP

config BOARD_INTEL_MODEL_PTLRVP
	def_bool n
	select BOARD_INTEL_BASEBOARD_PTLRVP
	select DRIVERS_GENERIC_BAYHUB_LV2
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_INTEL_TOUCH

config BOARD_INTEL_PTLRVP
	select BOARD_INTEL_MODEL_PTLRVP
	select FW_CONFIG_SOURCE_CBFS
	select MAINBOARD_USES_IFD_EC_REGION

config BOARD_INTEL_PTLRVP4ES
	select BOARD_INTEL_MODEL_PTLRVP
	select FW_CONFIG_SOURCE_CBFS
	select MAINBOARD_USES_IFD_EC_REGION
	select SOC_INTEL_PANTHERLAKE_PRE_PRODUCTION_SILICON

config BOARD_INTEL_PTLRVP_CHROMEEC
	select BOARD_INTEL_MODEL_PTLRVP
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_ESPI
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_SKUID
	select EC_GOOGLE_CHROMEEC_SMBIOS
	select FW_CONFIG_SOURCE_CHROMEEC_CBI
	select I2C_TPM
	select MAINBOARD_HAS_TPM2
	select MAINBOARD_USES_IFD_EC_REGION
	select TPM_GOOGLE_TI50

config BOARD_INTEL_PTLRVP_CHROMEEC4ES
	select BOARD_INTEL_MODEL_PTLRVP
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_ESPI
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_SKUID
	select EC_GOOGLE_CHROMEEC_SMBIOS
	select FW_CONFIG_SOURCE_CHROMEEC_CBI
	select I2C_TPM
	select MAINBOARD_HAS_TPM2
	select MAINBOARD_USES_IFD_EC_REGION
	select TPM_GOOGLE_TI50
	select SOC_INTEL_PANTHERLAKE_PRE_PRODUCTION_SILICON

if BOARD_INTEL_PTLRVP_COMMON

config BASEBOARD_DIR
	string
	default "ptlrvp"

config CHROMEOS
	select EC_GOOGLE_CHROMEEC_SWITCHES if EC_GOOGLE_CHROMEEC
	select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC if EC_GOOGLE_CHROMEEC_MEC
	select GBB_FLAG_FORCE_DEV_BOOT_USB
	select GBB_FLAG_FORCE_MANUAL_RECOVERY
	select HAS_RECOVERY_MRC_CACHE

config CHROMEOS_WIFI_SAR
	bool "Enable SAR options for ChromeOS build"
	depends on CHROMEOS
	select DSAR_ENABLE
	select GEO_SAR_ENABLE
	select SAR_ENABLE
	select USE_SAR

config DEVICETREE
	default "variants/baseboard/\$(CONFIG_BASEBOARD_DIR)/devicetree.cb"

config DIMM_SPD_SIZE
	default 512

config DRIVER_TPM_I2C_ADDR
	hex
	default 0x50 if EC_GOOGLE_CHROMEEC

config DRIVER_TPM_I2C_BUS
	hex
	default 0x03 if EC_GOOGLE_CHROMEEC

config HAVE_SLP_S0_GATE
	def_bool n

config MAINBOARD_DIR
	default "intel/ptlrvp"

config MAINBOARD_FAMILY
	string
	default "Intel_Ptlrvp"

config MAINBOARD_PART_NUMBER
	default "Ptlrvp" if BOARD_INTEL_PTLRVP
	default "Ptlrvp4es" if BOARD_INTEL_PTLRVP4ES
	default "Ptlrvp_chromeec" if BOARD_INTEL_PTLRVP_CHROMEEC
	default "Ptlrvp_chromeec4es" if BOARD_INTEL_PTLRVP_CHROMEEC4ES

config MEMORY_SOLDERDOWN
	def_bool n
	select CHROMEOS_DRAM_PART_NUMBER_IN_CBI if CHROMEOS && EC_GOOGLE_CHROMEEC_MEC
	select HAVE_SPD_IN_CBFS

config TPM_TIS_ACPI_INTERRUPT
	int
	default 47 if EC_GOOGLE_CHROMEEC # GPE0_DW1_15 (GPP_D15)

# FIXME: update as per board schematics
config UART_FOR_CONSOLE
	int
	default 0

config USE_PM_ACPI_TIMER
	default n

config VARIANT_DIR
	string
	default "ptlrvp" if BOARD_INTEL_MODEL_PTLRVP

config OVERRIDE_DEVICETREE
	default "variants/\$(CONFIG_VARIANT_DIR)/overridetree.cb" if BOARD_INTEL_PTLRVP || BOARD_INTEL_PTLRVP4ES
	default "variants/\$(CONFIG_VARIANT_DIR)_chromeec/overridetree.cb" if BOARD_INTEL_PTLRVP_CHROMEEC || BOARD_INTEL_PTLRVP_CHROMEEC4ES

config VBOOT
	select VBOOT_LID_SWITCH
	select VBOOT_MOCK_SECDATA if !EC_GOOGLE_CHROMEEC

endif # BOARD_INTEL_PTLRVP_COMMON
