// Seed: 1416679805
module module_0 (
    input supply1 id_0,
    input uwire   id_1
    , id_3
);
  always @(posedge 1) begin : LABEL_0
    id_3 <= id_1;
    $unsigned(69);
    ;
  end
  logic id_4;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output wor id_2,
    input supply0 id_3
    , id_6,
    input wand id_4
);
  assign id_1 = -1;
  localparam id_7 = 1 & 1 & -1 && (id_2++);
  module_0 modCall_1 (
      id_3,
      id_4
  );
  wire id_8;
endmodule
