#ifndef MCU_PBCFG_ARCH_H
#define MCU_PBCFG_ARCH_H 1

/** \brief AUTOSAR MCU Driver
 **
 ** This file contains API definitions of the configuration of the AUTOSAR module MCU that is
 ** target independent.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */

/*==================[inclusions]=============================================*/
#include <Std_Types.h>     /* AUTOSAR standard types */
#include <Mcu_Types.h>     /* AUTOSAR MCU driver type definitions */

/*==================[macros]=================================================*/
#define MCU_NUMBER_OF_CONFIG0_ECO_CONFIG0 1U

#define MCU_CONFIG0_ECO_CONFIG0 \
{ \
  { \
    0x80000000u, /* ClkEcoConfigRegVal */\
    0x00004b07u, /* ClkEcoConfig2RegVal */\
    0x00000000u,  /* ClkEcoPrescalerRegVal */\
    0x000f4240u,  /* EcoStabToCnt */\
    0x00000001u,  /* EcoPrescalerEnToCnt */\
    STD_ON,  /* ClkEcoConfig2Update */\
    STD_OFF,  /* EcoPrescalerEn */\
    1u,  /* EcoPrescalerNum */\
  } \
}

#define MCU_NUMBER_OF_CONFIG0_LPECO_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_BACKUP_CONFIG0 1U

#define MCU_CONFIG0_BACKUP_CONFIG0 \
{ \
  { \
    0x00000000u,  /* CtlRegVal */\
    0x00013300u,  /* CtlRegMask */\
    0x00000001u,  /* WcoStabToCnt */\
    STD_OFF,        /* WcoEn */\
    STD_OFF,        /* WcoStopEnable */\
  } \
}

#define MCU_NUMBER_OF_CONFIG0_CLOCKOUTPUT_CONFIG0 1U

#define MCU_CONFIG0_CLOCKOUTPUT_CONFIG0 \
{ \
  { \
    0x00003d3du,   /* TstDdftFastCtlRegVal */\
    0x00009f9fu,   /* TstDdftSlowCtlRegVal */\
    0x00000015u,   /* ClkOutputFastRegVal */\
    0x00000000u,   /* ClkOutputSlowRegVal */\
  } \
}

#define MCU_NUMBER_OF_CONFIG0_FLL_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_DSI_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_CLOCKPATH_CONFIG0 3U

#define MCU_CONFIG0_CLOCKPATH_CONFIG0 \
{ \
  { \
    0x00000002u,   /* ClkPathSelectRegVal */\
    1u, /* ClockPathRegIdx */\
  }, \
  { \
    0x00000002u,   /* ClkPathSelectRegVal */\
    2u, /* ClockPathRegIdx */\
  }, \
  { \
    0x00000002u,   /* ClkPathSelectRegVal */\
    3u, /* ClockPathRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_SSCG_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_PLL_CONFIG0 1U

#define MCU_CONFIG0_PLL_CONFIG0 \
{ \
  { \
    0x00020440u,   /* ClkPllConfigRegVal */\
    0u,  /* PllStabToCnt */\
    0x00000028u,   /* PllBypassWaitCycle */\
    0u,            /* PllRegIdx */\
    STD_ON,        /* PllEn */\
    STD_ON,         /* PllStopEnable */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_CLOCKROOT_CONFIG0 1U

#define MCU_CONFIG0_CLOCKROOT_CONFIG0 \
{ \
  { \
    0x80000101u,   /* ClkRootSelectRegVal */\
    0u,   /* ClockRootRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_HFCSV_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_REFCSV_CONFIG0 1U

#define MCU_NUMBER_OF_CONFIG0_LFCSV_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_ILOCSV_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_BAKCSV_CONFIG0 0U

#define MCU_CONFIG0_REFCSV_CONFIG0 \
{ \
  { \
    0x80000000u,   /* RefCtlRegVal */\
    0x00010000u,   /* RefLimitRegVal */\
    0x00000000u,   /* MonCtlRegVal */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_TIMERCLOCK_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_PCLKGROUP_CONFIG0 1U

#define MCU_NUMBER_OF_CONFIG0_PCLKDIVIDER_CONFIG0_PCLKGROUP0 11U

#define MCU_NUMBER_OF_CONFIG0_PCLK_CONFIG0_PCLKGROUP0 21U

#define MCU_NUMBER_OF_CONFIG0_PCLK80DIVIDER_CONFIG0_PCLKGROUP0 8U

#define MCU_NUMBER_OF_CONFIG0_PCLK160DIVIDER_CONFIG0_PCLKGROUP0 1U

#define MCU_NUMBER_OF_CONFIG0_PCLK165DIVIDER_CONFIG0_PCLKGROUP0 0U

#define MCU_NUMBER_OF_CONFIG0_PCLK245DIVIDER_CONFIG0_PCLKGROUP0 2U

#define MCU_CONFIG0_PCLKDIVIDER_CONFIG0_PCLKGROUP0 \
{ \
  { \
    0u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    0u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    1u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    1u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    2u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    2u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    3u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    3u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    4u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    4u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    5u,   /* PclkDividerIdx */\
    3u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    0u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    6u,   /* PclkDividerIdx */\
    1u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    0u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    7u,   /* PclkDividerIdx */\
    3u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    1u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    8u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    5u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    9u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    6u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    10u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    7u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }\
}

#define MCU_CONFIG0_PCLK80DIVIDER_CONFIG0_PCLKGROUP0 \
{ \
  { \
    1u,   /* Pclk80DividerIntVal */\
    0u   /* Pclk80DividerIdx */\
  }, \
  { \
    3u,   /* Pclk80DividerIntVal */\
    1u   /* Pclk80DividerIdx */\
  }, \
  { \
    7u,   /* Pclk80DividerIntVal */\
    2u   /* Pclk80DividerIdx */\
  }, \
  { \
    49u,   /* Pclk80DividerIntVal */\
    3u   /* Pclk80DividerIdx */\
  }, \
  { \
    99u,   /* Pclk80DividerIntVal */\
    4u   /* Pclk80DividerIdx */\
  }, \
  { \
    1u,   /* Pclk80DividerIntVal */\
    8u   /* Pclk80DividerIdx */\
  }, \
  { \
    1u,   /* Pclk80DividerIntVal */\
    9u   /* Pclk80DividerIdx */\
  }, \
  { \
    1u,   /* Pclk80DividerIntVal */\
    10u   /* Pclk80DividerIdx */\
  }\
}

#define MCU_CONFIG0_PCLK160DIVIDER_CONFIG0_PCLKGROUP0 \
{ \
  { \
    79u,   /* Pclk160DividerIntVal */\
    6u   /* Pclk160DividerIdx */\
  }\
}

#define MCU_CONFIG0_PCLK245DIVIDER_CONFIG0_PCLKGROUP0 \
{ \
  { \
    259u,   /* Pclk245DividerIntVal */\
    13u,   /* Pclk245DividerFracVal */\
    5u   /* Pclk245DividerIdx */\
  }, \
  { \
    85u,   /* Pclk245DividerIntVal */\
    26u,   /* Pclk245DividerFracVal */\
    7u   /* Pclk245DividerIdx */\
  }\
}

#define MCU_CONFIG0_PCLK_CONFIG0_PCLKGROUP0 \
{ \
  { \
    0x00000001u,   /* ClockCtlRegVal */\
    38u    /* PclkRegIdx */\
  }, \
  { \
    0x00000001u,   /* ClockCtlRegVal */\
    39u    /* PclkRegIdx */\
  }, \
  { \
    0x00000001u,   /* ClockCtlRegVal */\
    40u    /* PclkRegIdx */\
  }, \
  { \
    0x00000000u,   /* ClockCtlRegVal */\
    8u    /* PclkRegIdx */\
  }, \
  { \
    0x00000000u,   /* ClockCtlRegVal */\
    13u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    48u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    116u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    51u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    44u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    110u    /* PclkRegIdx */\
  }, \
  { \
    0x00000002u,   /* ClockCtlRegVal */\
    30u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    78u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    80u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    58u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    46u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    59u    /* PclkRegIdx */\
  }, \
  { \
    0x00000106u,   /* ClockCtlRegVal */\
    47u    /* PclkRegIdx */\
  }, \
  { \
    0x00000008u,   /* ClockCtlRegVal */\
    31u    /* PclkRegIdx */\
  }, \
  { \
    0x00000307u,   /* ClockCtlRegVal */\
    33u    /* PclkRegIdx */\
  }, \
  { \
    0x0000000au,   /* ClockCtlRegVal */\
    35u    /* PclkRegIdx */\
  }, \
  { \
    0x00000307u,   /* ClockCtlRegVal */\
    36u    /* PclkRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_PERIGROUP_CONFIG0 1U

#define MCU_CONFIG0_PERIGROUP_CONFIG0 \
{ \
  { \
    0x00000000u,   /* ClockCtlRegVal */\
    0x00000001u,   /* SlCtlRegVal */\
    0x00000001u,   /* SlCtlRegMask */\
    0u,   /* PeriGroupRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_ECO_CONFIG1 1U

#define MCU_CONFIG0_ECO_CONFIG1 \
{ \
  { \
    0x00000000u, /* ClkEcoConfigRegVal */\
    0x00004b07u, /* ClkEcoConfig2RegVal */\
    0x00000000u,  /* ClkEcoPrescalerRegVal */\
    0x000f4240u,  /* EcoStabToCnt */\
    0x00000001u,  /* EcoPrescalerEnToCnt */\
    STD_ON,  /* ClkEcoConfig2Update */\
    STD_OFF,  /* EcoPrescalerEn */\
    1u,  /* EcoPrescalerNum */\
  } \
}

#define MCU_NUMBER_OF_CONFIG0_LPECO_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_BACKUP_CONFIG1 1U

#define MCU_CONFIG0_BACKUP_CONFIG1 \
{ \
  { \
    0x00000000u,  /* CtlRegVal */\
    0x00013300u,  /* CtlRegMask */\
    0x00000001u,  /* WcoStabToCnt */\
    STD_OFF,        /* WcoEn */\
    STD_OFF,        /* WcoStopEnable */\
  } \
}

#define MCU_NUMBER_OF_CONFIG0_CLOCKOUTPUT_CONFIG1 1U

#define MCU_CONFIG0_CLOCKOUTPUT_CONFIG1 \
{ \
  { \
    0x00003d3du,   /* TstDdftFastCtlRegVal */\
    0x00009f9fu,   /* TstDdftSlowCtlRegVal */\
    0x00000015u,   /* ClkOutputFastRegVal */\
    0x00000000u,   /* ClkOutputSlowRegVal */\
  } \
}

#define MCU_NUMBER_OF_CONFIG0_FLL_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_DSI_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_CLOCKPATH_CONFIG1 3U

#define MCU_CONFIG0_CLOCKPATH_CONFIG1 \
{ \
  { \
    0x00000000u,   /* ClkPathSelectRegVal */\
    1u, /* ClockPathRegIdx */\
  }, \
  { \
    0x00000000u,   /* ClkPathSelectRegVal */\
    2u, /* ClockPathRegIdx */\
  }, \
  { \
    0x00000000u,   /* ClkPathSelectRegVal */\
    3u, /* ClockPathRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_SSCG_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_PLL_CONFIG1 1U

#define MCU_CONFIG0_PLL_CONFIG1 \
{ \
  { \
    0x08020128u,   /* ClkPllConfigRegVal */\
    0u,  /* PllStabToCnt */\
    0xffffffffu,   /* PllBypassWaitCycle */\
    0u,            /* PllRegIdx */\
    STD_OFF,       /* PllEn */\
    STD_ON,         /* PllStopEnable */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_CLOCKROOT_CONFIG1 2U

#define MCU_CONFIG0_CLOCKROOT_CONFIG1 \
{ \
  { \
    0x80000102u,   /* ClkRootSelectRegVal */\
    0u,   /* ClockRootRegIdx */\
  }, \
  { \
    0x80000113u,   /* ClkRootSelectRegVal */\
    1u,   /* ClockRootRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_HFCSV_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_REFCSV_CONFIG1 1U

#define MCU_NUMBER_OF_CONFIG0_LFCSV_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_ILOCSV_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_BAKCSV_CONFIG1 0U

#define MCU_CONFIG0_REFCSV_CONFIG1 \
{ \
  { \
    0x80000000u,   /* RefCtlRegVal */\
    0x00010000u,   /* RefLimitRegVal */\
    0x00000000u,   /* MonCtlRegVal */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_TIMERCLOCK_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_PCLKGROUP_CONFIG1 1U

#define MCU_NUMBER_OF_CONFIG0_PCLKDIVIDER_CONFIG1_PCLKGROUP0 11U

#define MCU_NUMBER_OF_CONFIG0_PCLK_CONFIG1_PCLKGROUP0 0U

#define MCU_NUMBER_OF_CONFIG0_PCLK80DIVIDER_CONFIG1_PCLKGROUP0 8U

#define MCU_NUMBER_OF_CONFIG0_PCLK160DIVIDER_CONFIG1_PCLKGROUP0 1U

#define MCU_NUMBER_OF_CONFIG0_PCLK165DIVIDER_CONFIG1_PCLKGROUP0 0U

#define MCU_NUMBER_OF_CONFIG0_PCLK245DIVIDER_CONFIG1_PCLKGROUP0 2U

#define MCU_CONFIG0_PCLKDIVIDER_CONFIG1_PCLKGROUP0 \
{ \
  { \
    0u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    0u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    1u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    1u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    2u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    2u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    3u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    3u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    4u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    4u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    5u,   /* PclkDividerIdx */\
    3u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    0u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    6u,   /* PclkDividerIdx */\
    1u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    0u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    7u,   /* PclkDividerIdx */\
    3u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    1u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    8u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    5u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    9u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    6u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }, \
  { \
    10u,   /* PclkDividerIdx */\
    0u,   /* PclkDividerType */\
    255u,   /* PclkPaDividerIdx */\
    3u,   /* PclkPaDividerType */\
    7u,   /* PclkDividerCfgIdx */\
    STD_ON, /* PclkDividerEnable */\
    STD_ON /* PclkDividerStopEnable */\
  }\
}

#define MCU_CONFIG0_PCLK80DIVIDER_CONFIG1_PCLKGROUP0 \
{ \
  { \
    1u,   /* Pclk80DividerIntVal */\
    0u   /* Pclk80DividerIdx */\
  }, \
  { \
    3u,   /* Pclk80DividerIntVal */\
    1u   /* Pclk80DividerIdx */\
  }, \
  { \
    7u,   /* Pclk80DividerIntVal */\
    2u   /* Pclk80DividerIdx */\
  }, \
  { \
    49u,   /* Pclk80DividerIntVal */\
    3u   /* Pclk80DividerIdx */\
  }, \
  { \
    99u,   /* Pclk80DividerIntVal */\
    4u   /* Pclk80DividerIdx */\
  }, \
  { \
    1u,   /* Pclk80DividerIntVal */\
    8u   /* Pclk80DividerIdx */\
  }, \
  { \
    1u,   /* Pclk80DividerIntVal */\
    9u   /* Pclk80DividerIdx */\
  }, \
  { \
    1u,   /* Pclk80DividerIntVal */\
    10u   /* Pclk80DividerIdx */\
  }\
}

#define MCU_CONFIG0_PCLK160DIVIDER_CONFIG1_PCLKGROUP0 \
{ \
  { \
    79u,   /* Pclk160DividerIntVal */\
    6u   /* Pclk160DividerIdx */\
  }\
}

#define MCU_CONFIG0_PCLK245DIVIDER_CONFIG1_PCLKGROUP0 \
{ \
  { \
    259u,   /* Pclk245DividerIntVal */\
    13u,   /* Pclk245DividerFracVal */\
    5u   /* Pclk245DividerIdx */\
  }, \
  { \
    85u,   /* Pclk245DividerIntVal */\
    25u,   /* Pclk245DividerFracVal */\
    7u   /* Pclk245DividerIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_PERIGROUP_CONFIG1 1U

#define MCU_CONFIG0_PERIGROUP_CONFIG1 \
{ \
  { \
    0x00000000u,   /* ClockCtlRegVal */\
    0x00000001u,   /* SlCtlRegVal */\
    0x00000001u,   /* SlCtlRegMask */\
    0u,   /* PeriGroupRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_SYSRES_CONFIG0 1U

#define MCU_NUMBER_OF_CONFIG0_HVLVD_CONFIG0 0U


#define MCU_NUMBER_OF_CONFIG0_HIB_CONFIG0 0U

#define MCU_NUMBER_OF_CONFIG0_RAM0PWR_CONFIG0 8U

#define MCU_CONFIG0_RAM0PWR_CONFIG0 \
{ \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    0u,  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    1u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    2u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    3u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    4u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    5u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    6u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    7u  /* Ram0PwrMacroRegIdx */\
  }\
}

#define MCU_NUMBER_OF_CONFIG0_SYSRES_CONFIG1 1U

#define MCU_NUMBER_OF_CONFIG0_HVLVD_CONFIG1 0U


#define MCU_NUMBER_OF_CONFIG0_HIB_CONFIG1 0U

#define MCU_NUMBER_OF_CONFIG0_RAM0PWR_CONFIG1 8U

#define MCU_CONFIG0_RAM0PWR_CONFIG1 \
{ \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    0u,  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    1u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    2u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    3u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    4u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    5u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    6u  /* Ram0PwrMacroRegIdx */\
  }, \
  { \
    0x05fa0003u,   /* Ram0PwrMacroCtlRegVal */\
    7u  /* Ram0PwrMacroRegIdx */\
  }\
}


# endif /* if !defined( MCU_PBCFG_ARCH_H ) */
/*==================[end of file]============================================*/
