# uart-
"SystemVerilog-based UART design with testbench simulation."
