#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 01:44:18 2024
# Process ID: 5392
# Current directory: C:/ECE532/test_gyro/test_gyro.runs/synth_1
# Command line: vivado.exe -log block1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block1_wrapper.tcl
# Log file: C:/ECE532/test_gyro/test_gyro.runs/synth_1/block1_wrapper.vds
# Journal file: C:/ECE532/test_gyro/test_gyro.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source block1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top block1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 492.941 ; gain = 103.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'block1_wrapper' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/hdl/block1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'block1' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:13]
INFO: [Synth 8-6157] synthesizing module 'block1_axi_iic_0_1' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_axi_iic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_axi_iic_0_1' (2#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_axi_iic_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'block1_axi_iic_0_1' requires 27 connections, but only 26 given [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:147]
INFO: [Synth 8-6157] synthesizing module 'block1_clk_wiz_1_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'block1_clk_wiz_1_0' (3#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'block1_mdm_1_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_mdm_1_0' (4#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block1_microblaze_0_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_microblaze_0_0' (5#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block1_microblaze_0_axi_intc_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_microblaze_0_axi_intc_0' (6#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block1_microblaze_0_axi_periph_0' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:371]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_XUIEAX' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:821]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_XUIEAX' (7#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:821]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1NTERG8' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:953]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1NTERG8' (8#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:953]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_LRMBUG' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1319]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_LRMBUG' (9#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1319]
INFO: [Synth 8-6157] synthesizing module 'block1_xbar_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_xbar_0' (10#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'block1_xbar_0' requires 40 connections, but only 38 given [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:780]
INFO: [Synth 8-6155] done synthesizing module 'block1_microblaze_0_axi_periph_0' (11#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:371]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1JAY3YJ' [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1085]
INFO: [Synth 8-6157] synthesizing module 'block1_dlmb_bram_if_cntlr_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_dlmb_bram_if_cntlr_0' (12#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block1_dlmb_v10_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_dlmb_v10_0' (13#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'block1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1231]
INFO: [Synth 8-6157] synthesizing module 'block1_ilmb_bram_if_cntlr_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_ilmb_bram_if_cntlr_0' (14#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block1_ilmb_v10_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_ilmb_v10_0' (15#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'block1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1277]
INFO: [Synth 8-6157] synthesizing module 'block1_lmb_bram_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_lmb_bram_0' (16#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'block1_lmb_bram_0' requires 16 connections, but only 14 given [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1302]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1JAY3YJ' (17#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:1085]
INFO: [Synth 8-6157] synthesizing module 'block1_microblaze_0_xlconcat_0' [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_microblaze_0_xlconcat_0/synth/block1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (18#1) [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'block1_microblaze_0_xlconcat_0' (19#1) [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_microblaze_0_xlconcat_0/synth/block1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'block1_rst_clk_wiz_1_100M_0' [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block1_rst_clk_wiz_1_100M_0' (20#1) [C:/ECE532/test_gyro/test_gyro.runs/synth_1/.Xil/Vivado-5392-josh/realtime/block1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'block1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:360]
INFO: [Synth 8-6155] done synthesizing module 'block1' (21#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/synth/block1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'block1_wrapper' (22#1) [C:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/hdl/block1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_LRMBUG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_LRMBUG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_LRMBUG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_LRMBUG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1NTERG8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1NTERG8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1NTERG8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1NTERG8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_XUIEAX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_XUIEAX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_XUIEAX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_XUIEAX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 549.496 ; gain = 160.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 549.496 ; gain = 160.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 549.496 ; gain = 160.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_axi_iic_0_1/block1_axi_iic_0_1/block1_axi_iic_0_1_in_context.xdc] for cell 'block1_i/axi_iic_0'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_axi_iic_0_1/block1_axi_iic_0_1/block1_axi_iic_0_1_in_context.xdc] for cell 'block1_i/axi_iic_0'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_dlmb_v10_0/block1_dlmb_v10_0/block1_dlmb_v10_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_dlmb_v10_0/block1_dlmb_v10_0/block1_dlmb_v10_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_ilmb_v10_0/block1_ilmb_v10_0/block1_dlmb_v10_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_ilmb_v10_0/block1_ilmb_v10_0/block1_dlmb_v10_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_dlmb_bram_if_cntlr_0/block1_dlmb_bram_if_cntlr_0/block1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_dlmb_bram_if_cntlr_0/block1_dlmb_bram_if_cntlr_0/block1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_ilmb_bram_if_cntlr_0/block1_ilmb_bram_if_cntlr_0/block1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_ilmb_bram_if_cntlr_0/block1_ilmb_bram_if_cntlr_0/block1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_lmb_bram_0/block1_lmb_bram_0/block1_lmb_bram_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_lmb_bram_0/block1_lmb_bram_0/block1_lmb_bram_0_in_context.xdc] for cell 'block1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_xbar_0/block1_xbar_0/block1_xbar_0_in_context.xdc] for cell 'block1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_xbar_0/block1_xbar_0/block1_xbar_0_in_context.xdc] for cell 'block1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_rst_clk_wiz_1_100M_0/block1_rst_clk_wiz_1_100M_0/block1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'block1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_rst_clk_wiz_1_100M_0/block1_rst_clk_wiz_1_100M_0/block1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'block1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_microblaze_0_0/block1_microblaze_0_0/block1_microblaze_0_0_in_context.xdc] for cell 'block1_i/microblaze_0'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_microblaze_0_0/block1_microblaze_0_0/block1_microblaze_0_0_in_context.xdc] for cell 'block1_i/microblaze_0'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_mdm_1_0/block1_mdm_1_0/block1_mdm_1_0_in_context.xdc] for cell 'block1_i/mdm_1'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_mdm_1_0/block1_mdm_1_0/block1_mdm_1_0_in_context.xdc] for cell 'block1_i/mdm_1'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_microblaze_0_axi_intc_0/block1_microblaze_0_axi_intc_0/block1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'block1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_microblaze_0_axi_intc_0/block1_microblaze_0_axi_intc_0/block1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'block1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_clk_wiz_1_0/block1_clk_wiz_1_0/block1_clk_wiz_1_0_in_context.xdc] for cell 'block1_i/clk_wiz_1'
Finished Parsing XDC File [c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_clk_wiz_1_0/block1_clk_wiz_1_0/block1_clk_wiz_1_0_in_context.xdc] for cell 'block1_i/clk_wiz_1'
Parsing XDC File [C:/ECE532/test_gyro/test_gyro.srcs/constrs_1/new/gyroTest.xdc]
WARNING: [Vivado 12-584] No ports matched 'iic_0_scl'. [C:/ECE532/test_gyro/test_gyro.srcs/constrs_1/new/gyroTest.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'iic_0_sda'. [C:/ECE532/test_gyro/test_gyro.srcs/constrs_1/new/gyroTest.xdc:2]
Finished Parsing XDC File [C:/ECE532/test_gyro/test_gyro.srcs/constrs_1/new/gyroTest.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/ECE532/test_gyro/test_gyro.srcs/constrs_1/new/gyroTest.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/block1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ECE532/test_gyro/test_gyro.srcs/constrs_1/new/gyroTest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/ECE532/test_gyro/test_gyro.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ECE532/test_gyro/test_gyro.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.070 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.070 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 870.070 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'block1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 870.070 ; gain = 480.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 870.070 ; gain = 480.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_clk_wiz_1_0/block1_clk_wiz_1_0/block1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_clk_wiz_1_0/block1_clk_wiz_1_0/block1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_clk_wiz_1_0/block1_clk_wiz_1_0/block1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/ECE532/test_gyro/test_gyro.srcs/sources_1/bd/block1/ip/block1_clk_wiz_1_0/block1_clk_wiz_1_0/block1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for block1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 870.070 ; gain = 480.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 870.070 ; gain = 480.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design block1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 870.070 ; gain = 480.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'block1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'block1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'block1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block1_i/mdm_1/Dbg_Clk_0' to pin 'block1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block1_i/mdm_1/Dbg_Update_0' to pin 'block1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block1_i/clk_wiz_1/clk_out1' to pin 'block1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 877.398 ; gain = 488.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 877.547 ; gain = 488.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |block1_xbar_0                  |         1|
|2     |block1_axi_iic_0_1             |         1|
|3     |block1_clk_wiz_1_0             |         1|
|4     |block1_mdm_1_0                 |         1|
|5     |block1_microblaze_0_0          |         1|
|6     |block1_microblaze_0_axi_intc_0 |         1|
|7     |block1_rst_clk_wiz_1_100M_0    |         1|
|8     |block1_dlmb_bram_if_cntlr_0    |         1|
|9     |block1_dlmb_v10_0              |         1|
|10    |block1_ilmb_bram_if_cntlr_0    |         1|
|11    |block1_ilmb_v10_0              |         1|
|12    |block1_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |block1_axi_iic_0_1             |     1|
|2     |block1_clk_wiz_1_0             |     1|
|3     |block1_dlmb_bram_if_cntlr_0    |     1|
|4     |block1_dlmb_v10_0              |     1|
|5     |block1_ilmb_bram_if_cntlr_0    |     1|
|6     |block1_ilmb_v10_0              |     1|
|7     |block1_lmb_bram_0              |     1|
|8     |block1_mdm_1_0                 |     1|
|9     |block1_microblaze_0_0          |     1|
|10    |block1_microblaze_0_axi_intc_0 |     1|
|11    |block1_rst_clk_wiz_1_100M_0    |     1|
|12    |block1_xbar_0                  |     1|
|13    |IBUF                           |     1|
|14    |IOBUF                          |     2|
|15    |OBUF                           |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1126|
|2     |  block1_i                    |block1                                |  1122|
|3     |    microblaze_0_axi_periph   |block1_microblaze_0_axi_periph_0      |   263|
|4     |    microblaze_0_xlconcat     |block1_microblaze_0_xlconcat_0        |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1JAY3YJ |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 887.617 ; gain = 177.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 887.617 ; gain = 498.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 902.297 ; gain = 518.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/test_gyro/test_gyro.runs/synth_1/block1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file block1_wrapper_utilization_synth.rpt -pb block1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 01:45:00 2024...
