A single CPU instruction can be non-atomic if it decodes into multiple store uops that may be individually atomic but that retire separately and could happen at different times relative to stores being retired by other cores.&nbsp;