# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AES.srcs/sources_1/imports/src/AES_128_parallel.vhd" \
"../../../../AES.srcs/sources_1/imports/src/AddRoundKey.vhd" \
"../../../../AES.srcs/sources_1/imports/src/MixColumns.vhd" \
"../../../../AES.srcs/sources_1/imports/src/Shiftrows.vhd" \
"../../../../AES.srcs/sources_1/imports/src/Testing_IP.vhd" \
"../../../../AES.srcs/sources_1/imports/src/cnt.vhd" \
"../../../../AES.srcs/sources_1/imports/src/key_schedule.vhd" \
"../../../../AES.srcs/sources_1/imports/src/mixcolumn.vhd" \
"../../../../AES.srcs/sources_1/imports/src/mux.vhd" \
"../../../../AES.srcs/sources_1/imports/src/reg.vhd" \
"../../../../AES.srcs/sources_1/imports/src/sbox.vhd" \
"../../../../AES.srcs/sources_1/imports/src/subBytes.vhd" \
"../../../../AES.srcs/sim_1/imports/src/Testing_IP_TB.vhd" \

# Do not sort compile order
nosort
