---
layout: post
title: "JTAG åŸºç¤èªè­˜"
categories: [Interfaces]
date: 2025-09-21
lang: zh-Hant
---

## ğŸ“Œ Joint Test Action Group (JTAG)

### æ­·å²èƒŒæ™¯
ç‚ºäº†æ¸¬è©¦ç„Šåˆ°PCBä¸Šçš„å„å€‹å…ƒä»¶æ˜¯å¦é€£æ¥ä»¥åŠå…¶åŠŸèƒ½ï¼Œæœƒä½¿ç”¨é‡åºŠæ²»å…·(bed-of-nails fixture)ï¼Œé€²è¡Œåœ¨ç·šæ¸¬è©¦ (ICT)ã€‚
ä½†éš¨è‘—BGAå°è£ã€å…ƒä»¶å°å‹åŒ–ä»¥åŠè¡¨é¢é»è‘—æŠ€è¡“ (SMT)ç­‰ï¼Œå¦‚ä½•ä½¿ç”¨å°‘é‡è…³ä½é€£æ¥æ¸¬è©¦é€£æ¥èˆ‡åŠŸèƒ½è®Šå¾—å¿…è¦ã€‚

### ç‰ˆæœ¬
* **1990 å¹´ (ç¬¬ä¸€ç‰ˆ)ï¼š** `IEEE Std 1149.1-1990` æ­£å¼èª•ç”Ÿï¼Œå®šç¾©äº† TAP Controller å’Œé‚Šç•Œæƒæ(Boundary Scan)æ¶æ§‹ã€‚
* **1993/1994 å¹´ (å¢è£œ)ï¼š** é™¸çºŒæ¨å‡º 1149.1a èˆ‡ 1149.1bï¼ŒåŠ å…¥äº† **BSDL (Boundary Scan Description Language)** èªè¨€è¦ç¯„ã€‚
* **2001 å¹´ (å¤§æ•´åˆ)ï¼š** é€™æ˜¯ä¸€æ¬¡**å¤§æ•´åˆ**ã€‚å®ƒå°‡å…ˆå‰çš„å¢è£œå…§å®¹èˆ‡ä¿®æ­£æ¡ˆä½µå…¥ï¼Œæˆç‚ºä¸€ä»½å®Œæ•´çš„æ¨™æº–æ–‡æª”ã€‚
* **2013 å¹´ (æœ€æ–°é‡å¤§ä¿®è¨‚)ï¼š** å¼•å…¥äº†æ›´è¤‡é›œçš„ `PDL (Procedural Description Language)` ä»¥åŠå°å±¤æ¬¡åŒ–è¨­è¨ˆçš„æ”¯æŒã€‚

### JTAG åŠŸèƒ½

<!-- ![alt text](../assets/day17/JTAG_Func.png) -->
<img src="{{ '/assets/day17/JTAG_Func.png' | relative_url }}" width="300">

é™¤äº†ä¸€èˆ¬ä½¿ç”¨è€…æœƒç”¨åˆ°çš„åœ¨æ¿ç‡’éŒ„ (In-System Programming)ã€‚
JTAGé€éåŸºæ–¼4ç·šé€šè¨Šæ¶æ§‹ï¼Œå¯åšåˆ°Debug IC coreèˆ‡æ¸¬è©¦å‘¨é‚Šé€£æ¥çš„å…ƒä»¶ç­‰ç­‰åŠŸèƒ½ã€‚

### JTAG çµ„æˆ

<!-- ![alt text](../assets/day17/Schematic_Diagram_of_a_JTAG_enabled_device.png) -->
<img src="{{ '/assets/day17/Schematic_Diagram_of_a_JTAG_enabled_device.png' | relative_url }}" width="450">

JTAGæ¶æ§‹çš„æ ¸å¿ƒæ˜¯Test Access Port (TAP) Controllerï¼Œå…¶ç”±16å€‹stateçµ„æˆï¼Œè€Œå¤–éƒ¨å‰‡ç”±ä¸‹é¢å®šç¾©çš„ä»‹é¢ï¼Œé€²è¡Œæ§åˆ¶èˆ‡è¼¸å…¥è¼¸å‡ºã€‚

* **TCK** (Test Clock): å¤–éƒ¨é€å…¥çš„Clockè¨Šè™Ÿï¼Œæä¾›çµ¦Test Modeã€‚
* **TMS** (Test Mode Select): TCKä¸Šå‡æ²¿è§¸ç™¼ï¼Œæ±ºå®šTAP Controllerä¸‹ä¸€å€‹Stateã€‚
* **TDI** (Test Data In): å°‡è³‡æ–™åºåˆ—åœ°shifté€å…¥ï¼Œç”±TCKä¸Šå‡æ²¿è§¸ç™¼ï¼Œç§»å‹•éç¨‹ä¸æœƒç›´æ¥åŸ·è¡Œé‹è¡Œï¼Œé€å…¥è³‡æ–™æä¾›å¾ŒçºŒæ¸¬è©¦æˆ–è€…ç‡’éŒ„ã€‚
* **TDO** (Test Data Out): å°‡åæ‡‰çš„è³‡æ–™Shift outï¼Œç”±TCKä¸‹é™æ²¿è§¸ç™¼ã€‚
* Optional -  **TRST** (Test Reset): éå¿…è¦é€£æ¥ï¼Œå¯reset TAP Controllerç‹€æ…‹ã€‚

åœç¹æœ‰JTAGæ”¯æŒçš„ICèˆ‡å¼•è…³ä¹‹é–“ï¼Œç”±è¨±å¤šboundary scan cellsä¸²é€£æˆçš„Boundary Scan Register (BSR)ã€‚
åœ¨ä¸€èˆ¬åŸ·è¡Œæ¨¡å¼ä¸‹ï¼Œå®ƒå€‘æ˜¯ä¸èµ·ä½œç”¨çš„ã€‚è€Œåœ¨Test modeä¸‹ï¼Œé€™äº›åŸºæœ¬å–®å…ƒåŸ·è¡Œè‘—Capture/Shift/Updateç­‰åŠŸèƒ½ã€‚

### JTAG Boundary Test

<!-- ![alt text](../assets/day17/Fault_example.png) -->
<img src="{{ '/assets/day17/Fault_example.png' | relative_url }}" width="350">

å¾—ç›Šæ–¼Boundary Scanï¼Œæˆ‘å€‘å¯åƒ…é€éå››ç·šï¼Œå³å¯æ¸¬è©¦å‘¨é‚Šé€£æ¥ã€‚
ç”±æ–¼JTAGæ¸¬è©¦ä¸ä»°è³´IC coreå…¶åŠŸèƒ½é‚è¼¯ï¼Œä¸éœ€ç­‰å¾…å…§éƒ¨éŸŒé«”å°±ç·’å³å¯é–‹å§‹æ¸¬è©¦ã€‚
ä¸¦ä¸”é€éBoundary Scan Description Language (BSDL)æª”æ¡ˆï¼Œåœ¨é–‹ç™¼æ¸¬è©¦éšæ®µå¯«çš„æ¸¬è©¦patternï¼Œå¯ä»¥ç›´æ¥ç§»æ¤åˆ°ç”Ÿç”¢æ™‚ATE (Automatic Test Equipment) æ©Ÿå°ç”¨çš„æ¸¬è©¦patternã€‚

## ğŸ“š Reference
<!-- * [JTAG_IEEE-Std-1149.1-2001](/assets/day17/JTAG_IEEE-Std-1149.1-2001.pdf) -->
* IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-2001.
* [XJTAG - What is JTAG and how can I make use of it?](https://www.xjtag.com/about-jtag/what-is-jtag/?v=255a5cac7685)
* [XJTAG - Technical Guide to JTAG](https://www.xjtag.com/about-jtag/jtag-a-technical-overview/?v=255a5cac7685)
