INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/display_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
WARNING: [VRFC 10-8497] literal value 'd100 truncated to fit in 3 bits [C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/fsm.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/hand_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/lfsr_rng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_rng
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/uart_card_log.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_card_log
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sim_1/new/fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/sim_1/new/hand_logic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_logic_tb
