Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 16:01:03 2020
| Host         : DESKTOP-L8325QD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.806    -1457.304                    439                 1914        0.126        0.000                      0                 1914        4.500        0.000                       0                   737  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -9.806    -1457.304                    439                 1914        0.126        0.000                      0                 1914        4.500        0.000                       0                   737  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          439  Failing Endpoints,  Worst Slack       -9.806ns,  Total Violation    -1457.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.806ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_op_two_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.737ns  (logic 3.504ns (17.753%)  route 16.233ns (82.247%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.606    24.877    beta/regfile/D[15]
    SLICE_X62Y88         FDRE                                         r  beta/regfile/M_op_two_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.506    14.910    beta/regfile/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  beta/regfile/M_op_two_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.061    15.072    beta/regfile/M_op_two_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -24.877    
  -------------------------------------------------------------------
                         slack                                 -9.806    

Slack (VIOLATED) :        -9.781ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_integer_two_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.732ns  (logic 3.504ns (17.758%)  route 16.228ns (82.242%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.601    24.872    beta/regfile/D[15]
    SLICE_X63Y92         FDRE                                         r  beta/regfile/M_integer_two_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.508    14.912    beta/regfile/clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  beta/regfile/M_integer_two_q_reg[15]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)       -0.043    15.092    beta/regfile/M_integer_two_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -24.872    
  -------------------------------------------------------------------
                         slack                                 -9.781    

Slack (VIOLATED) :        -9.750ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_input_three_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 3.504ns (17.759%)  route 16.227ns (82.241%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.600    24.871    beta/regfile/D[15]
    SLICE_X60Y91         FDRE                                         r  beta/regfile/M_input_three_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.507    14.911    beta/regfile/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  beta/regfile/M_input_three_q_reg[15]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)       -0.013    15.121    beta/regfile/M_input_three_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -24.871    
  -------------------------------------------------------------------
                         slack                                 -9.750    

Slack (VIOLATED) :        -9.742ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_input_four_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.724ns  (logic 3.504ns (17.765%)  route 16.220ns (82.234%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.592    24.864    beta/regfile/D[15]
    SLICE_X64Y91         FDRE                                         r  beta/regfile/M_input_four_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.508    14.912    beta/regfile/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  beta/regfile/M_input_four_q_reg[15]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.013    15.122    beta/regfile/M_input_four_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -24.864    
  -------------------------------------------------------------------
                         slack                                 -9.742    

Slack (VIOLATED) :        -9.686ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_integer_one_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.599ns  (logic 3.504ns (17.878%)  route 16.095ns (82.121%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.468    24.739    beta/regfile/D[15]
    SLICE_X61Y91         FDRE                                         r  beta/regfile/M_integer_one_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.507    14.911    beta/regfile/clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  beta/regfile/M_integer_one_q_reg[15]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)       -0.081    15.053    beta/regfile/M_integer_one_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -24.739    
  -------------------------------------------------------------------
                         slack                                 -9.686    

Slack (VIOLATED) :        -9.670ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_integer_three_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.581ns  (logic 3.504ns (17.894%)  route 16.077ns (82.105%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.450    24.721    beta/regfile/D[15]
    SLICE_X61Y90         FDRE                                         r  beta/regfile/M_integer_three_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.506    14.910    beta/regfile/clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  beta/regfile/M_integer_three_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)       -0.081    15.052    beta/regfile/M_integer_three_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -24.721    
  -------------------------------------------------------------------
                         slack                                 -9.670    

Slack (VIOLATED) :        -9.651ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_timer_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.579ns  (logic 3.504ns (17.897%)  route 16.075ns (82.103%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.448    24.719    beta/regfile/D[15]
    SLICE_X62Y91         FDRE                                         r  beta/regfile/M_timer_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.508    14.912    beta/regfile/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  beta/regfile/M_timer_q_reg[15]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.067    15.068    beta/regfile/M_timer_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -24.719    
  -------------------------------------------------------------------
                         slack                                 -9.651    

Slack (VIOLATED) :        -9.646ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_input_two_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 3.504ns (17.881%)  route 16.092ns (82.119%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.465    24.736    beta/regfile/D[15]
    SLICE_X61Y89         FDRE                                         r  beta/regfile/M_input_two_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.506    14.910    beta/regfile/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  beta/regfile/M_input_two_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)       -0.043    15.090    beta/regfile/M_input_two_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -24.736    
  -------------------------------------------------------------------
                         slack                                 -9.646    

Slack (VIOLATED) :        -9.636ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_results_timer_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.585ns  (logic 3.504ns (17.891%)  route 16.081ns (82.109%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.454    24.725    beta/regfile/D[15]
    SLICE_X58Y90         FDRE                                         r  beta/regfile/M_results_timer_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.506    14.910    beta/regfile/clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  beta/regfile/M_results_timer_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)       -0.043    15.090    beta/regfile/M_results_timer_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -24.725    
  -------------------------------------------------------------------
                         slack                                 -9.636    

Slack (VIOLATED) :        -9.632ns  (required time - arrival time)
  Source:                 beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_points_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.584ns  (logic 3.504ns (17.892%)  route 16.080ns (82.108%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.556     5.140    beta/sm/clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/sm/FSM_sequential_M_state_q_reg[5]_rep/Q
                         net (fo=77, routed)          0.951     6.609    beta/sm/FSM_sequential_M_state_q_reg[5]_rep_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.733 r  beta/sm/M_integer_one_q[14]_i_127/O
                         net (fo=1, routed)           0.797     7.531    beta/sm/M_integer_one_q[14]_i_127_n_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  beta/sm/M_integer_one_q[14]_i_96/O
                         net (fo=1, routed)           0.802     8.457    beta/sm/M_integer_one_q[14]_i_96_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  beta/sm/M_integer_one_q[14]_i_62/O
                         net (fo=64, routed)          1.088     9.669    beta/regfile/M_regfile_read_address_1[1]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  beta/regfile/M_integer_one_q[14]_i_28/O
                         net (fo=1, routed)           0.000     9.793    beta/regfile/M_integer_one_q[14]_i_28_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.002 f  beta/regfile/M_integer_one_q_reg[14]_i_9/O
                         net (fo=1, routed)           0.663    10.665    beta/sm/M_integer_one_q_reg[13]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.297    10.962 r  beta/sm/M_integer_one_q[14]_i_2/O
                         net (fo=34, routed)          0.865    11.827    beta/sm/M_stage_q_reg[3]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.951 r  beta/sm/M_integer_one_q[4]_i_8/O
                         net (fo=5, routed)           0.829    12.780    beta/sm/M_integer_one_q[4]_i_8_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.904 f  beta/sm/M_integer_one_q[6]_i_15/O
                         net (fo=5, routed)           1.078    13.982    beta/sm/M_integer_one_q[6]_i_15_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.106 r  beta/sm/M_integer_one_q[7]_i_24/O
                         net (fo=6, routed)           0.856    14.962    beta/sm/M_integer_one_q[7]_i_24_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.086 r  beta/sm/M_integer_one_q[8]_i_13/O
                         net (fo=3, routed)           0.623    15.709    beta/sm/M_integer_one_q[8]_i_13_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.833 f  beta/sm/M_integer_one_q[9]_i_37/O
                         net (fo=3, routed)           0.823    16.656    beta/sm/M_integer_one_q[9]_i_37_n_0
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.780 r  beta/sm/M_integer_one_q[10]_i_25/O
                         net (fo=5, routed)           0.996    17.776    beta/sm/M_integer_one_q[10]_i_25_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    17.900 r  beta/sm/M_integer_one_q[11]_i_43/O
                         net (fo=5, routed)           0.678    18.578    beta/sm/M_integer_one_q[11]_i_43_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  beta/sm/M_integer_one_q[12]_i_18/O
                         net (fo=2, routed)           0.738    19.440    beta/sm/M_integer_one_q[12]_i_18_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.564 r  beta/sm/M_integer_one_q[13]_i_42/O
                         net (fo=4, routed)           0.585    20.149    beta/sm/M_integer_one_q[13]_i_42_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.273 r  beta/sm/M_integer_one_q[13]_i_33/O
                         net (fo=3, routed)           0.458    20.731    beta/sm/M_integer_one_q[13]_i_33_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.855 r  beta/sm/M_integer_one_q[15]_i_124/O
                         net (fo=3, routed)           0.558    21.413    beta/sm/M_integer_one_q[12]_i_13_1
    SLICE_X61Y90         LUT3 (Prop_lut3_I0_O)        0.124    21.537 r  beta/sm/M_integer_one_q[15]_i_118/O
                         net (fo=4, routed)           0.588    22.125    beta/sm/M_integer_one_q[15]_i_118_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    22.249 r  beta/sm/M_integer_one_q[15]_i_88/O
                         net (fo=2, routed)           0.589    22.837    beta/sm/M_integer_one_q[15]_i_88_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124    22.961 r  beta/sm/M_integer_one_q[15]_i_38/O
                         net (fo=3, routed)           0.613    23.575    beta/sm/M_integer_one_q[15]_i_38_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    23.699 r  beta/sm/M_integer_one_q[15]_i_11/O
                         net (fo=1, routed)           0.449    24.147    beta/sm/M_integer_one_q[15]_i_11_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.271 r  beta/sm/M_integer_one_q[15]_i_2/O
                         net (fo=16, routed)          0.453    24.724    beta/regfile/D[15]
    SLICE_X63Y91         FDRE                                         r  beta/regfile/M_points_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.508    14.912    beta/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  beta/regfile/M_points_q_reg[15]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)       -0.043    15.092    beta/regfile/M_points_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -24.724    
  -------------------------------------------------------------------
                         slack                                 -9.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.556     1.500    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  beta/int_gen/rand_num/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  beta/int_gen/rand_num/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.074     1.715    beta/int_gen/rand_num/M_x_q[7]
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  beta/int_gen/rand_num/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    beta/int_gen/rand_num/M_w_d[7]
    SLICE_X38Y66         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.822     2.012    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[7]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.121     1.634    beta/int_gen/rand_num/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.556     1.500    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  beta/int_gen/rand_num/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  beta/int_gen/rand_num/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.076     1.717    beta/int_gen/rand_num/M_x_q[7]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.762 r  beta/int_gen/rand_num/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.762    beta/int_gen/rand_num/M_w_d[18]
    SLICE_X38Y66         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.822     2.012    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[18]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.121     1.634    beta/int_gen/rand_num/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 btn_cond_mul_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edg_dtc_mul_button/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.560     1.504    btn_cond_mul_button/CLK
    SLICE_X44Y88         FDRE                                         r  btn_cond_mul_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  btn_cond_mul_button/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.066     1.711    btn_cond_mul_button/M_ctr_q_reg[2]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  btn_cond_mul_button/M_last_q_i_1__5/O
                         net (fo=3, routed)           0.000     1.756    edg_dtc_mul_button/M_btn_cond_mul_button_out
    SLICE_X45Y88         FDRE                                         r  edg_dtc_mul_button/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.830     2.019    edg_dtc_mul_button/CLK
    SLICE_X45Y88         FDRE                                         r  edg_dtc_mul_button/M_last_q_reg/C
                         clock pessimism             -0.503     1.517    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.091     1.608    edg_dtc_mul_button/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.557     1.501    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  beta/int_gen/rand_num/M_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  beta/int_gen/rand_num/M_x_q_reg[15]/Q
                         net (fo=4, routed)           0.099     1.741    beta/int_gen/rand_num/M_x_q[15]
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  beta/int_gen/rand_num/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.786    beta/int_gen/rand_num/M_w_q[26]_i_1_n_0
    SLICE_X38Y65         FDSE                                         r  beta/int_gen/rand_num/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.823     2.013    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X38Y65         FDSE                                         r  beta/int_gen/rand_num/M_w_q_reg[26]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y65         FDSE (Hold_fdse_C_D)         0.120     1.634    beta/int_gen/rand_num/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.557     1.501    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X43Y65         FDSE                                         r  beta/int_gen/rand_num/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  beta/int_gen/rand_num/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.110     1.752    beta/int_gen/rand_num/M_w_q_reg_n_0_[17]
    SLICE_X41Y65         FDRE                                         r  beta/int_gen/rand_num/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.825     2.014    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  beta/int_gen/rand_num/M_z_q_reg[17]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.078     1.593    beta/int_gen/rand_num/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.555     1.499    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  beta/int_gen/rand_num/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.128     1.768    beta/int_gen/rand_num/M_w_q_reg_n_0_[16]
    SLICE_X45Y67         FDSE                                         r  beta/int_gen/rand_num/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.823     2.013    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X45Y67         FDSE                                         r  beta/int_gen/rand_num/M_z_q_reg[16]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X45Y67         FDSE (Hold_fdse_C_D)         0.071     1.605    beta/int_gen/rand_num/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.556     1.500    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  beta/int_gen/rand_num/M_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  beta/int_gen/rand_num/M_x_q_reg[18]/Q
                         net (fo=4, routed)           0.110     1.751    beta/int_gen/rand_num/M_x_q[18]
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  beta/int_gen/rand_num/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.796    beta/int_gen/rand_num/M_w_d[10]
    SLICE_X38Y66         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.822     2.012    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[10]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.120     1.633    beta/int_gen/rand_num/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_y_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_x_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.557     1.501    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X41Y64         FDSE                                         r  beta/int_gen/rand_num/M_y_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  beta/int_gen/rand_num/M_y_q_reg[20]/Q
                         net (fo=1, routed)           0.113     1.755    beta/int_gen/rand_num/M_y_q[20]
    SLICE_X41Y64         FDSE                                         r  beta/int_gen/rand_num/M_x_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.826     2.015    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X41Y64         FDSE                                         r  beta/int_gen/rand_num/M_x_q_reg[20]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X41Y64         FDSE (Hold_fdse_C_D)         0.075     1.576    beta/int_gen/rand_num/M_x_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_x_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.558     1.502    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X44Y65         FDSE                                         r  beta/int_gen/rand_num/M_x_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  beta/int_gen/rand_num/M_x_q_reg[22]/Q
                         net (fo=2, routed)           0.098     1.741    beta/int_gen/rand_num/M_x_q[22]
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  beta/int_gen/rand_num/M_w_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.786    beta/int_gen/rand_num/M_w_d[14]
    SLICE_X45Y65         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.826     2.015    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X45Y65         FDRE                                         r  beta/int_gen/rand_num/M_w_q_reg[14]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.091     1.606    beta/int_gen/rand_num/M_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 beta/int_gen/rand_num/M_y_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/int_gen/rand_num/M_x_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.556     1.500    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X45Y67         FDSE                                         r  beta/int_gen/rand_num/M_y_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  beta/int_gen/rand_num/M_y_q_reg[16]/Q
                         net (fo=1, routed)           0.116     1.757    beta/int_gen/rand_num/M_y_q[16]
    SLICE_X45Y67         FDSE                                         r  beta/int_gen/rand_num/M_x_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.823     2.013    beta/int_gen/rand_num/clk_IBUF_BUFG
    SLICE_X45Y67         FDSE                                         r  beta/int_gen/rand_num/M_x_q_reg[16]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X45Y67         FDSE (Hold_fdse_C_D)         0.075     1.575    beta/int_gen/rand_num/M_x_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y66   beta/M_one_second_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y68   beta/M_one_second_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y68   beta/M_one_second_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y69   beta/M_one_second_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y69   beta/M_one_second_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y69   beta/M_one_second_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y69   beta/M_one_second_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y70   beta/M_one_second_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y70   beta/M_one_second_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y70   beta/M_one_second_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y70   beta/M_one_second_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   beta/regfile/M_integer_three_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   beta/regfile/M_timer_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   beta/regfile/M_timer_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y70   beta/M_one_second_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y70   beta/M_one_second_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   beta/regfile/M_integer_three_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y84   beta/regfile/M_integer_three_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y84   beta/regfile/M_integer_three_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y66   beta/M_one_second_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X39Y67   beta/int_gen/rand_num/M_x_q_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67   beta/int_gen/rand_num/M_x_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   beta/int_gen/rand_num/M_x_q_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   beta/int_gen/rand_num/M_x_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y66   beta/int_gen/rand_num/M_x_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y66   beta/int_gen/rand_num/M_x_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y67   beta/int_gen/rand_num/M_y_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y65   beta/int_gen/rand_num/M_y_q_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67   beta/int_gen/rand_num/M_y_q_reg[13]/C



