// Seed: 2850611528
module module_0;
  logic id_0;
  type_4(
      1
  );
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_5;
  assign id_5 = id_4;
  logic id_6;
endmodule
`define pp_5 0
`define pp_6 0
