
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis

# Written on Thu Jul 24 13:21:52 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Lucas\Documents\Nascerr\FPGA_design\FPGA2memory\designer\prj_2_memory_sb\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                 Requested     Requested     Clock        Clock          Clock
Level     Clock                                                                 Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------------------------------------------------------
0 -       prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)     39   
                                                                                                                                             
0 -       prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     15   
                                                                                                                                             
0 -       TBEC_RSC_decoder|un1_quad118_2_inferred_clock                         100.0 MHz     10.000        inferred     (multiple)     1    
                                                                                                                                             
0 -       TBEC_RSC_decoder|un1_quad118_3_inferred_clock                         100.0 MHz     10.000        inferred     (multiple)     1    
                                                                                                                                             
0 -       TBEC_RSC_decoder|un1_quad118_inferred_clock                           100.0 MHz     10.000        inferred     (multiple)     1    
=============================================================================================================================================


Clock Load Summary
******************

                                                                      Clock     Source                                                                    Clock Pin                                                  Non-clock Pin     Non-clock Pin                                                           
Clock                                                                 Load      Pin                                                                       Seq Example                                                Seq Example       Comb Example                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  39        prj_2_memory_sb_sb_0.CCC_0.CCC_INST.GL0(CCC)                              fpga_top_design_0.flag_out[0:2].C                          -                 prj_2_memory_sb_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                               
prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        prj_2_memory_sb_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif0_core.C     -                 prj_2_memory_sb_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                                               
TBEC_RSC_decoder|un1_quad118_2_inferred_clock                         1         fpga_top_design_0.modulo.decodificador1.un1_quad118_2.OUT(or)             fpga_top_design_0.modulo.decodificador1.bit2.C             -                 fpga_top_design_0.modulo.decodificador1.un1_quad118_6.I[0](inv)         
                                                                                                                                                                                                                                                                                                               
TBEC_RSC_decoder|un1_quad118_3_inferred_clock                         1         fpga_top_design_0.modulo.decodificador1.un1_quad118_3.OUT(or)             fpga_top_design_0.modulo.decodificador1.bit1.C             -                 fpga_top_design_0.modulo.decodificador1.un1_quad118_5.I[0](inv)         
                                                                                                                                                                                                                                                                                                               
TBEC_RSC_decoder|un1_quad118_inferred_clock                           1         fpga_top_design_0.modulo.decodificador1.un1_quad118.OUT(or)               fpga_top_design_0.modulo.decodificador1.bit3.C             -                 fpga_top_design_0.modulo.decodificador1.un1_quad118_4.I[0](inv)         
===============================================================================================================================================================================================================================================================================================================
