Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 16:48:27 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_aready:D
  Delay (ns):              3.324
  Slack (ns):              2.567
  Arrival (ns):            9.771
  Required (ns):          12.338

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.123
  Slack (ns):              2.645
  Arrival (ns):            9.601
  Required (ns):          12.246

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.106
  Slack (ns):              2.662
  Arrival (ns):            9.584
  Required (ns):          12.246

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.115
  Slack (ns):              2.663
  Arrival (ns):            9.583
  Required (ns):          12.246

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[93]:EN
  Delay (ns):              3.104
  Slack (ns):              2.690
  Arrival (ns):            9.520
  Required (ns):          12.210

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[94]:EN
  Delay (ns):              3.104
  Slack (ns):              2.690
  Arrival (ns):            9.520
  Required (ns):          12.210

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[95]:EN
  Delay (ns):              3.089
  Slack (ns):              2.705
  Arrival (ns):            9.505
  Required (ns):          12.210

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.050
  Slack (ns):              2.718
  Arrival (ns):            9.528
  Required (ns):          12.246

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.024
  Slack (ns):              2.744
  Arrival (ns):            9.502
  Required (ns):          12.246

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.043
  Slack (ns):              2.745
  Arrival (ns):            9.501
  Required (ns):          12.246

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_ready:D
  Delay (ns):              3.144
  Slack (ns):              2.747
  Arrival (ns):            9.591
  Required (ns):          12.338

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.024
  Slack (ns):              2.754
  Arrival (ns):            9.492
  Required (ns):          12.246

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.010
  Slack (ns):              2.764
  Arrival (ns):            9.482
  Required (ns):          12.246

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              3.011
  Slack (ns):              2.767
  Arrival (ns):            9.479
  Required (ns):          12.246

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.999
  Slack (ns):              2.781
  Arrival (ns):            9.465
  Required (ns):          12.246

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.969
  Slack (ns):              2.794
  Arrival (ns):            9.452
  Required (ns):          12.246

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.992
  Slack (ns):              2.796
  Arrival (ns):            9.450
  Required (ns):          12.246

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/st_timer[4]:D
  Delay (ns):              3.112
  Slack (ns):              2.799
  Arrival (ns):            9.584
  Required (ns):          12.383

Path 19
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:EN
  Delay (ns):              3.026
  Slack (ns):              2.809
  Arrival (ns):            9.507
  Required (ns):          12.316

Path 20
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:EN
  Delay (ns):              3.026
  Slack (ns):              2.810
  Arrival (ns):            9.507
  Required (ns):          12.317

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:EN
  Delay (ns):              3.024
  Slack (ns):              2.811
  Arrival (ns):            9.505
  Required (ns):          12.316

Path 22
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:EN
  Delay (ns):              3.024
  Slack (ns):              2.812
  Arrival (ns):            9.505
  Required (ns):          12.317

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.966
  Slack (ns):              2.823
  Arrival (ns):            9.423
  Required (ns):          12.246

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/rmw_w_req_delayed[0]:EN
  Delay (ns):              2.922
  Slack (ns):              2.824
  Arrival (ns):            9.399
  Required (ns):          12.223

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.954
  Slack (ns):              2.824
  Arrival (ns):            9.422
  Required (ns):          12.246

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/st_timer[3]:D
  Delay (ns):              3.082
  Slack (ns):              2.829
  Arrival (ns):            9.554
  Required (ns):          12.383

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/rmw_w_req_delayed[0]:EN
  Delay (ns):              2.922
  Slack (ns):              2.831
  Arrival (ns):            9.392
  Required (ns):          12.223

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[88]:EN
  Delay (ns):              2.971
  Slack (ns):              2.832
  Arrival (ns):            9.387
  Required (ns):          12.219

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[89]:EN
  Delay (ns):              2.971
  Slack (ns):              2.832
  Arrival (ns):            9.387
  Required (ns):          12.219

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[91]:EN
  Delay (ns):              2.971
  Slack (ns):              2.832
  Arrival (ns):            9.387
  Required (ns):          12.219

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[90]:EN
  Delay (ns):              2.970
  Slack (ns):              2.833
  Arrival (ns):            9.386
  Required (ns):          12.219

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[92]:EN
  Delay (ns):              2.970
  Slack (ns):              2.833
  Arrival (ns):            9.386
  Required (ns):          12.219

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.960
  Slack (ns):              2.834
  Arrival (ns):            9.412
  Required (ns):          12.246

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.927
  Slack (ns):              2.835
  Arrival (ns):            9.405
  Required (ns):          12.240

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/reset_removal_sr[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/rmw_w_req_delayed[0]:EN
  Delay (ns):              2.909
  Slack (ns):              2.838
  Arrival (ns):            9.385
  Required (ns):          12.223

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[93]:EN
  Delay (ns):              2.960
  Slack (ns):              2.839
  Arrival (ns):            9.371
  Required (ns):          12.210

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[94]:EN
  Delay (ns):              2.960
  Slack (ns):              2.839
  Arrival (ns):            9.371
  Required (ns):          12.210

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.925
  Slack (ns):              2.847
  Arrival (ns):            9.393
  Required (ns):          12.240

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.939
  Slack (ns):              2.849
  Arrival (ns):            9.397
  Required (ns):          12.246

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.912
  Slack (ns):              2.850
  Arrival (ns):            9.390
  Required (ns):          12.240

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/rmw_w_req_delayed[0]:EN
  Delay (ns):              2.901
  Slack (ns):              2.850
  Arrival (ns):            9.373
  Required (ns):          12.223

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_addr_base[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[93]:EN
  Delay (ns):              2.950
  Slack (ns):              2.851
  Arrival (ns):            9.359
  Required (ns):          12.210

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_addr_base[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[94]:EN
  Delay (ns):              2.950
  Slack (ns):              2.851
  Arrival (ns):            9.359
  Required (ns):          12.210

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.910
  Slack (ns):              2.852
  Arrival (ns):            9.388
  Required (ns):          12.240

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.928
  Slack (ns):              2.854
  Arrival (ns):            9.386
  Required (ns):          12.240

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[95]:EN
  Delay (ns):              2.945
  Slack (ns):              2.854
  Arrival (ns):            9.356
  Required (ns):          12.210

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.916
  Slack (ns):              2.856
  Arrival (ns):            9.384
  Required (ns):          12.240

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrapped_write_flag:EN
  Delay (ns):              2.896
  Slack (ns):              2.860
  Arrival (ns):            9.327
  Required (ns):          12.187

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.910
  Slack (ns):              2.862
  Arrival (ns):            9.378
  Required (ns):          12.240

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[22]:D
  Delay (ns):              3.065
  Slack (ns):              2.862
  Arrival (ns):            9.502
  Required (ns):          12.364

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[39]:D
  Delay (ns):              3.065
  Slack (ns):              2.862
  Arrival (ns):            9.502
  Required (ns):          12.364

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[38]:D
  Delay (ns):              3.064
  Slack (ns):              2.863
  Arrival (ns):            9.501
  Required (ns):          12.364

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[50]:D
  Delay (ns):              3.062
  Slack (ns):              2.865
  Arrival (ns):            9.499
  Required (ns):          12.364

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrapped_write_flag:EN
  Delay (ns):              2.891
  Slack (ns):              2.865
  Arrival (ns):            9.322
  Required (ns):          12.187

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_addr_base[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[95]:EN
  Delay (ns):              2.935
  Slack (ns):              2.866
  Arrival (ns):            9.344
  Required (ns):          12.210

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.895
  Slack (ns):              2.867
  Arrival (ns):            9.373
  Required (ns):          12.240

Path 57
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0]:EN
  Delay (ns):              2.966
  Slack (ns):              2.869
  Arrival (ns):            9.447
  Required (ns):          12.316

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.925
  Slack (ns):              2.869
  Arrival (ns):            9.377
  Required (ns):          12.246

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.913
  Slack (ns):              2.869
  Arrival (ns):            9.371
  Required (ns):          12.240

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1]:EN
  Delay (ns):              2.966
  Slack (ns):              2.870
  Arrival (ns):            9.447
  Required (ns):          12.317

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.901
  Slack (ns):              2.871
  Arrival (ns):            9.369
  Required (ns):          12.240

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.900
  Slack (ns):              2.872
  Arrival (ns):            9.368
  Required (ns):          12.240

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[93]:EN
  Delay (ns):              2.910
  Slack (ns):              2.875
  Arrival (ns):            9.335
  Required (ns):          12.210

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[94]:EN
  Delay (ns):              2.910
  Slack (ns):              2.875
  Arrival (ns):            9.335
  Required (ns):          12.210

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[3]:EN
  Delay (ns):              2.878
  Slack (ns):              2.877
  Arrival (ns):            9.356
  Required (ns):          12.233

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/wrtq_b_sizerff_4:EN
  Delay (ns):              2.915
  Slack (ns):              2.883
  Arrival (ns):            9.369
  Required (ns):          12.252

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awsize_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[36]:D
  Delay (ns):              3.012
  Slack (ns):              2.885
  Arrival (ns):            9.440
  Required (ns):          12.325

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.885
  Slack (ns):              2.887
  Arrival (ns):            9.353
  Required (ns):          12.240

Path 69
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]:EN
  Delay (ns):              2.948
  Slack (ns):              2.890
  Arrival (ns):            9.429
  Required (ns):          12.319

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_sub_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[95]:EN
  Delay (ns):              2.895
  Slack (ns):              2.890
  Arrival (ns):            9.320
  Required (ns):          12.210

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/wrtq_b_sizerff_4:EN
  Delay (ns):              2.850
  Slack (ns):              2.891
  Arrival (ns):            9.322
  Required (ns):          12.213

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.887
  Slack (ns):              2.891
  Arrival (ns):            9.355
  Required (ns):          12.246

Path 73
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2]:EN
  Delay (ns):              2.946
  Slack (ns):              2.892
  Arrival (ns):            9.427
  Required (ns):          12.319

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[0]:EN
  Delay (ns):              2.863
  Slack (ns):              2.892
  Arrival (ns):            9.341
  Required (ns):          12.233

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[7]:EN
  Delay (ns):              2.863
  Slack (ns):              2.892
  Arrival (ns):            9.341
  Required (ns):          12.233

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[3]:EN
  Delay (ns):              2.861
  Slack (ns):              2.894
  Arrival (ns):            9.339
  Required (ns):          12.233

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[3]:EN
  Delay (ns):              2.870
  Slack (ns):              2.895
  Arrival (ns):            9.338
  Required (ns):          12.233

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrapped_write_flag:EN
  Delay (ns):              2.860
  Slack (ns):              2.896
  Arrival (ns):            9.291
  Required (ns):          12.187

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.863
  Slack (ns):              2.899
  Arrival (ns):            9.341
  Required (ns):          12.240

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/rw_req_reg[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[11]:EN
  Delay (ns):              2.863
  Slack (ns):              2.900
  Arrival (ns):            9.346
  Required (ns):          12.246

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d1[124]:D
  Delay (ns):              2.861
  Slack (ns):              2.903
  Arrival (ns):            9.431
  Required (ns):          12.334

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/d0[124]:D
  Delay (ns):              2.860
  Slack (ns):              2.904
  Arrival (ns):            9.430
  Required (ns):          12.334

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/d0[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[22]:D
  Delay (ns):              3.022
  Slack (ns):              2.904
  Arrival (ns):            9.460
  Required (ns):          12.364

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/d0[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[39]:D
  Delay (ns):              3.022
  Slack (ns):              2.904
  Arrival (ns):            9.460
  Required (ns):          12.364

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/d0[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[38]:D
  Delay (ns):              3.021
  Slack (ns):              2.905
  Arrival (ns):            9.459
  Required (ns):          12.364

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/d0[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[50]:D
  Delay (ns):              3.019
  Slack (ns):              2.907
  Arrival (ns):            9.457
  Required (ns):          12.364

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[0]:EN
  Delay (ns):              2.846
  Slack (ns):              2.909
  Arrival (ns):            9.324
  Required (ns):          12.233

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[7]:EN
  Delay (ns):              2.846
  Slack (ns):              2.909
  Arrival (ns):            9.324
  Required (ns):          12.233

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[0]:EN
  Delay (ns):              2.855
  Slack (ns):              2.910
  Arrival (ns):            9.323
  Required (ns):          12.233

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[7]:EN
  Delay (ns):              2.855
  Slack (ns):              2.910
  Arrival (ns):            9.323
  Required (ns):          12.233

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/rowaddr_act[4]:EN
  Delay (ns):              2.845
  Slack (ns):              2.913
  Arrival (ns):            9.323
  Required (ns):          12.236

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[1]:EN
  Delay (ns):              2.848
  Slack (ns):              2.914
  Arrival (ns):            9.326
  Required (ns):          12.240

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.846
  Slack (ns):              2.916
  Arrival (ns):            9.324
  Required (ns):          12.240

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_addr_base[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[93]:EN
  Delay (ns):              2.884
  Slack (ns):              2.917
  Arrival (ns):            9.293
  Required (ns):          12.210

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/write_pack_addr_base[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[94]:EN
  Delay (ns):              2.884
  Slack (ns):              2.917
  Arrival (ns):            9.293
  Required (ns):          12.210

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/pch_bank_addr[0]:EN
  Delay (ns):              2.849
  Slack (ns):              2.919
  Arrival (ns):            9.321
  Required (ns):          12.240

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[22]:D
  Delay (ns):              3.003
  Slack (ns):              2.923
  Arrival (ns):            9.441
  Required (ns):          12.364

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[39]:D
  Delay (ns):              3.003
  Slack (ns):              2.923
  Arrival (ns):            9.441
  Required (ns):          12.364

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awlen_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrapped_write_flag:EN
  Delay (ns):              2.918
  Slack (ns):              2.923
  Arrival (ns):            9.323
  Required (ns):          12.246

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/rd_addr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[38]:D
  Delay (ns):              3.002
  Slack (ns):              2.924
  Arrival (ns):            9.440
  Required (ns):          12.364

