{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.54653",
   "Default View_TopLeft":"3566,2169",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 12 -x 4850 -y 2200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 12 -x 4850 -y 2220 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 12 -x 4850 -y 2440 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 12 -x 4850 -y 1080 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 12 -x 4850 -y 1260 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 12 -x 4850 -y 1280 -defaultsOSRD
preplace port CSI_SLEEP -pg 1 -lvl 0 -x -70 -y 1790 -defaultsOSRD
preplace port CSI_START_LINES -pg 1 -lvl 0 -x -70 -y 1810 -defaultsOSRD
preplace port CSI_START_FRAME -pg 1 -lvl 0 -x -70 -y 1830 -defaultsOSRD
preplace port CSI_STOP -pg 1 -lvl 0 -x -70 -y 1870 -defaultsOSRD
preplace port CSI_END_FRAME -pg 1 -lvl 0 -x -70 -y 1850 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 12 -x 4850 -y 1440 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 12 -x 4850 -y 1460 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 12 -x 4850 -y 1480 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 12 -x 4850 -y 1500 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 12 -x 4850 -y 1520 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 12 -x 4850 -y 1540 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 12 -x 4850 -y 1560 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 12 -x 4850 -y 1580 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 12 -x 4850 -y 1600 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 12 -x 4850 -y 1620 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 12 -x 4850 -y 1640 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 12 -x 4850 -y 1660 -defaultsOSRD
preplace port CSI_DONE -pg 1 -lvl 12 -x 4850 -y 1680 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x -70 -y 1040 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x -70 -y 1060 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x -70 -y 1080 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x -70 -y 1100 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x -70 -y 1120 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x -70 -y 1160 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x -70 -y 1140 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x -70 -y 1180 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x -70 -y 1200 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x -70 -y 1220 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x -70 -y 1240 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x -70 -y 1260 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x -70 -y 1280 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x -70 -y 1320 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x -70 -y 1300 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x -70 -y 1340 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x -70 -y 1360 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x -70 -y 1380 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x -70 -y 1400 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x -70 -y 1420 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x -70 -y 2460 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 12 -x 4850 -y 2180 -defaultsOSRD
preplace portBus GPIO_TEST -pg 1 -lvl 12 -x 4850 -y 580 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 5 -x 1430 -y 2030 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 3570 -y 2260 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 2660 -y 1340 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3080 -y 1260 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 3570 -y 1280 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 1950 -y 1540 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 7 -x 2660 -y 1590 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3080 -y 2240 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 10 -x 4010 -y 850 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3080 -y 1840 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 260 -y 2000 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 60 -y 2010 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 490 -y 1920 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 3570 -y 1730 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3080 -y 2580 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 900 -y 840 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 900 -y 940 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 900 -y 1350 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 11 -x 4420 -y 800 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 1950 -y 710 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1430 -y 910 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 11 -x 4420 -y 2580 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 10 -x 4010 -y 2490 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 11 140 1930 370 1730 610 1730 1070 1700 1680 1700 2440 1770 2900 1770 3260 2470 3830 2380 4210 2440 NJ
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 5 6 1690 1730 2450 1750 2910 1750 3270 2480 3860 2390 4190
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 6 1140 120 NJ 120 NJ 120 NJ 120 NJ 120 3810
preplace netloc EMIO_I_1 1 0 10 NJ 2460 NJ 2460 NJ 2460 NJ 2460 1050J 2440 NJ 2440 NJ 2440 NJ 2440 NJ 2440 3800
preplace netloc processing_system7_0_GPIO_O 1 9 3 NJ 2180 NJ 2180 NJ
preplace netloc xlconcat_1_dout 1 8 1 3240 1260n
preplace netloc axi_dma_s2mm_introut 1 7 1 2860 1250n
preplace netloc ADC_DATA_CLK_2 1 4 2 1050 440 1680J
preplace netloc ACQ_TRIGGER_IN_1 1 5 1 1640 780n
preplace netloc ACQ_TRIG_WORD_1 1 5 1 1660 800n
preplace netloc adc_axi_streamer_trigger_out 1 6 6 2290J 1110 2860J 1080 NJ 1080 NJ 1080 NJ 1080 NJ
preplace netloc axi_dma_s_axis_s2mm_tready 1 6 1 2320 270n
preplace netloc adc_axi_streamer_m00_axis_tdata 1 6 1 2370 210n
preplace netloc adc_axi_streamer_m00_axis_tlast 1 6 1 2350 230n
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 6 1 2330 250n
preplace netloc clk_wiz_0_clk_out1 1 8 4 3330 1190 3850 1260 NJ 1260 NJ
preplace netloc clk_wiz_0_clk_out2 1 8 4 3340 1370 3850 1280 NJ 1280 NJ
preplace netloc Net 1 7 2 NJ 1560 N
preplace netloc Net1 1 7 2 2870J 1600 N
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 7 2 2860J 1610 3250
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 7 2 NJ 1580 N
preplace netloc adc_axi_streamer_trigger_pos 1 6 5 2280 730 NJ 730 NJ 730 NJ 730 NJ
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 7 1730 1300 2310J 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 4750
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 7 1740 1310 2390J 1190 NJ 1190 3260J 1180 NJ 1180 NJ 1180 4790
preplace netloc FabCfg_NextGen_0_R_csi_control_flags 1 8 4 3300 500 NJ 500 NJ 500 4760
preplace netloc FabCfg_NextGen_0_R_csi_line_count 1 8 4 3320 520 NJ 520 NJ 520 4670
preplace netloc FabCfg_NextGen_0_R_csi_line_byte_count 1 8 4 3310 510 NJ 510 NJ 510 4710
preplace netloc FabCfg_NextGen_0_R_csi_data_type 1 8 4 3290 480 NJ 480 NJ 480 4780
preplace netloc xlconstant_0_dout 1 10 1 NJ 850
preplace netloc CSI_START_FRAME_1 1 0 9 -50J 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 2460J 1730 2930J 1720 NJ
preplace netloc CSI_SLEEP_1 1 0 9 NJ 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 2420J 1160 NJ 1160 3280J
preplace netloc CSI_START_LINES_1 1 0 9 NJ 1810 NJ 1810 NJ 1810 NJ 1810 1100J 1720 NJ 1720 NJ 1720 2920J 1700 NJ
preplace netloc CSI_END_FRAME_1 1 0 9 -50J 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 2920J 1740 NJ
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 3 NJ 1440 NJ 1440 NJ
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 3 NJ 1460 NJ 1460 NJ
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 3 NJ 1500 NJ 1500 NJ
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 3 NJ 1480 NJ 1480 NJ
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 3 NJ 1520 NJ 1520 NJ
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 3 NJ 1540 NJ 1540 NJ
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 3 NJ 1560 NJ 1560 NJ
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 3 NJ 1580 NJ 1580 NJ
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 3 NJ 1600 NJ 1600 NJ
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 3 NJ 1620 NJ 1620 NJ
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 3 NJ 1640 NJ 1640 NJ
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 3 NJ 1660 NJ 1660 NJ
preplace netloc csi_gearbox_dma_0_csi_done 1 9 3 NJ 1680 NJ 1680 NJ
preplace netloc xlconstant_1_dout 1 8 1 NJ 1840
preplace netloc FabCfg_NextGen_0_R_gpio_test 1 11 1 NJ 580
preplace netloc CSI_STOP_1 1 0 9 -40J 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 2930J 1760 NJ
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 380 1780 600 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 3230J
preplace netloc xlconstant_2_dout 1 1 1 NJ 2010
preplace netloc ADC_L1A_P_1 1 0 4 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 1080 NJ 1080 NJ 1080 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 1100 NJ 1100 NJ 1100 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 1120 NJ 1120 NJ 1120 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 1160 NJ 1160 NJ 1160 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 1180 NJ 1180 NJ 1180 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 1240 NJ 1240 NJ 1240 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 1260 NJ 1260 NJ 1260 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 1280 NJ 1280 NJ 1280 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 1320 NJ 1320 NJ 1320 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 1340 NJ 1340 NJ 1340 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 1380 NJ 1380 NJ 1380 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 1400 NJ 1400 NJ 1400 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 1420 NJ 1420 NJ 1420 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 590 1660n
preplace netloc adc_axi_streamer_acq_status_a 1 6 5 2190 750 NJ 750 NJ 750 NJ 750 NJ
preplace netloc adc_axi_streamer_acq_status_b 1 6 5 2290 770 NJ 770 NJ 770 NJ 770 NJ
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 7 1720 1290 2300J 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 4700
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 6 2 2340 1100 2890J
preplace netloc clk_wiz_1_locked 1 3 3 580J 420 NJ 420 1690
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 8 1190 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 4170 490 4620
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 8 1200 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 4660
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 8 1190 1350 NJ 1350 2380J 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 4680
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 8 1210 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 4650
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 8 1220 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 4640
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 8 1170 1930 NJ 1930 NJ 1930 NJ 1930 3230J 2080 NJ 2080 NJ 2080 4730
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 8 1160 2450 NJ 2450 NJ 2450 NJ 2450 NJ 2450 3840J 2370 NJ 2370 4720
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 8 1230 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 4630
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 8 1150 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4800
preplace netloc ADC_BUS_1 1 4 2 1040 430 1740J
preplace netloc xlconstant_3_dout 1 4 1 1100J 840n
preplace netloc xlconstant_4_dout 1 4 1 1070J 940n
preplace netloc adc_axi_streamer_delay_l1a 1 3 4 620 1860 NJ 1860 NJ 1860 2270
preplace netloc adc_axi_streamer_delay_l1b 1 3 4 650 1740 NJ 1740 NJ 1740 2230
preplace netloc adc_axi_streamer_delay_l2a 1 3 4 630 1870 NJ 1870 NJ 1870 2250
preplace netloc adc_axi_streamer_delay_l2b 1 3 4 660 1750 NJ 1750 NJ 1750 2220
preplace netloc adc_axi_streamer_delay_l3a 1 3 4 700 1720 1050J 1710 NJ 1710 2190
preplace netloc adc_axi_streamer_delay_l3b 1 3 4 640 1830 NJ 1830 NJ 1830 2240
preplace netloc adc_axi_streamer_delay_l4a 1 3 4 670 1760 NJ 1760 NJ 1760 2210
preplace netloc adc_axi_streamer_delay_l4b 1 3 4 680 1770 NJ 1770 NJ 1770 2200
preplace netloc adc_axi_streamer_delay_load 1 3 4 690 1820 NJ 1820 NJ 1820 2260
preplace netloc adc_receiver_core_0_bitslip_locked 1 4 2 1060J 450 1670
preplace netloc adc_receiver_core_0_train_done_load 1 4 2 1090J 470 1660
preplace netloc adc_receiver_core_0_idelay_rdy 1 4 2 1080J 460 1650
preplace netloc FabCfg_NextGen_0_R_acq_train_a 1 5 7 1700 1320 2280J 1180 NJ 1180 3250J 1170 NJ 1170 NJ 1170 4740
preplace netloc FabCfg_NextGen_0_R_acq_train_b 1 5 7 1710 1330 2360J 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 4690
preplace netloc adc_axi_streamer_acq_status_c 1 6 5 2310 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc FabCfg_NextGen_0_R_trig_holdoff 1 4 8 1180 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 4770
preplace netloc FabCfg_NextGen_0_R_trig_auto_timers 1 4 8 1110 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4830
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg0 1 4 8 1120 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 4820
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg1 1 4 8 1130 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 4810
preplace netloc adc_trigger_0_trig_state_a 1 5 6 1640J 130 NJ 130 NJ 130 NJ 130 NJ 130 4210
preplace netloc adc_trigger_0_acq_holdoff 1 5 1 1630 570n
preplace netloc adc_trigger_0_trig_holdoff_debug 1 5 6 1630J 110 NJ 110 NJ 110 NJ 110 NJ 110 4220
preplace netloc adc_axi_streamer_acq_armed_waiting_trig 1 4 3 1210 1360 NJ 1360 2180
preplace netloc adc_axi_streamer_acq_done 1 4 3 1200 1380 NJ 1380 2170
preplace netloc adc_axi_streamer_acq_done_post 1 4 3 1230 1370 1640J 1340 2160
preplace netloc adc_axi_streamer_acq_have_trig 1 4 3 1220 1390 1730J 1370 2150
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 2410 1170 NJ 1170 3240J
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3330 2220n
preplace netloc S00_AXI_2 1 7 1 2880 1520n
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 N 2240
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 2400 190n
preplace netloc processing_system7_0_FIXED_IO 1 9 3 NJ 2220 NJ 2220 NJ
preplace netloc S00_AXI_3 1 7 1 2890 1320n
preplace netloc processing_system7_0_DDR 1 9 3 NJ 2200 NJ 2200 NJ
preplace netloc axi_dma1_M_AXIS_MM2S 1 7 2 NJ 1540 N
preplace netloc axi_interconnect_1_M02_AXI 1 6 1 N 1560
preplace netloc zynq_ps_M_AXI_GP1 1 5 6 1740 2460 NJ 2460 NJ 2460 NJ 2460 3820 2410 4160
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 2430 1260n
preplace netloc zynq_ps_M_AXI_GP0 1 9 2 3850 2400 4180
preplace netloc axi_protocol_convert_0_M_AXI 1 10 1 4200 710n
preplace cgraphic comment_0 place bot -66 41 textcolor 4 linecolor 3
levelinfo -pg 1 -70 60 260 490 900 1430 1950 2660 3080 3570 4010 4420 4850
pagesize -pg 1 -db -bbox -sgen -260 0 5040 3380
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   ""da_clkrst_cnt"":"1"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}