# Design-Register-File-With-Verilog
Verilog Design of a Register File Awidth*Dwidth
