#ifndef _RXANA_BIAS_MSG_H_
#define _RXANA_BIAS_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE  ( 0x06027c18 )
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q0_BASE      ( 0x0602bc18 )
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q1_BASE      ( 0x0602fc18 )
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q2_BASE      ( 0x06033c18 )
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q3_BASE      ( 0x06037c18 )
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE  ( 0x06827c18 )
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q0_BASE      ( 0x0682bc18 )
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q1_BASE      ( 0x0682fc18 )
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q2_BASE      ( 0x06833c18 )
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q3_BASE      ( 0x06837c18 )
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE  ( 0x07027c18 )
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q0_BASE      ( 0x0702bc18 )
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q1_BASE      ( 0x0702fc18 )
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q2_BASE      ( 0x07033c18 )
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q3_BASE      ( 0x07037c18 )
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE  ( 0x07827c18 )
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q0_BASE      ( 0x0782bc18 )
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q1_BASE      ( 0x0782fc18 )
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q2_BASE      ( 0x07833c18 )
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q3_BASE      ( 0x07837c18 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_OFFSET ( 0x00000000U )
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_OFFSET ( 0x00000004U )
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_OFFSET ( 0x00000008U )
#define RXANA_BIAS_MSG_TRIM_PMOS0_OFFSET ( 0x0000000cU )
#define RXANA_BIAS_MSG_TRIM_PMOS1_OFFSET ( 0x00000010U )
#define RXANA_BIAS_MSG_TRIM_PMOS2_OFFSET ( 0x00000014U )
#define RXANA_BIAS_MSG_DFX0_OFFSET ( 0x00000018U )
#define RXANA_BIAS_MSG_TRIM_NMOS0_OFFSET ( 0x0000001cU )
#define RXANA_BIAS_MSG_TRIM_NMOS1_OFFSET ( 0x00000020U )
#define RXANA_BIAS_MSG_TRIM_NMOS2_OFFSET ( 0x00000024U )
#define RXANA_BIAS_MSG_TRIM_NMOS3_OFFSET ( 0x00000028U )
#define RXANA_BIAS_MSG_TRIM_NMOS4_OFFSET ( 0x0000002cU )
#define RXANA_BIAS_MSG_TRIM_NMOS5_OFFSET ( 0x00000030U )
#define RXANA_BIAS_MSG_SPARE0_OFFSET ( 0x00000034U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_RXREGADC_CTRL0_OFFSET ) ))
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_RXREGADC_CTRL1_OFFSET ) ))
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_RXREGADC_SPARE0_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_PMOS0_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_PMOS0_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_PMOS1_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_PMOS1_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_PMOS2_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_PMOS2_OFFSET ) ))
#define RXANA_BIAS_MSG_DFX0_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_DFX0_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_NMOS0_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_NMOS0_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_NMOS1_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_NMOS1_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_NMOS2_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_NMOS2_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_NMOS3_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_NMOS3_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_NMOS4_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_NMOS4_OFFSET ) ))
#define RXANA_BIAS_MSG_TRIM_NMOS5_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_TRIM_NMOS5_OFFSET ) ))
#define RXANA_BIAS_MSG_SPARE0_ADR(_BASE) (( ( _BASE ) + ( RXANA_BIAS_MSG_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_RXREGADC_CTRL0 register description at address offset 0x0
  *
  * Register default value:        0x00004000
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/rxregadc_ctrl0
  * rxregadc_ctrl0
  */

typedef union {
  struct {
    uint32_t REGADC_TH1_PD_B : 1;
    ///< ldo_th1_en
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REGADC_PKDT_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t REGADC_DIV_STG1_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t REGADC_DIV_STG2_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t REGADC_PI_STG1_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t REGADC_PI_STG2_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t REGADC_TH1_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t REGADC_DCMON_SEL : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t REGADC_TH1_BLEED_TUNE : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="13" ResetValue="0x2"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_rxregadc_ctrl0_reg_t;

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_DEFAULT (0x00004000U)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_RD_MASK (0x0000ffffU)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_WR_MASK (0x0000ffffU)


///< ldo_th1_en
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_PD_B_BF_OFF ( 0)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_PD_B_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_PD_B_BF_MSK (0x00000001)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_PD_B_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PKDT_BYP_EN_BF_OFF ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PKDT_BYP_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PKDT_BYP_EN_BF_MSK (0x00000002)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PKDT_BYP_EN_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG1_BYP_EN_BF_OFF ( 2)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG1_BYP_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG1_BYP_EN_BF_MSK (0x00000004)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG1_BYP_EN_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG2_BYP_EN_BF_OFF ( 3)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG2_BYP_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG2_BYP_EN_BF_MSK (0x00000008)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DIV_STG2_BYP_EN_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG1_BYP_EN_BF_OFF ( 4)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG1_BYP_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG1_BYP_EN_BF_MSK (0x00000010)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG1_BYP_EN_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG2_BYP_EN_BF_OFF ( 5)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG2_BYP_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG2_BYP_EN_BF_MSK (0x00000020)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_PI_STG2_BYP_EN_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BYP_EN_BF_OFF ( 6)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BYP_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BYP_EN_BF_MSK (0x00000040)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BYP_EN_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DCMON_SEL_BF_OFF ( 7)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DCMON_SEL_BF_WID ( 6)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DCMON_SEL_BF_MSK (0x00001F80)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_DCMON_SEL_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BLEED_TUNE_BF_OFF (13)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BLEED_TUNE_BF_WID ( 3)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BLEED_TUNE_BF_MSK (0x0000E000)
#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REGADC_TH1_BLEED_TUNE_BF_DEF (0x00004000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_RXREGADC_CTRL1 register description at address offset 0x4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/rxregadc_ctrl1
  * rxregadc_ctrl1
  */

typedef union {
  struct {
    uint32_t REGADC_DIV_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REGADC_PI_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t REGADC_PKDT_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t  : 29;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_rxregadc_ctrl1_reg_t;

#define RXANA_BIAS_MSG_RXREGADC_CTRL1_DEFAULT (0x00000000U)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_RD_MASK (0x00000007U)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_WR_MASK (0x00000007U)


#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_DIV_PD_B_BF_OFF ( 0)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_DIV_PD_B_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_DIV_PD_B_BF_MSK (0x00000001)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_DIV_PD_B_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PI_PD_B_BF_OFF ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PI_PD_B_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PI_PD_B_BF_MSK (0x00000002)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PI_PD_B_BF_DEF (0x00000000)

#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PKDT_B_BF_OFF ( 2)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PKDT_B_BF_WID ( 1)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PKDT_B_BF_MSK (0x00000004)
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REGADC_PKDT_B_BF_DEF (0x00000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_RXREGADC_SPARE0 register description at address offset 0x8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/rxregadc_spare0
  * rxregadc_spare0
  */

typedef union {
  struct {
    uint32_t REGADC_SPARE : 8;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_rxregadc_spare0_reg_t;

#define RXANA_BIAS_MSG_RXREGADC_SPARE0_DEFAULT (0x00000000U)
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_RD_MASK (0x000000ffU)
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_WR_MASK (0x000000ffU)


#define RXANA_BIAS_MSG_RXREGADC_SPARE0_REGADC_SPARE_BF_OFF ( 0)
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_REGADC_SPARE_BF_WID ( 8)
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_REGADC_SPARE_BF_MSK (0x000000FF)
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_REGADC_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_PMOS0 register description at address offset 0xc
  *
  * Register default value:        0x00000888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_pmos0
  * lane_bias_trim_pmos0
  */

typedef union {
  struct {
    uint32_t RXBIAS_50U_FROM_PMOS0_TRIM : 4;
    ///< trim control of the biasing current. PMOS: ADC-LDO
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS1_TRIM : 4;
    ///< trim control of the biasing current. PMOS: AFE
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS2_TRIM : 4;
    ///< trim control of the biasing current. PMOS: TX-LDO
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_pmos0_reg_t;

#define RXANA_BIAS_MSG_TRIM_PMOS0_DEFAULT (0x00000888U)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RD_MASK (0x00000fffU)
#define RXANA_BIAS_MSG_TRIM_PMOS0_WR_MASK (0x00000fffU)


///< trim control of the biasing current. PMOS: ADC-LDO
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS0_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS0_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS0_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS0_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current. PMOS: AFE
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS1_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS1_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS1_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS1_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current. PMOS: TX-LDO
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS2_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS2_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS2_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_PMOS0_RXBIAS_50U_FROM_PMOS2_TRIM_BF_DEF (0x00000800)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_PMOS1 register description at address offset 0x10
  *
  * Register default value:        0x00088888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_pmos1
  * lane_bias_trim_pmos1
  */

typedef union {
  struct {
    uint32_t RXBIAS_50U_FROM_PMOS3_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS4_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS5_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS6_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS7_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t  : 12;
    ///< Reserved
    ///< AccessType="RO" BitOffset="20" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_pmos1_reg_t;

#define RXANA_BIAS_MSG_TRIM_PMOS1_DEFAULT (0x00088888U)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RD_MASK (0x000fffffU)
#define RXANA_BIAS_MSG_TRIM_PMOS1_WR_MASK (0x000fffffU)


///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS3_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS3_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS3_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS3_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS4_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS4_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS4_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS4_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS5_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS5_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS5_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS5_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS6_TRIM_BF_OFF (12)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS6_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS6_TRIM_BF_MSK (0x0000F000)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS6_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS7_TRIM_BF_OFF (16)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS7_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS7_TRIM_BF_MSK (0x000F0000)
#define RXANA_BIAS_MSG_TRIM_PMOS1_RXBIAS_50U_FROM_PMOS7_TRIM_BF_DEF (0x00080000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_PMOS2 register description at address offset 0x14
  *
  * Register default value:        0x88888888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_pmos2
  * lane_bias_trim_pmos2
  */

typedef union {
  struct {
    uint32_t RXBIAS_50U_FROM_PMOS8_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS9_TRIM : 4;
    ///< trim control of the biasing current. PMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS10_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS11_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS12_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS13_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS14_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_PMOS15_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_pmos2_reg_t;

#define RXANA_BIAS_MSG_TRIM_PMOS2_DEFAULT (0x88888888U)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RD_MASK (0xffffffffU)
#define RXANA_BIAS_MSG_TRIM_PMOS2_WR_MASK (0xffffffffU)


///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS8_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS8_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS8_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS8_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current. PMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS9_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS9_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS9_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS9_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS10_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS10_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS10_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS10_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS11_TRIM_BF_OFF (12)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS11_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS11_TRIM_BF_MSK (0x0000F000)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS11_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS12_TRIM_BF_OFF (16)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS12_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS12_TRIM_BF_MSK (0x000F0000)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS12_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS13_TRIM_BF_OFF (20)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS13_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS13_TRIM_BF_MSK (0x00F00000)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS13_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS14_TRIM_BF_OFF (24)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS14_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS14_TRIM_BF_MSK (0x0F000000)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS14_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS15_TRIM_BF_OFF (28)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS15_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS15_TRIM_BF_MSK (0xF0000000)
#define RXANA_BIAS_MSG_TRIM_PMOS2_RXBIAS_50U_FROM_PMOS15_TRIM_BF_DEF (0x80000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_DFX0 register description at address offset 0x18
  *
  * Register default value:        0x00000088
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_dfx0
  * lane_bias_dfx0
  */

typedef union {
  struct {
    uint32_t RXBIAS_DCMON_FROM_NMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_DCMON_FROM_PMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_DCMON_N_FROM_NMOS_EN : 1;
    ///< enable dcmon_p/n for nmos
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t RXBIAS_DCMON_N_FROM_PMOS_EN : 1;
    ///< enable dcmon_p/n for pmos
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t RXBIAS_DCMON_P_FROM_NMOS_EN : 1;
    ///< enable dcmon_p/n for nmos
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t RXBIAS_DCMON_P_FROM_PMOS_EN : 1;
    ///< enable dcmon_p/n for pmos
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t RXBIAS_PD_B : 1;
    ///< enable tx_bias_p & tx_bias_n
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t  : 19;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_dfx0_reg_t;

#define RXANA_BIAS_MSG_DFX0_DEFAULT (0x00000088U)
#define RXANA_BIAS_MSG_DFX0_RD_MASK (0x00001fffU)
#define RXANA_BIAS_MSG_DFX0_WR_MASK (0x00001fffU)


///< trim control of the biasing current
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_NMOS_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_NMOS_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_NMOS_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_NMOS_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_PMOS_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_PMOS_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_PMOS_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_FROM_PMOS_TRIM_BF_DEF (0x00000080)

///< enable dcmon_p/n for nmos
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_NMOS_EN_BF_OFF ( 8)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_NMOS_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_NMOS_EN_BF_MSK (0x00000100)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_NMOS_EN_BF_DEF (0x00000000)

///< enable dcmon_p/n for pmos
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_PMOS_EN_BF_OFF ( 9)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_PMOS_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_PMOS_EN_BF_MSK (0x00000200)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_N_FROM_PMOS_EN_BF_DEF (0x00000000)

///< enable dcmon_p/n for nmos
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_NMOS_EN_BF_OFF (10)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_NMOS_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_NMOS_EN_BF_MSK (0x00000400)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_NMOS_EN_BF_DEF (0x00000000)

///< enable dcmon_p/n for pmos
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_PMOS_EN_BF_OFF (11)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_PMOS_EN_BF_WID ( 1)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_PMOS_EN_BF_MSK (0x00000800)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_DCMON_P_FROM_PMOS_EN_BF_DEF (0x00000000)

///< enable tx_bias_p & tx_bias_n
#define RXANA_BIAS_MSG_DFX0_RXBIAS_PD_B_BF_OFF (12)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_PD_B_BF_WID ( 1)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_PD_B_BF_MSK (0x00001000)
#define RXANA_BIAS_MSG_DFX0_RXBIAS_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_NMOS0 register description at address offset 0x1c
  *
  * Register default value:        0x88888888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_nmos0
  * lane_bias_trim_nmos0
  */

typedef union {
  struct {
    uint32_t RXBIAS_50U_FROM_NMOS0_TRIM : 4;
    ///< trim control of the biasing current. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS1_TRIM : 4;
    ///< trim control of the biasing current. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS2_TRIM : 4;
    ///< trim control of the biasing current. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS3_TRIM : 4;
    ///< trim control of the biasing current. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS4_TRIM : 4;
    ///< trim control of the biasing current. NMOS: RX-COMPARATOR
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS5_TRIM : 4;
    ///< trim control of the biasing current. NMOS: PHASE DETECTOR
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS6_TRIM : 4;
    ///< trim control of the biasing current. NMOS: PHASE DETECTOR
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS7_TRIM : 4;
    ///< trim control of the biasing current. NMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_nmos0_reg_t;

#define RXANA_BIAS_MSG_TRIM_NMOS0_DEFAULT (0x88888888U)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RD_MASK (0xffffffffU)
#define RXANA_BIAS_MSG_TRIM_NMOS0_WR_MASK (0xffffffffU)


///< trim control of the biasing current. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS0_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS0_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS0_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS0_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS1_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS1_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS1_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS1_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS2_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS2_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS2_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS2_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS3_TRIM_BF_OFF (12)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS3_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS3_TRIM_BF_MSK (0x0000F000)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS3_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current. NMOS: RX-COMPARATOR
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS4_TRIM_BF_OFF (16)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS4_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS4_TRIM_BF_MSK (0x000F0000)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS4_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current. NMOS: PHASE DETECTOR
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS5_TRIM_BF_OFF (20)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS5_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS5_TRIM_BF_MSK (0x00F00000)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS5_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current. NMOS: PHASE DETECTOR
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS6_TRIM_BF_OFF (24)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS6_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS6_TRIM_BF_MSK (0x0F000000)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS6_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current. NMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS7_TRIM_BF_OFF (28)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS7_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS7_TRIM_BF_MSK (0xF0000000)
#define RXANA_BIAS_MSG_TRIM_NMOS0_RXBIAS_50U_FROM_NMOS7_TRIM_BF_DEF (0x80000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_NMOS1 register description at address offset 0x20
  *
  * Register default value:        0x88888888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_nmos1
  * lane_bias_trim_nmos1
  */

typedef union {
  struct {
    uint32_t RXBIAS_50U_FROM_NMOS8_TRIM : 4;
    ///< trim control of the biasing current. NMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_50U_FROM_NMOS9_TRIM : 4;
    ///< trim control of the biasing current. NMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS0_TRIM : 4;
    ///< trim control of the biasing current. NMOS: AFE
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS1_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-PLL
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS2_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-DRV
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS3_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-DRV
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS4_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-DRV
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS5_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-DRV
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_nmos1_reg_t;

#define RXANA_BIAS_MSG_TRIM_NMOS1_DEFAULT (0x88888888U)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RD_MASK (0xffffffffU)
#define RXANA_BIAS_MSG_TRIM_NMOS1_WR_MASK (0xffffffffU)


///< trim control of the biasing current. NMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS8_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS8_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS8_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS8_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current. NMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS9_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS9_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS9_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_50U_FROM_NMOS9_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current. NMOS: AFE
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS0_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS0_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS0_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS0_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current. NMOS: TX-PLL
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS1_TRIM_BF_OFF (12)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS1_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS1_TRIM_BF_MSK (0x0000F000)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS1_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current. NMOS: TX-DRV
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS2_TRIM_BF_OFF (16)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS2_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS2_TRIM_BF_MSK (0x000F0000)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS2_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current. NMOS: TX-DRV
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS3_TRIM_BF_OFF (20)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS3_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS3_TRIM_BF_MSK (0x00F00000)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS3_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current. NMOS: TX-DRV
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS4_TRIM_BF_OFF (24)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS4_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS4_TRIM_BF_MSK (0x0F000000)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS4_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current. NMOS: TX-DRV
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS5_TRIM_BF_OFF (28)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS5_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS5_TRIM_BF_MSK (0xF0000000)
#define RXANA_BIAS_MSG_TRIM_NMOS1_RXBIAS_100U_FROM_NMOS5_TRIM_BF_DEF (0x80000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_NMOS2 register description at address offset 0x24
  *
  * Register default value:        0x88888888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_nmos2
  * lane_bias_trim_nmos2
  */

typedef union {
  struct {
    uint32_t RXBIAS_100U_FROM_NMOS6_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-DRV
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS7_TRIM : 4;
    ///< trim control of the biasing current. NMOS: TX-DRV
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS8_TRIM : 4;
    ///< trim control of the biasing current.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS9_TRIM : 4;
    ///< trim control of the biasing current.
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS10_TRIM : 4;
    ///< trim control of the biasing current.
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t RXBIAS_100U_FROM_NMOS11_TRIM : 4;
    ///< trim control of the biasing current.
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t RXBIAS_200U_FROM_NMOS0_TRIM : 4;
    ///< trim control of the prebuff bias current,  need to toggle as part
    ///< of prebuf gain calibration. NMOS: LB-PMOS REF
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t RXBIAS_200U_FROM_NMOS1_TRIM : 4;
    ///< trim control of the prebuff bias current,  need to toggle as part
    ///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_nmos2_reg_t;

#define RXANA_BIAS_MSG_TRIM_NMOS2_DEFAULT (0x88888888U)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RD_MASK (0xffffffffU)
#define RXANA_BIAS_MSG_TRIM_NMOS2_WR_MASK (0xffffffffU)


///< trim control of the biasing current. NMOS: TX-DRV
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS6_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS6_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS6_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS6_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current. NMOS: TX-DRV
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS7_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS7_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS7_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS7_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current.
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS8_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS8_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS8_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS8_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current.
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS9_TRIM_BF_OFF (12)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS9_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS9_TRIM_BF_MSK (0x0000F000)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS9_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current.
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS10_TRIM_BF_OFF (16)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS10_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS10_TRIM_BF_MSK (0x000F0000)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS10_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current.
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS11_TRIM_BF_OFF (20)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS11_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS11_TRIM_BF_MSK (0x00F00000)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_100U_FROM_NMOS11_TRIM_BF_DEF (0x00800000)

///< trim control of the prebuff bias current,  need to toggle as part
///< of prebuf gain calibration. NMOS: LB-PMOS REF
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS0_TRIM_BF_OFF (24)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS0_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS0_TRIM_BF_MSK (0x0F000000)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS0_TRIM_BF_DEF (0x08000000)

///< trim control of the prebuff bias current,  need to toggle as part
///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS1_TRIM_BF_OFF (28)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS1_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS1_TRIM_BF_MSK (0xF0000000)
#define RXANA_BIAS_MSG_TRIM_NMOS2_RXBIAS_200U_FROM_NMOS1_TRIM_BF_DEF (0x80000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_NMOS3 register description at address offset 0x28
  *
  * Register default value:        0x01AD8888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_nmos3
  * lane_bias_trim_nmos3
  */

typedef union {
  struct {
    uint32_t RXBIAS_200U_FROM_NMOS2_TRIM : 4;
    ///< trim control of the prebuff bias current,  need to toggle as part
    ///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_200U_FROM_NMOS3_TRIM : 4;
    ///< trim control of the prebuff bias current,  need to toggle as part
    ///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_200U_FROM_NMOS4_TRIM : 4;
    ///< trim control of the prebuff bias current,  need to toggle as part
    ///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t RXBIAS_200U_FROM_NMOS5_TRIM : 4;
    ///< trim control of the prebuff bias current,  need to toggle as part
    ///< of prebuf gain calibration. NMOS: LB - SPARES
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS0_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="16" ResetValue="0xD"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS1_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="21" ResetValue="0xD"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_nmos3_reg_t;

#define RXANA_BIAS_MSG_TRIM_NMOS3_DEFAULT (0x01ad8888U)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RD_MASK (0x03ffffffU)
#define RXANA_BIAS_MSG_TRIM_NMOS3_WR_MASK (0x03ffffffU)


///< trim control of the prebuff bias current,  need to toggle as part
///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS2_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS2_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS2_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS2_TRIM_BF_DEF (0x00000008)

///< trim control of the prebuff bias current,  need to toggle as part
///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS3_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS3_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS3_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS3_TRIM_BF_DEF (0x00000080)

///< trim control of the prebuff bias current,  need to toggle as part
///< of prebuf gain calibration. NMOS: ADC-PREBUFFER
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS4_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS4_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS4_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS4_TRIM_BF_DEF (0x00000800)

///< trim control of the prebuff bias current,  need to toggle as part
///< of prebuf gain calibration. NMOS: LB - SPARES
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS5_TRIM_BF_OFF (12)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS5_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS5_TRIM_BF_MSK (0x0000F000)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_200U_FROM_NMOS5_TRIM_BF_DEF (0x00008000)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS0_TRIM_BF_OFF (16)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS0_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS0_TRIM_BF_MSK (0x001F0000)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS0_TRIM_BF_DEF (0x000D0000)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS1_TRIM_BF_OFF (21)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS1_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS1_TRIM_BF_MSK (0x03E00000)
#define RXANA_BIAS_MSG_TRIM_NMOS3_RXBIAS_750U_AFE_FROM_NMOS1_TRIM_BF_DEF (0x01A00000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_NMOS4 register description at address offset 0x2c
  *
  * Register default value:        0x1AD6B5AD
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_nmos4
  * lane_bias_trim_nmos4
  */

typedef union {
  struct {
    uint32_t RXBIAS_750U_AFE_FROM_NMOS2_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="0" ResetValue="0xD"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS3_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="5" ResetValue="0xD"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS4_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="10" ResetValue="0xD"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS5_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="15" ResetValue="0xD"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS6_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="20" ResetValue="0xD"
    uint32_t RXBIAS_750U_AFE_FROM_NMOS7_TRIM : 5;
    ///< trim control of the AFE bias current, need to toggle as part of AFE
    ///< adaptation
    ///< AccessType="RW" BitOffset="25" ResetValue="0xD"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="30" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_nmos4_reg_t;

#define RXANA_BIAS_MSG_TRIM_NMOS4_DEFAULT (0x1ad6b5adU)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RD_MASK (0x3fffffffU)
#define RXANA_BIAS_MSG_TRIM_NMOS4_WR_MASK (0x3fffffffU)


///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS2_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS2_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS2_TRIM_BF_MSK (0x0000001F)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS2_TRIM_BF_DEF (0x0000000D)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS3_TRIM_BF_OFF ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS3_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS3_TRIM_BF_MSK (0x000003E0)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS3_TRIM_BF_DEF (0x000001A0)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS4_TRIM_BF_OFF (10)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS4_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS4_TRIM_BF_MSK (0x00007C00)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS4_TRIM_BF_DEF (0x00003400)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS5_TRIM_BF_OFF (15)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS5_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS5_TRIM_BF_MSK (0x000F8000)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS5_TRIM_BF_DEF (0x00068000)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS6_TRIM_BF_OFF (20)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS6_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS6_TRIM_BF_MSK (0x01F00000)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS6_TRIM_BF_DEF (0x00D00000)

///< trim control of the AFE bias current, need to toggle as part of AFE
///< adaptation
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS7_TRIM_BF_OFF (25)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS7_TRIM_BF_WID ( 5)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS7_TRIM_BF_MSK (0x3E000000)
#define RXANA_BIAS_MSG_TRIM_NMOS4_RXBIAS_750U_AFE_FROM_NMOS7_TRIM_BF_DEF (0x1A000000)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_TRIM_NMOS5 register description at address offset 0x30
  *
  * Register default value:        0x00000888
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_trim_nmos5
  * lane_bias_trim_nmos5
  */

typedef union {
  struct {
    uint32_t RXBIAS_NMOS_RECEIVE_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t RXBIAS_NMOS_TO_PMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t RXBIAS_PMOS_RECEIVE_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_trim_nmos5_reg_t;

#define RXANA_BIAS_MSG_TRIM_NMOS5_DEFAULT (0x00000888U)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RD_MASK (0x00000fffU)
#define RXANA_BIAS_MSG_TRIM_NMOS5_WR_MASK (0x00000fffU)


///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_RECEIVE_TRIM_BF_OFF ( 0)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_RECEIVE_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_RECEIVE_TRIM_BF_MSK (0x0000000F)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_RECEIVE_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_TO_PMOS_TRIM_BF_OFF ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_TO_PMOS_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_TO_PMOS_TRIM_BF_MSK (0x000000F0)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_NMOS_TO_PMOS_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_PMOS_RECEIVE_TRIM_BF_OFF ( 8)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_PMOS_RECEIVE_TRIM_BF_WID ( 4)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_PMOS_RECEIVE_TRIM_BF_MSK (0x00000F00)
#define RXANA_BIAS_MSG_TRIM_NMOS5_RXBIAS_PMOS_RECEIVE_TRIM_BF_DEF (0x00000800)


/** @brief RXANA_BIAS_REGS_MSG_RXANA_BIAS_REGS_LANE_BIAS_SPARE0 register description at address offset 0x34
  *
  * Register default value:        0x00F00000
  * Register full path in IP: RXANA_BIAS_regs_MSG/RXANA_BIAS_regs/lane_bias_spare0
  * lane_bias_spare0
  */

typedef union {
  struct {
    uint32_t RX_BIAS_SPARE : 24;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0xF00000"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_bias_msg_spare0_reg_t;

#define RXANA_BIAS_MSG_SPARE0_DEFAULT (0x00f00000U)
#define RXANA_BIAS_MSG_SPARE0_RD_MASK (0x00ffffffU)
#define RXANA_BIAS_MSG_SPARE0_WR_MASK (0x00ffffffU)


#define RXANA_BIAS_MSG_SPARE0_RX_BIAS_SPARE_BF_OFF ( 0)
#define RXANA_BIAS_MSG_SPARE0_RX_BIAS_SPARE_BF_WID (24)
#define RXANA_BIAS_MSG_SPARE0_RX_BIAS_SPARE_BF_MSK (0x00FFFFFF)
#define RXANA_BIAS_MSG_SPARE0_RX_BIAS_SPARE_BF_DEF (0x00F00000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define RXANA_BIAS_MSG_RXREGADC_CTRL0_REG(_BASE) ((rxana_bias_msg_rxregadc_ctrl0_reg_t*) RXANA_BIAS_MSG_RXREGADC_CTRL0_ADR(_BASE))
#define RXANA_BIAS_MSG_RXREGADC_CTRL1_REG(_BASE) ((rxana_bias_msg_rxregadc_ctrl1_reg_t*) RXANA_BIAS_MSG_RXREGADC_CTRL1_ADR(_BASE))
#define RXANA_BIAS_MSG_RXREGADC_SPARE0_REG(_BASE) ((rxana_bias_msg_rxregadc_spare0_reg_t*) RXANA_BIAS_MSG_RXREGADC_SPARE0_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_PMOS0_REG(_BASE) ((rxana_bias_msg_trim_pmos0_reg_t*) RXANA_BIAS_MSG_TRIM_PMOS0_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_PMOS1_REG(_BASE) ((rxana_bias_msg_trim_pmos1_reg_t*) RXANA_BIAS_MSG_TRIM_PMOS1_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_PMOS2_REG(_BASE) ((rxana_bias_msg_trim_pmos2_reg_t*) RXANA_BIAS_MSG_TRIM_PMOS2_ADR(_BASE))
#define RXANA_BIAS_MSG_DFX0_REG(_BASE) ((rxana_bias_msg_dfx0_reg_t*) RXANA_BIAS_MSG_DFX0_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_NMOS0_REG(_BASE) ((rxana_bias_msg_trim_nmos0_reg_t*) RXANA_BIAS_MSG_TRIM_NMOS0_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_NMOS1_REG(_BASE) ((rxana_bias_msg_trim_nmos1_reg_t*) RXANA_BIAS_MSG_TRIM_NMOS1_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_NMOS2_REG(_BASE) ((rxana_bias_msg_trim_nmos2_reg_t*) RXANA_BIAS_MSG_TRIM_NMOS2_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_NMOS3_REG(_BASE) ((rxana_bias_msg_trim_nmos3_reg_t*) RXANA_BIAS_MSG_TRIM_NMOS3_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_NMOS4_REG(_BASE) ((rxana_bias_msg_trim_nmos4_reg_t*) RXANA_BIAS_MSG_TRIM_NMOS4_ADR(_BASE))
#define RXANA_BIAS_MSG_TRIM_NMOS5_REG(_BASE) ((rxana_bias_msg_trim_nmos5_reg_t*) RXANA_BIAS_MSG_TRIM_NMOS5_ADR(_BASE))
#define RXANA_BIAS_MSG_SPARE0_REG(_BASE) ((rxana_bias_msg_spare0_reg_t*) RXANA_BIAS_MSG_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    rxana_bias_msg_rxregadc_ctrl0_reg_t RXREGADC_CTRL0; /*< Address offset = 0x0 */
    rxana_bias_msg_rxregadc_ctrl1_reg_t RXREGADC_CTRL1; /*< Address offset = 0x4 */
    rxana_bias_msg_rxregadc_spare0_reg_t RXREGADC_SPARE0; /*< Address offset = 0x8 */
    rxana_bias_msg_trim_pmos0_reg_t TRIM_PMOS0; /*< Address offset = 0xc */
    rxana_bias_msg_trim_pmos1_reg_t TRIM_PMOS1; /*< Address offset = 0x10 */
    rxana_bias_msg_trim_pmos2_reg_t TRIM_PMOS2; /*< Address offset = 0x14 */
    rxana_bias_msg_dfx0_reg_t DFX0; /*< Address offset = 0x18 */
    rxana_bias_msg_trim_nmos0_reg_t TRIM_NMOS0; /*< Address offset = 0x1c */
    rxana_bias_msg_trim_nmos1_reg_t TRIM_NMOS1; /*< Address offset = 0x20 */
    rxana_bias_msg_trim_nmos2_reg_t TRIM_NMOS2; /*< Address offset = 0x24 */
    rxana_bias_msg_trim_nmos3_reg_t TRIM_NMOS3; /*< Address offset = 0x28 */
    rxana_bias_msg_trim_nmos4_reg_t TRIM_NMOS4; /*< Address offset = 0x2c */
    rxana_bias_msg_trim_nmos5_reg_t TRIM_NMOS5; /*< Address offset = 0x30 */
    rxana_bias_msg_spare0_reg_t SPARE0; /*< Address offset = 0x34 */
} rxana_bias_msg_t;     // size: 0x0038

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_GLOBAL  ((rxana_bias_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q0      ((rxana_bias_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q1      ((rxana_bias_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q2      ((rxana_bias_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q3      ((rxana_bias_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_BIAS_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_GLOBAL  ((rxana_bias_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q0      ((rxana_bias_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q1      ((rxana_bias_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q2      ((rxana_bias_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q3      ((rxana_bias_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_BIAS_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_GLOBAL  ((rxana_bias_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q0      ((rxana_bias_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q1      ((rxana_bias_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q2      ((rxana_bias_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q3      ((rxana_bias_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_BIAS_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_GLOBAL  ((rxana_bias_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_BIAS_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q0      ((rxana_bias_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q1      ((rxana_bias_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q2      ((rxana_bias_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q3      ((rxana_bias_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_BIAS_Q3_BASE)

// ******************************************* /Address Space

#endif      // _RXANA_BIAS_MSG_H_

