Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/Practica4/simregistro_coc_isim_beh.exe -prj C:/Xilinx/Practica4/simregistro_coc_beh.prj simregistro_coc 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/Practica4/registro_coc.vhd" into library work
Parsing VHDL file "C:/Xilinx/Practica4/simregistro_coc.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "C:/Xilinx/Practica4/simregistro_coc.vhd" Line 48: Formal port <shift> does not exist in entity <registro_coc>.  Please compare the definition of block <registro_coc> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit simregistro_coc in library work failed
