// Seed: 3952990681
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output wor id_2,
    output wire id_3,
    input wand id_4,
    input supply1 id_5
);
  assign id_3 = id_4;
  assign id_1 = -1 & -1;
  parameter id_7 = "";
  uwire id_8, id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
module module_2;
  always id_1 = -1;
  wire id_2;
endmodule
module module_3 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output tri0 id_4
);
  bit id_6;
  reg id_7;
  module_2 modCall_1 ();
  initial assert (id_7) @(posedge 1) id_6 <= id_7;
endmodule
