{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "div": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "./div.v:1.1-22.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 66, 67 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        }
      },
      "cells": {
        "$div$./div.v:10$2": {
          "hide_name": 1,
          "type": "v2f_div",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:10.10-10.33|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:118.3-118.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ]
          }
        },
        "$mod$./div.v:16$4": {
          "hide_name": 1,
          "type": "v2f_mod",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:16.10-16.33|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:135.3-135.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
          }
        },
        "$procmux$13": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:15.8-15.12|./div.v:15.4-19.7|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
            "B": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
            "S": [ 67 ],
            "Y": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ]
          }
        },
        "$procmux$17": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:9.8-9.12|./div.v:9.4-13.7|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
            "B": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
            "S": [ 67 ],
            "Y": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ]
          }
        },
        "$procmux$19": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:8.7-8.11|./div.v:8.3-20.6|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
            "B": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
            "S": [ 66 ],
            "Y": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
          }
        },
        "$techmap$div$./div.v:12$3.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$106": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.41-195.53|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "B": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "Y": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ]
          }
        },
        "$techmap$div$./div.v:12$3.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:192$99": {
          "hide_name": 1,
          "type": "v2f_div",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:192.11-192.39|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:118.3-118.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, "0" ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ]
          }
        },
        "$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104": {
          "hide_name": 1,
          "type": "v2f_ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:163.3-163.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:320.3-320.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "B": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
            "Y": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ]
          }
        },
        "$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105": {
          "hide_name": 1,
          "type": "v2f_ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:163.3-163.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:320.3-320.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
            "B": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
            "Y": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ]
          }
        },
        "$techmap$div$./div.v:12$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$103": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.14-195.28|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 580 ]
          }
        },
        "$techmap$div$./div.v:12$3.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:193$100": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:193.7-193.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ]
          }
        },
        "$techmap$div$./div.v:12$3.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194$101": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194.11-194.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612 ]
          }
        },
        "$techmap$div$./div.v:12$3.$sub$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194$102": {
          "hide_name": 1,
          "type": "v2f_sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194.7-194.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:84.3-84.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612 ],
            "Y": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644 ]
          }
        },
        "$techmap$div$./div.v:12$3.$ternary$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$107": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.13-195.53|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
            "B": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
            "S": [ 580 ],
            "Y": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ]
          }
        },
        "$techmap$mod$./div.v:18$5.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$85": {
          "hide_name": 1,
          "type": "v2f_ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.14-229.29|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:163.3-163.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:320.3-320.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676 ],
            "B": [ 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708 ],
            "Y": [ 709 ]
          }
        },
        "$techmap$mod$./div.v:18$5.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:227$82": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:227.7-227.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773 ]
          }
        },
        "$techmap$mod$./div.v:18$5.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:228$83": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:228.11-228.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805 ]
          }
        },
        "$techmap$mod$./div.v:18$5.$sub$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:228$84": {
          "hide_name": 1,
          "type": "v2f_sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:228.7-228.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:84.3-84.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805 ],
            "Y": [ 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837 ]
          }
        },
        "$techmap$mod$./div.v:18$5.$sub$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$86": {
          "hide_name": 1,
          "type": "v2f_sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.33-229.38|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:84.3-84.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869 ]
          }
        },
        "$techmap$mod$./div.v:18$5.$ternary$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$87": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.13-229.42|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837 ],
            "B": [ 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869 ],
            "S": [ 709 ],
            "Y": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$106": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.41-195.53|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
            "B": [ 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ],
            "Y": [ 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:192$99": {
          "hide_name": 1,
          "type": "v2f_div",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:192.11-192.39|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:118.3-118.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, "0", "0" ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104": {
          "hide_name": 1,
          "type": "v2f_ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:163.3-163.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:320.3-320.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029 ],
            "B": [ 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061 ],
            "Y": [ 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105": {
          "hide_name": 1,
          "type": "v2f_ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:163.3-163.47|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:320.3-320.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125 ],
            "B": [ 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157 ],
            "Y": [ 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$103": {
          "hide_name": 1,
          "type": "v2f_lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.14-195.28|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:298.3-298.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1158 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:193$100": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:193.7-193.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194$101": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194.11-194.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:101.3-101.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$sub$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194$102": {
          "hide_name": 1,
          "type": "v2f_sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194.7-194.16|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:84.3-84.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, "0" ],
            "B": [ 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190 ],
            "Y": [ 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222 ]
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ternary$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$107": {
          "hide_name": 1,
          "type": "v2f_mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.13-195.53|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:404.3-404.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965 ],
            "B": [ 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093 ],
            "S": [ 1158 ],
            "Y": [ 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741 ]
          }
        },
        "$techmap$techmap121$techmap$mod$./div.v:18$5.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$119": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.14-229.29|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676 ]
          }
        },
        "$techmap$techmap121$techmap$mod$./div.v:18$5.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$120": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.14-229.29|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708 ]
          }
        },
        "$techmap$techmap206$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ]
          }
        },
        "$techmap$techmap206$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ]
          }
        },
        "$techmap$techmap207$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ]
          }
        },
        "$techmap$techmap207$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ]
          }
        },
        "$techmap$techmap213$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125 ]
          }
        },
        "$techmap$techmap213$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157 ]
          }
        },
        "$techmap$techmap214$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029 ]
          }
        },
        "$techmap$techmap214$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205": {
          "hide_name": 1,
          "type": "v2f_add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32|/home/ben/repo/verilog2factorio/techmap/v2f_techmap.v:67.3-67.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061 ]
          }
        }
      },
      "netnames": {
        "$div$./div.v:10$2_Y": {
          "hide_name": 1,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
          "attributes": {
            "src": "./div.v:10.10-10.33"
          }
        },
        "$div$./div.v:12$3.q": {
          "hide_name": 1,
          "bits": [ 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323 ],
          "signed": 1,
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:185.20-185.21"
          }
        },
        "$div$./div.v:12$3.q_est": {
          "hide_name": 1,
          "bits": [ 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
          "signed": 1,
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:184.20-184.25"
          }
        },
        "$div$./div.v:12$3.q_final": {
          "hide_name": 1,
          "bits": [ 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:188.13-188.20"
          }
        },
        "$div$./div.v:12$3.r": {
          "hide_name": 1,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:186.13-186.14"
          }
        },
        "$mod$./div.v:16$4_Y": {
          "hide_name": 1,
          "bits": [ 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          "attributes": {
            "src": "./div.v:16.10-16.33"
          }
        },
        "$mod$./div.v:18$5.q": {
          "hide_name": 1,
          "bits": [ 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773 ],
          "signed": 1,
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:219.20-219.21"
          }
        },
        "$mod$./div.v:18$5.q_est": {
          "hide_name": 1,
          "bits": [ 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741 ],
          "signed": 1,
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:218.20-218.25"
          }
        },
        "$mod$./div.v:18$5.r": {
          "hide_name": 1,
          "bits": [ 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:220.13-220.14"
          }
        },
        "$mod$./div.v:18$5.r_final": {
          "hide_name": 1,
          "bits": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:221.13-221.20"
          }
        },
        "$procmux$13_Y": {
          "hide_name": 1,
          "bits": [ 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227 ],
          "attributes": {
          }
        },
        "$procmux$17_Y": {
          "hide_name": 1,
          "bits": [ 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291 ],
          "attributes": {
          }
        },
        "$techmap$div$./div.v:12$3.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$106_Y": {
          "hide_name": 1,
          "bits": [ 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.41-195.53"
          }
        },
        "$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104_Y": {
          "hide_name": 1,
          "bits": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38"
          }
        },
        "$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105_Y": {
          "hide_name": 1,
          "bits": [ 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52"
          }
        },
        "$techmap$div$./div.v:12$3.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$103_Y": {
          "hide_name": 1,
          "bits": [ 580 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.14-195.28"
          }
        },
        "$techmap$div$./div.v:12$3.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194$101_Y": {
          "hide_name": 1,
          "bits": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194.11-194.16"
          }
        },
        "$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.q": {
          "hide_name": 1,
          "bits": [ 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:185.20-185.21"
          }
        },
        "$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.q_est": {
          "hide_name": 1,
          "bits": [ 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997 ],
          "signed": 1,
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:184.20-184.25"
          }
        },
        "$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.r": {
          "hide_name": 1,
          "bits": [ 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:186.13-186.14"
          }
        },
        "$techmap$mod$./div.v:18$5.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$85_Y": {
          "hide_name": 1,
          "bits": [ 709 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.14-229.29"
          }
        },
        "$techmap$mod$./div.v:18$5.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:228$83_Y": {
          "hide_name": 1,
          "bits": [ 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:228.11-228.16"
          }
        },
        "$techmap$mod$./div.v:18$5.$sub$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$86_Y": {
          "hide_name": 1,
          "bits": [ 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.33-229.38"
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$106_Y": {
          "hide_name": 1,
          "bits": [ 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.41-195.53"
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104_Y": {
          "hide_name": 1,
          "bits": [ 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38"
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105_Y": {
          "hide_name": 1,
          "bits": [ 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52"
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$lt$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$103_Y": {
          "hide_name": 1,
          "bits": [ 1158 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.14-195.28"
          }
        },
        "$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$mul$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194$101_Y": {
          "hide_name": 1,
          "bits": [ 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:194.11-194.16"
          }
        },
        "$techmap$techmap121$techmap$mod$./div.v:18$5.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$119_Y": {
          "hide_name": 1,
          "bits": [ 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.14-229.29|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32"
          }
        },
        "$techmap$techmap121$techmap$mod$./div.v:18$5.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229$85.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$120_Y": {
          "hide_name": 1,
          "bits": [ 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:229.14-229.29|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32"
          }
        },
        "$techmap$techmap206$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204_Y": {
          "hide_name": 1,
          "bits": [ 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32"
          }
        },
        "$techmap$techmap206$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205_Y": {
          "hide_name": 1,
          "bits": [ 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32"
          }
        },
        "$techmap$techmap207$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204_Y": {
          "hide_name": 1,
          "bits": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32"
          }
        },
        "$techmap$techmap207$techmap$div$./div.v:12$3.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205_Y": {
          "hide_name": 1,
          "bits": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
          "attributes": {
            "src": "./div.v:12.10-12.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32"
          }
        },
        "$techmap$techmap213$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204_Y": {
          "hide_name": 1,
          "bits": [ 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32"
          }
        },
        "$techmap$techmap213$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$105.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205_Y": {
          "hide_name": 1,
          "bits": [ 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.46-195.52|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32"
          }
        },
        "$techmap$techmap214$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158$204_Y": {
          "hide_name": 1,
          "bits": [ 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:158.16-158.32"
          }
        },
        "$techmap$techmap214$techmap$techmap$mod$./div.v:18$5.$div$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226$81.$ge$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195$104.$add$/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159$205_Y": {
          "hide_name": 1,
          "bits": [ 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061 ],
          "attributes": {
            "src": "./div.v:18.10-18.37|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:226.11-226.23|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:195.32-195.38|/home/ben/repo/verilog2factorio/techmap/v2f_simplify.v:159.16-159.32"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "./div.v:2.15-2.16"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "./div.v:3.15-3.16"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 66, 67 ],
          "attributes": {
            "src": "./div.v:4.14-4.15"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "./div.v:5.20-5.21"
          }
        }
      }
    }
  }
}
