{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09827,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09969,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00173326,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0021062,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000398848,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0021062,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 6.65,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 19.95,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 0.798,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 36.176,
	"finish__design__instance__count": 72,
	"finish__design__instance__area": 103.74,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.626967,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.880408,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.913196,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.86269e-05,
	"finish__power__switching__total": 3.69366e-05,
	"finish__power__leakage__total": 2.46501e-06,
	"finish__power__total": 0.000138028,
	"finish__design__io": 28,
	"finish__design__die__area": 1994.07,
	"finish__design__core__area": 1779.54,
	"finish__design__instance__count": 132,
	"finish__design__instance__area": 119.7,
	"finish__design__instance__count__stdcell": 132,
	"finish__design__instance__area__stdcell": 119.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0672646,
	"finish__design__instance__utilization__stdcell": 0.0672646,
	"finish__design__rows": 30,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 30,
	"finish__design__sites": 6690,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6690,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}