

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Sun May  8 16:03:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_42_1                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_43_2                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_55_3_VITIS_LOOP_56_4                    |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_58_5                                   |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_59_6                                 |        5|        ?|         5|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_7                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_71_8                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12  |        ?|        ?|        11|          2|          1|      ?|       yes|
        |- VITIS_LOOP_90_13                                   |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_91_14                                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-2 : II = 2, D = 11, States = { 41 42 43 44 45 46 47 48 49 50 51 }
  Pipeline-3 : II = 1, D = 3, States = { 57 58 59 }
  Pipeline-4 : II = 1, D = 5, States = { 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 53 65 
3 --> 4 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 30 
17 --> 18 
18 --> 19 29 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 16 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 41 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 64 
56 --> 57 
57 --> 60 58 
58 --> 59 
59 --> 57 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 53 
65 --> 66 
66 --> 67 
67 --> 68 53 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 79 67 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 73 
78 --> 79 
79 --> 71 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_addr_reg201 = alloca i32 1"   --->   Operation 80 'alloca' 'reuse_addr_reg201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg200 = alloca i32 1"   --->   Operation 81 'alloca' 'reuse_reg200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 82 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 83 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 84 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 85 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 86 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 87 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 88 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 89 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 90 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 91 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FW_read"   --->   Operation 92 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %W_read"   --->   Operation 93 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 94 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 200, void @empty_11, void @empty_20, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 4294967295"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dx"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_25, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dy"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %db"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_27, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:32]   --->   Operation 132 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:33]   --->   Operation 133 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %H_read, i32 1" [conv_combined/main.cpp:38]   --->   Operation 134 'add' 'add_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 135 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outH = sub i32 %add_ln38, i32 %FH_read" [conv_combined/main.cpp:38]   --->   Operation 135 'sub' 'outH' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i10 %empty_35, i10 %empty" [conv_combined/main.cpp:39]   --->   Operation 136 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 137 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outW = add i10 %sub_ln39, i10 1" [conv_combined/main.cpp:39]   --->   Operation 137 'add' 'outW' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 138 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %FH_read, i32 0" [conv_combined/main.cpp:42]   --->   Operation 138 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (2.47ns)   --->   "%cmp22344 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 139 'icmp' 'cmp22344' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %FW_read"   --->   Operation 140 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [conv_combined/main.cpp:42]   --->   Operation 141 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln42, void %._crit_edge348, i32 0, void %.lr.ph352" [conv_combined/main.cpp:42]   --->   Operation 142 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %k, i32 1" [conv_combined/main.cpp:42]   --->   Operation 143 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln42_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:42]   --->   Operation 144 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split27, void %._crit_edge353.loopexit" [conv_combined/main.cpp:42]   --->   Operation 145 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 146 'trunc' 'empty_37' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 147 'trunc' 'empty_38' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (6.91ns)   --->   "%empty_39 = mul i30 %empty_38, i30 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 148 'mul' 'empty_39' <Predicate = (!icmp_ln42_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %fwprop_read, void %.lr.ph342.preheader, void" [conv_combined/main.cpp:53]   --->   Operation 149 'br' 'br_ln53' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln70 = br void %.lr.ph342" [conv_combined/main.cpp:70]   --->   Operation 150 'br' 'br_ln70' <Predicate = (icmp_ln42_1 & !fwprop_read)> <Delay = 1.58>
ST_2 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_sgt  i32 %outH, i32 0" [conv_combined/main.cpp:55]   --->   Operation 151 'icmp' 'icmp_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge301, void %.lr.ph300" [conv_combined/main.cpp:55]   --->   Operation 152 'br' 'br_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i32 %W_read, i32 1" [conv_combined/main.cpp:55]   --->   Operation 153 'add' 'add_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln55 = sub i32 %add_ln55, i32 %FW_read" [conv_combined/main.cpp:55]   --->   Operation 154 'sub' 'sub_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 155 [1/2] (6.91ns)   --->   "%empty_39 = mul i30 %empty_38, i30 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 155 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:42]   --->   Operation 156 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %empty_37" [conv_combined/main.cpp:44]   --->   Operation 157 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_37, i2 0" [conv_combined/main.cpp:44]   --->   Operation 158 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %tmp_1, i5 %zext_ln44" [conv_combined/main.cpp:44]   --->   Operation 159 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_39, i2 0" [conv_combined/main.cpp:42]   --->   Operation 160 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.55ns)   --->   "%empty_40 = add i32 %tmp_2, i32 %wt_read" [conv_combined/main.cpp:42]   --->   Operation 161 'add' 'empty_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %cmp22344, void %._crit_edge348, void %.lr.ph347" [conv_combined/main.cpp:43]   --->   Operation 162 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_40, i32 2, i32 31" [conv_combined/main.cpp:43]   --->   Operation 163 'partselect' 'trunc_ln' <Predicate = (cmp22344)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i30 %trunc_ln" [conv_combined/main.cpp:43]   --->   Operation 164 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln43" [conv_combined/main.cpp:43]   --->   Operation 165 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [7/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 166 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 167 [6/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 167 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 168 [5/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 168 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 169 [4/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 169 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 170 [3/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 170 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 171 [2/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 171 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 172 [1/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 172 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [conv_combined/main.cpp:43]   --->   Operation 173 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln43, void %.split25, i31 0, void %.lr.ph347" [conv_combined/main.cpp:43]   --->   Operation 174 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %l, i31 1" [conv_combined/main.cpp:43]   --->   Operation 175 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:43]   --->   Operation 176 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 178 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 179 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split25, void %._crit_edge348.loopexit" [conv_combined/main.cpp:43]   --->   Operation 180 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %l" [conv_combined/main.cpp:44]   --->   Operation 181 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln44_1 = add i5 %add_ln44, i5 %trunc_ln44" [conv_combined/main.cpp:44]   --->   Operation 182 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 183 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [conv_combined/main.cpp:44]   --->   Operation 183 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:43]   --->   Operation 184 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 185 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 186 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln44 = store i32 %gmem_addr_read, i5 %wbuf_V_addr" [conv_combined/main.cpp:44]   --->   Operation 187 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge348"   --->   Operation 189 'br' 'br_ln0' <Predicate = (cmp22344)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 190 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 6.91>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln70, void %._crit_edge338, i32 0, void %.lr.ph342.preheader" [conv_combined/main.cpp:70]   --->   Operation 191 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %k_1, i32 1" [conv_combined/main.cpp:70]   --->   Operation 192 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:70]   --->   Operation 193 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split23, void %._crit_edge343.loopexit" [conv_combined/main.cpp:70]   --->   Operation 194 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 195 'trunc' 'empty_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 196 'trunc' 'empty_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 197 [2/2] (6.91ns)   --->   "%empty_50 = mul i30 %empty_49, i30 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 197 'mul' 'empty_50' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %FH_read" [conv_combined/main.cpp:76]   --->   Operation 198 'zext' 'zext_ln76' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 199 'zext' 'zext_ln76_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 200 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 200 'mul' 'mul_ln76' <Predicate = (icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 201 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 202 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg200"   --->   Operation 203 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg201"   --->   Operation 204 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 6.91>
ST_17 : Operation 205 [1/2] (6.91ns)   --->   "%empty_50 = mul i30 %empty_49, i30 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 205 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 2.55>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:70]   --->   Operation 206 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %empty_48" [conv_combined/main.cpp:72]   --->   Operation 207 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_48, i2 0" [conv_combined/main.cpp:72]   --->   Operation 208 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (1.78ns)   --->   "%add_ln72 = add i5 %tmp_5, i5 %zext_ln72" [conv_combined/main.cpp:72]   --->   Operation 209 'add' 'add_ln72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_50, i2 0" [conv_combined/main.cpp:70]   --->   Operation 210 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_6, i32 %dwt_read" [conv_combined/main.cpp:70]   --->   Operation 211 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %cmp22344, void %._crit_edge338, void %.lr.ph337" [conv_combined/main.cpp:71]   --->   Operation 212 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_51, i32 2, i32 31" [conv_combined/main.cpp:71]   --->   Operation 213 'partselect' 'trunc_ln5' <Predicate = (cmp22344)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i30 %trunc_ln5" [conv_combined/main.cpp:71]   --->   Operation 214 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln71" [conv_combined/main.cpp:71]   --->   Operation 215 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 216 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 217 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 217 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 218 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 218 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 219 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 219 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 220 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 220 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 221 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 221 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 7.30>
ST_25 : Operation 222 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 222 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 223 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_combined/main.cpp:71]   --->   Operation 223 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 26 <SV = 12> <Delay = 2.52>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln71, void %.split21, i31 0, void %.lr.ph337" [conv_combined/main.cpp:71]   --->   Operation 224 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %l_1, i31 1" [conv_combined/main.cpp:71]   --->   Operation 225 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:71]   --->   Operation 226 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 228 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 229 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split21, void %._crit_edge338.loopexit" [conv_combined/main.cpp:71]   --->   Operation 230 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %l_1" [conv_combined/main.cpp:72]   --->   Operation 231 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (1.78ns)   --->   "%add_ln72_1 = add i5 %add_ln72, i5 %trunc_ln72" [conv_combined/main.cpp:72]   --->   Operation 232 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 233 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [conv_combined/main.cpp:72]   --->   Operation 233 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 2.32>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:71]   --->   Operation 234 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i5 %add_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 235 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 236 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln72 = store i32 %gmem_addr_1_read, i5 %dwbuf_V_addr" [conv_combined/main.cpp:72]   --->   Operation 237 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_28 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 238 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge338"   --->   Operation 239 'br' 'br_ln0' <Predicate = (cmp22344)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph342"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 6.91>
ST_30 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i32 %W_read, i32 1" [conv_combined/main.cpp:76]   --->   Operation 241 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln76 = sub i32 %add_ln76, i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 242 'sub' 'sub_ln76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 243 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 243 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 4> <Delay = 6.97>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i32 %sub_ln76" [conv_combined/main.cpp:76]   --->   Operation 244 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i64 %mul_ln76" [conv_combined/main.cpp:76]   --->   Operation 245 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [5/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 246 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 5> <Delay = 6.97>
ST_32 : Operation 247 [4/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 247 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 6> <Delay = 7.30>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wt_read, i32 2, i32 31"   --->   Operation 248 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i30 %tmp_3"   --->   Operation 249 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %tmp_3_cast"   --->   Operation 250 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [3/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 251 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 252 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 7> <Delay = 7.30>
ST_34 : Operation 253 [2/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 253 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 254 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 254 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 8> <Delay = 7.30>
ST_35 : Operation 255 [1/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 255 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 256 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 9> <Delay = 7.30>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i32 %outH" [conv_combined/main.cpp:76]   --->   Operation 257 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i96 %mul_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 258 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [5/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 259 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 260 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 10> <Delay = 7.30>
ST_37 : Operation 261 [4/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 261 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 11> <Delay = 7.30>
ST_38 : Operation 263 [3/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 263 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 264 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 264 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 12> <Delay = 7.30>
ST_39 : Operation 265 [2/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 265 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 266 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 266 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 13> <Delay = 7.30>
ST_40 : Operation 267 [1/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 267 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 268 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3"   --->   Operation 268 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 269 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:79]   --->   Operation 269 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 270 [1/1] (2.77ns)   --->   "%icmp_ln78 = icmp_eq  i64 %mul_ln76, i64 0" [conv_combined/main.cpp:78]   --->   Operation 270 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv_combined/main.cpp:76]   --->   Operation 271 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 41 <SV = 14> <Delay = 7.04>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten133 = phi i128 0, void %._crit_edge343.loopexit, i128 %add_ln76_2, void %._crit_edge327.loopexit" [conv_combined/main.cpp:76]   --->   Operation 272 'phi' 'indvar_flatten133' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%h_1 = phi i31 0, void %._crit_edge343.loopexit, i31 %select_ln76_9, void %._crit_edge327.loopexit" [conv_combined/main.cpp:76]   --->   Operation 273 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i96 0, void %._crit_edge343.loopexit, i96 %select_ln77_8, void %._crit_edge327.loopexit" [conv_combined/main.cpp:77]   --->   Operation 274 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i64 0, void %._crit_edge343.loopexit, i64 %select_ln78_5, void %._crit_edge327.loopexit" [conv_combined/main.cpp:78]   --->   Operation 275 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %._crit_edge343.loopexit, i32 %select_ln78_4, void %._crit_edge327.loopexit" [conv_combined/main.cpp:78]   --->   Operation 276 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%fw_1 = phi i5 0, void %._crit_edge343.loopexit, i5 %add_ln79, void %._crit_edge327.loopexit"   --->   Operation 277 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 278 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 279 [1/1] (4.52ns)   --->   "%empty_54 = mul i10 %trunc_ln76, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 279 'mul' 'empty_54' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 280 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (1.65ns) (grouped into DSP with root node add_ln80)   --->   "%empty_56 = add i10 %trunc_ln78, i10 %trunc_ln76" [conv_combined/main.cpp:78]   --->   Operation 281 'add' 'empty_56' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 282 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%empty_58 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 283 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%empty_59 = shl i32 %fh_1, i32 2" [conv_combined/main.cpp:78]   --->   Operation 284 'shl' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (2.55ns) (out node of the LUT)   --->   "%empty_60 = add i32 %empty_59, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 285 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_60, i32 2, i32 31" [conv_combined/main.cpp:78]   --->   Operation 286 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln80_cast_cast = zext i5 %fw_1"   --->   Operation 287 'zext' 'trunc_ln80_cast_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp_eq  i32 %trunc_ln80_cast_cast, i32 %FW_read" [conv_combined/main.cpp:79]   --->   Operation 288 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 289 [1/1] (3.47ns)   --->   "%icmp_ln76 = icmp_eq  i128 %indvar_flatten133, i128 %mul_ln76_2" [conv_combined/main.cpp:76]   --->   Operation 289 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge327.loopexit, void %._crit_edge333.loopexit" [conv_combined/main.cpp:76]   --->   Operation 290 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (2.52ns)   --->   "%add_ln76_1 = add i31 %h_1, i31 1" [conv_combined/main.cpp:76]   --->   Operation 291 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [1/1] (3.12ns)   --->   "%icmp_ln77 = icmp_eq  i96 %indvar_flatten67, i96 %mul_ln76_1" [conv_combined/main.cpp:77]   --->   Operation 292 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i31 %add_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 293 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (0.68ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i10 %trunc_ln76_1, i10 %trunc_ln76" [conv_combined/main.cpp:76]   --->   Operation 294 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (4.52ns)   --->   "%p_mid187 = mul i10 %trunc_ln76_1, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 295 'mul' 'p_mid187' <Predicate = (!icmp_ln76)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_6)   --->   "%select_ln76_7 = select i1 %icmp_ln77, i1 %icmp_ln79_1, i1 %icmp_ln79" [conv_combined/main.cpp:76]   --->   Operation 296 'select' 'select_ln76_7' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 297 [1/1] (2.77ns)   --->   "%icmp_ln78_1 = icmp_eq  i64 %indvar_flatten23, i64 %mul_ln76" [conv_combined/main.cpp:78]   --->   Operation 297 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 298 [1/1] (0.99ns)   --->   "%select_ln76_8 = select i1 %icmp_ln77, i1 %icmp_ln78, i1 %icmp_ln78_1" [conv_combined/main.cpp:76]   --->   Operation 298 'select' 'select_ln76_8' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 299 [1/1] (0.97ns)   --->   "%or_ln77 = or i1 %select_ln76_8, i1 %icmp_ln77" [conv_combined/main.cpp:77]   --->   Operation 299 'or' 'or_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln77 = select i1 %or_ln77, i32 0, i32 %fh_1" [conv_combined/main.cpp:77]   --->   Operation 300 'select' 'select_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 301 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 301 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 302 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln77_6 = select i1 %select_ln76_8, i1 %icmp_ln79_1, i1 %select_ln76_7" [conv_combined/main.cpp:77]   --->   Operation 302 'select' 'select_ln77_6' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 303 [1/1] (5.35ns)   --->   "%add_ln76_2 = add i128 %indvar_flatten133, i128 1" [conv_combined/main.cpp:76]   --->   Operation 303 'add' 'add_ln76_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 304 [2/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 304 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast" [conv_combined/main.cpp:78]   --->   Operation 305 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %p_cast_cast" [conv_combined/main.cpp:78]   --->   Operation 306 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 307 [7/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 307 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 308 [1/1] (4.52ns)   --->   "%p_mid1105 = mul i10 %trunc_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 308 'mul' 'p_mid1105' <Predicate = (!icmp_ln76 & icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 309 [1/1] (0.73ns)   --->   "%select_ln76_9 = select i1 %icmp_ln77, i31 %add_ln76_1, i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 309 'select' 'select_ln76_9' <Predicate = (!icmp_ln76)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 310 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 310 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%select_ln77_3 = select i1 %or_ln77, i30 0, i30 %empty_58" [conv_combined/main.cpp:77]   --->   Operation 311 'select' 'select_ln77_3' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 312 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %select_ln77, i32 1" [conv_combined/main.cpp:78]   --->   Operation 312 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %select_ln77_6, i1 %select_ln76_8" [conv_combined/main.cpp:78]   --->   Operation 313 'or' 'or_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78_1 = or i1 %or_ln78, i1 %icmp_ln77" [conv_combined/main.cpp:78]   --->   Operation 314 'or' 'or_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 315 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %or_ln78_1, i5 0, i5 %fw_1" [conv_combined/main.cpp:78]   --->   Operation 315 'select' 'select_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 316 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (1.65ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid113 = add i10 %trunc_ln78_1, i10 %select_ln76_1" [conv_combined/main.cpp:78]   --->   Operation 317 'add' 'p_mid113' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 318 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%empty_61 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 319 'trunc' 'empty_61' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %select_ln77_6, i30 %empty_61, i30 %select_ln77_3" [conv_combined/main.cpp:78]   --->   Operation 320 'select' 'select_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i30 %select_ln78_1"   --->   Operation 321 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i30 %select_ln78_1"   --->   Operation 322 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln727_1, i2 0"   --->   Operation 323 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727 = add i5 %p_shl_cast, i5 %trunc_ln727"   --->   Operation 324 'add' 'add_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node p_mid119)   --->   "%empty_62 = shl i32 %add_ln78, i32 2" [conv_combined/main.cpp:78]   --->   Operation 325 'shl' 'empty_62' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_mid119 = add i32 %empty_62, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 326 'add' 'p_mid119' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_mid119, i32 2, i32 31" [conv_combined/main.cpp:78]   --->   Operation 327 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln727_1 = add i5 %add_ln727, i5 %select_ln78"   --->   Operation 328 'add' 'add_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 329 [1/1] (0.69ns)   --->   "%select_ln78_4 = select i1 %select_ln77_6, i32 %add_ln78, i32 %select_ln77" [conv_combined/main.cpp:78]   --->   Operation 329 'select' 'select_ln78_4' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (1.78ns)   --->   "%add_ln79 = add i5 %select_ln78, i5 1" [conv_combined/main.cpp:79]   --->   Operation 330 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 331 [1/1] (3.52ns)   --->   "%add_ln78_1 = add i64 %indvar_flatten23, i64 1" [conv_combined/main.cpp:78]   --->   Operation 331 'add' 'add_ln78_1' <Predicate = (!icmp_ln76 & !or_ln77)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (1.48ns)   --->   "%select_ln78_5 = select i1 %or_ln77, i64 1, i64 %add_ln78_1" [conv_combined/main.cpp:78]   --->   Operation 332 'select' 'select_ln78_5' <Predicate = (!icmp_ln76)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 333 [1/1] (4.43ns)   --->   "%add_ln77_1 = add i96 %indvar_flatten67, i96 1" [conv_combined/main.cpp:77]   --->   Operation 333 'add' 'add_ln77_1' <Predicate = (!icmp_ln76 & !icmp_ln77)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 334 [1/1] (1.06ns)   --->   "%select_ln77_8 = select i1 %icmp_ln77, i96 1, i96 %add_ln77_1" [conv_combined/main.cpp:77]   --->   Operation 334 'select' 'select_ln77_8' <Predicate = (!icmp_ln76)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 16> <Delay = 7.30>
ST_43 : Operation 335 [1/1] (0.00ns)   --->   "%w_1 = phi i32 0, void %._crit_edge343.loopexit, i32 %select_ln77_7, void %._crit_edge327.loopexit" [conv_combined/main.cpp:77]   --->   Operation 335 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_1" [conv_combined/main.cpp:77]   --->   Operation 336 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 337 [1/1] (1.73ns)   --->   "%empty_55 = add i10 %trunc_ln77, i10 %empty_54" [conv_combined/main.cpp:77]   --->   Operation 337 'add' 'empty_55' <Predicate = (!icmp_ln77 & !select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 338 'mul' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 339 [6/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 339 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 340 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 341 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i32 0, i32 %w_1" [conv_combined/main.cpp:76]   --->   Operation 341 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node p_mid137)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i10 %p_mid187, i10 %empty_54" [conv_combined/main.cpp:76]   --->   Operation 342 'select' 'select_ln76_2' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln76_3 = select i1 %icmp_ln77, i10 0, i10 %trunc_ln77" [conv_combined/main.cpp:76]   --->   Operation 343 'select' 'select_ln76_3' <Predicate = (!icmp_ln76 & !select_ln76_8 & select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%select_ln76_4 = select i1 %icmp_ln77, i10 %p_mid187, i10 %empty_55" [conv_combined/main.cpp:76]   --->   Operation 344 'select' 'select_ln76_4' <Predicate = (!icmp_ln76 & !select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_combined/main.cpp:77]   --->   Operation 345 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %add_ln77" [conv_combined/main.cpp:77]   --->   Operation 346 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 347 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %select_ln76_8, i10 %trunc_ln77_1, i10 %select_ln76_3" [conv_combined/main.cpp:77]   --->   Operation 347 'select' 'select_ln77_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 348 [1/1] (1.73ns) (out node of the LUT)   --->   "%p_mid137 = add i10 %trunc_ln77_1, i10 %select_ln76_2" [conv_combined/main.cpp:77]   --->   Operation 348 'add' 'p_mid137' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 349 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %select_ln76_8, i10 %p_mid137, i10 %select_ln76_4" [conv_combined/main.cpp:77]   --->   Operation 349 'select' 'select_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 350 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 351 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 351 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 352 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 352 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 353 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = sext i30 %p_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 353 'sext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 354 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i32 %p_cast_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 354 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 355 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 355 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 17> <Delay = 7.30>
ST_44 : Operation 356 [5/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 356 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 357 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 357 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_5)   --->   "%select_ln76_6 = select i1 %icmp_ln77, i10 %p_mid1105, i10 %add_ln80" [conv_combined/main.cpp:76]   --->   Operation 358 'select' 'select_ln76_6' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 359 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 359 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 360 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_5 = select i1 %select_ln76_8, i10 %add_ln80_1, i10 %select_ln76_6" [conv_combined/main.cpp:77]   --->   Operation 360 'select' 'select_ln77_5' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 361 [1/1] (0.69ns)   --->   "%select_ln77_7 = select i1 %select_ln76_8, i32 %add_ln77, i32 %select_ln76" [conv_combined/main.cpp:77]   --->   Operation 361 'select' 'select_ln77_7' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 362 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 363 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 363 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 364 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 365 [4/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 365 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 366 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 366 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 367 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%select_ln78_3 = select i1 %select_ln77_6, i10 %add_ln80_2, i10 %select_ln77_5" [conv_combined/main.cpp:78]   --->   Operation 368 'select' 'select_ln78_3' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%zext_ln1115 = zext i5 %select_ln78"   --->   Operation 369 'zext' 'zext_ln1115' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_45 : Operation 370 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1118 = add i10 %select_ln78_3, i10 %zext_ln1115"   --->   Operation 370 'add' 'add_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 371 [3/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 371 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln77_2" [conv_combined/main.cpp:77]   --->   Operation 372 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i32 %dy, i32 0, i32 %zext_ln77" [conv_combined/main.cpp:77]   --->   Operation 373 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 374 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 374 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_46 : Operation 375 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 375 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118"   --->   Operation 376 'zext' 'zext_ln1118' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 377 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i32 0, i32 %zext_ln1118"   --->   Operation 377 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 378 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 378 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_46 : Operation 379 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i32 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 379 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 380 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 381 'icmp' 'addr_cmp' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 382 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 382 'store' 'store_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 383 [2/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 383 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 384 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 384 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_47 : Operation 385 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 385 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i5 %add_ln727_1"   --->   Operation 386 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_47 : Operation 387 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln727_1"   --->   Operation 387 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_47 : Operation 388 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 388 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_47 : Operation 389 [1/1] (0.00ns)   --->   "%reuse_addr_reg201_load = load i32 %reuse_addr_reg201"   --->   Operation 389 'load' 'reuse_addr_reg201_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_47 : Operation 390 [2/2] (2.32ns)   --->   "%dwbuf_V_load_1 = load i5 %dwbuf_V_addr_2"   --->   Operation 390 'load' 'dwbuf_V_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_47 : Operation 391 [1/1] (2.47ns)   --->   "%addr_cmp204 = icmp_eq  i32 %reuse_addr_reg201_load, i32 %zext_ln727_1"   --->   Operation 391 'icmp' 'addr_cmp204' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln727 = store i32 %zext_ln727_1, i32 %reuse_addr_reg201"   --->   Operation 392 'store' 'store_ln727' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 393 [1/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 393 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i32 %dy_load" [conv_combined/main.cpp:77]   --->   Operation 394 'sext' 'sext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 395 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 395 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %x_load"   --->   Operation 396 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 397 [2/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln77"   --->   Operation 397 'mul' 'r_V_1' <Predicate = (!icmp_ln76)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 398 [1/2] (2.32ns)   --->   "%dwbuf_V_load_1 = load i5 %dwbuf_V_addr_2"   --->   Operation 398 'load' 'dwbuf_V_load_1' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_48 : Operation 399 [2/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 399 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 400 [1/1] (7.30ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [conv_combined/main.cpp:78]   --->   Operation 400 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 401 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 401 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 402 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 402 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 403 [1/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln77"   --->   Operation 403 'mul' 'r_V_1' <Predicate = (!icmp_ln76)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 404 [1/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 404 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_4)   --->   "%select_ln76_5 = select i1 %icmp_ln77, i32 %gmem_addr_3_read, i32 %p_Val2_s" [conv_combined/main.cpp:76]   --->   Operation 405 'select' 'select_ln76_5' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 406 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln77_4 = select i1 %select_ln76_8, i32 %gmem_addr_3_read, i32 %select_ln76_5" [conv_combined/main.cpp:77]   --->   Operation 406 'select' 'select_ln77_4' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 407 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [conv_combined/main.cpp:78]   --->   Operation 407 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 408 [1/1] (0.00ns)   --->   "%reuse_reg200_load = load i32 %reuse_reg200"   --->   Operation 408 'load' 'reuse_reg200_load' <Predicate = (!icmp_ln76 & addr_cmp204)> <Delay = 0.00>
ST_50 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_2 = select i1 %addr_cmp204, i32 %reuse_reg200_load, i32 %dwbuf_V_load_1"   --->   Operation 409 'select' 'lhs_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %lhs_2, i23 0"   --->   Operation 410 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_50 : Operation 411 [1/1] (3.28ns) (out node of the LUT)   --->   "%ret_V_1 = add i55 %lhs_3, i55 %r_V_1"   --->   Operation 411 'add' 'ret_V_1' <Predicate = (!icmp_ln76)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V_1, i32 23, i32 54"   --->   Operation 412 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_50 : Operation 413 [1/1] (2.32ns)   --->   "%store_ln708 = store i32 %trunc_ln708_1, i5 %dwbuf_V_addr_2"   --->   Operation 413 'store' 'store_ln708' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_50 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln708 = store i32 %trunc_ln708_1, i32 %reuse_reg200"   --->   Operation 414 'store' 'store_ln708' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 51 <SV = 24> <Delay = 6.79>
ST_51 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 415 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 416 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_10_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 417 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 418 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 418 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 419 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 419 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln78_2 = select i1 %select_ln77_6, i32 %gmem_addr_5_read, i32 %select_ln77_4" [conv_combined/main.cpp:78]   --->   Operation 420 'select' 'select_ln78_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%zext_ln727 = zext i5 %select_ln78"   --->   Operation 421 'zext' 'zext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv_combined/main.cpp:79]   --->   Operation 423 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln78_2, i32 %zext_ln727"   --->   Operation 424 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln703 = select i1 %p_Result_s, i32 4294967295, i32 0"   --->   Operation 425 'select' 'select_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 426 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln703 = and i32 %dy_load, i32 %select_ln703"   --->   Operation 426 'and' 'and_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 427 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 427 'load' 'reuse_reg_load' <Predicate = (!icmp_ln76 & addr_cmp)> <Delay = 0.00>
ST_51 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %dx_load"   --->   Operation 428 'select' 'reuse_select' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 429 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln703 = add i32 %reuse_select, i32 %and_ln703"   --->   Operation 429 'add' 'add_ln703' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 430 [1/1] (3.25ns)   --->   "%store_ln703 = store i32 %add_ln703, i10 %dx_addr"   --->   Operation 430 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_51 : Operation 431 [1/1] (1.58ns)   --->   "%store_ln703 = store i32 %add_ln703, i32 %reuse_reg"   --->   Operation 431 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_51 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 432 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 52 <SV = 23> <Delay = 1.58>
ST_52 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln42, void %._crit_edge301, void %.lr.ph310.preheader" [conv_combined/main.cpp:90]   --->   Operation 433 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 434 [1/1] (1.58ns)   --->   "%br_ln90 = br void %.lr.ph310" [conv_combined/main.cpp:90]   --->   Operation 434 'br' 'br_ln90' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 53 <SV = 24> <Delay = 6.91>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%k_2 = phi i31 %add_ln90, void %._crit_edge306, i31 0, void %.lr.ph310.preheader" [conv_combined/main.cpp:90]   --->   Operation 435 'phi' 'k_2' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (2.52ns)   --->   "%add_ln90 = add i31 %k_2, i31 1" [conv_combined/main.cpp:90]   --->   Operation 436 'add' 'add_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 437 'zext' 'zext_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 438 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %zext_ln90, i32 %FH_read" [conv_combined/main.cpp:90]   --->   Operation 438 'icmp' 'icmp_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 439 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 439 'speclooptripcount' 'empty_63' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split12, void %._crit_edge301.loopexit" [conv_combined/main.cpp:90]   --->   Operation 440 'br' 'br_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 441 [1/1] (0.00ns)   --->   "%empty_64 = trunc i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 441 'trunc' 'empty_64' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 442 [1/1] (0.00ns)   --->   "%empty_65 = trunc i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 442 'trunc' 'empty_65' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 443 [2/2] (6.91ns)   --->   "%empty_66 = mul i30 %empty_65, i30 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 443 'mul' 'empty_66' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge301"   --->   Operation 444 'br' 'br_ln0' <Predicate = (!fwprop_read & icmp_ln42 & icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 445 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [conv_combined/main.cpp:100]   --->   Operation 445 'ret' 'ret_ln100' <Predicate = (icmp_ln90) | (!icmp_ln42) | (fwprop_read)> <Delay = 0.00>

State 54 <SV = 25> <Delay = 6.91>
ST_54 : Operation 446 [1/2] (6.91ns)   --->   "%empty_66 = mul i30 %empty_65, i30 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 446 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 2.55>
ST_55 : Operation 447 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:90]   --->   Operation 447 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %empty_64" [conv_combined/main.cpp:92]   --->   Operation 448 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_64, i2 0" [conv_combined/main.cpp:92]   --->   Operation 449 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 450 [1/1] (1.78ns)   --->   "%add_ln92 = add i5 %tmp_4, i5 %zext_ln92" [conv_combined/main.cpp:92]   --->   Operation 450 'add' 'add_ln92' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_66, i2 0" [conv_combined/main.cpp:90]   --->   Operation 451 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 452 [1/1] (2.55ns)   --->   "%empty_67 = add i32 %tmp_7, i32 %dwt_read" [conv_combined/main.cpp:90]   --->   Operation 452 'add' 'empty_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %cmp22344, void %._crit_edge306, void %.lr.ph305" [conv_combined/main.cpp:91]   --->   Operation 453 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_67, i32 2, i32 31" [conv_combined/main.cpp:91]   --->   Operation 454 'partselect' 'trunc_ln2' <Predicate = (cmp22344)> <Delay = 0.00>

State 56 <SV = 27> <Delay = 7.30>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i30 %trunc_ln2" [conv_combined/main.cpp:91]   --->   Operation 455 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln91" [conv_combined/main.cpp:91]   --->   Operation 456 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (7.30ns)   --->   "%empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 457 'writereq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 458 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [conv_combined/main.cpp:91]   --->   Operation 458 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 57 <SV = 28> <Delay = 4.10>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln91, void %.split10, i31 0, void %.lr.ph305" [conv_combined/main.cpp:91]   --->   Operation 459 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %l_2, i31 1" [conv_combined/main.cpp:91]   --->   Operation 460 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 461 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:91]   --->   Operation 461 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 462 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 462 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 463 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 463 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 464 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 464 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split10, void %._crit_edge306.loopexit" [conv_combined/main.cpp:91]   --->   Operation 465 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %l_2" [conv_combined/main.cpp:92]   --->   Operation 466 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 467 [1/1] (1.78ns)   --->   "%add_ln92_1 = add i5 %add_ln92, i5 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 467 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i5 %add_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 468 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 469 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 469 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 470 [2/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 470 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 58 <SV = 29> <Delay = 2.32>
ST_58 : Operation 471 [1/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 471 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 59 <SV = 30> <Delay = 7.30>
ST_59 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:91]   --->   Operation 472 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_59 : Operation 473 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %dwbuf_V_load, i4 15" [conv_combined/main.cpp:92]   --->   Operation 473 'write' 'write_ln92' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 474 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 60 <SV = 29> <Delay = 7.30>
ST_60 : Operation 475 [5/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 475 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 30> <Delay = 7.30>
ST_61 : Operation 476 [4/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 476 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 31> <Delay = 7.30>
ST_62 : Operation 477 [3/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 477 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 32> <Delay = 7.30>
ST_63 : Operation 478 [2/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 478 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 33> <Delay = 7.30>
ST_64 : Operation 479 [1/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 479 'writeresp' 'empty_70' <Predicate = (cmp22344)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge306" [conv_combined/main.cpp:90]   --->   Operation 480 'br' 'br_ln90' <Predicate = (cmp22344)> <Delay = 0.00>
ST_64 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph310"   --->   Operation 481 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 2> <Delay = 6.91>
ST_65 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %outH" [conv_combined/main.cpp:55]   --->   Operation 482 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %trunc_ln55" [conv_combined/main.cpp:55]   --->   Operation 483 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %sub_ln55" [conv_combined/main.cpp:55]   --->   Operation 484 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 485 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 485 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 3> <Delay = 6.91>
ST_66 : Operation 486 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 486 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 487 [1/1] (1.58ns)   --->   "%br_ln55 = br void" [conv_combined/main.cpp:55]   --->   Operation 487 'br' 'br_ln55' <Predicate = true> <Delay = 1.58>

State 67 <SV = 4> <Delay = 4.30>
ST_67 : Operation 488 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph300, i63 %add_ln55_2, void %._crit_edge291.loopexit" [conv_combined/main.cpp:55]   --->   Operation 488 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 489 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph300, i31 %select_ln55_1, void %._crit_edge291.loopexit" [conv_combined/main.cpp:55]   --->   Operation 489 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 490 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph300, i32 %add_ln56, void %._crit_edge291.loopexit" [conv_combined/main.cpp:56]   --->   Operation 490 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 491 [1/1] (3.49ns)   --->   "%add_ln55_2 = add i63 %indvar_flatten, i63 1" [conv_combined/main.cpp:55]   --->   Operation 491 'add' 'add_ln55_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 492 [1/1] (2.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln55" [conv_combined/main.cpp:55]   --->   Operation 492 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void %._crit_edge296.loopexit, void %._crit_edge301.loopexit199" [conv_combined/main.cpp:55]   --->   Operation 493 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 494 [1/1] (2.52ns)   --->   "%add_ln55_1 = add i31 %h, i31 1" [conv_combined/main.cpp:55]   --->   Operation 494 'add' 'add_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 495 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %w, i32 %sub_ln55" [conv_combined/main.cpp:56]   --->   Operation 495 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 496 [1/1] (0.73ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i31 %add_ln55_1, i31 %h" [conv_combined/main.cpp:55]   --->   Operation 496 'select' 'select_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %select_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 497 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_67 : Operation 498 [3/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 498 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge301"   --->   Operation 499 'br' 'br_ln0' <Predicate = (icmp_ln55_1)> <Delay = 0.00>

State 68 <SV = 5> <Delay = 1.05>
ST_68 : Operation 500 [2/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 500 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 6> <Delay = 2.79>
ST_69 : Operation 501 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i32 0, i32 %w" [conv_combined/main.cpp:55]   --->   Operation 501 'select' 'select_ln55' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 502 [1/3] (0.00ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 502 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %select_ln55" [conv_combined/main.cpp:56]   --->   Operation 503 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 504 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 504 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 7> <Delay = 5.35>
ST_70 : Operation 505 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_3_VITIS_LOOP_56_4_str"   --->   Operation 505 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 506 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:56]   --->   Operation 506 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 507 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 507 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln57" [conv_combined/main.cpp:57]   --->   Operation 508 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 509 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i32 0, i32 %zext_ln57" [conv_combined/main.cpp:57]   --->   Operation 509 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %b_read, i10 %y_addr" [conv_combined/main.cpp:57]   --->   Operation 510 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_70 : Operation 511 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [conv_combined/main.cpp:58]   --->   Operation 511 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 71 <SV = 8> <Delay = 6.25>
ST_71 : Operation 512 [1/1] (0.00ns)   --->   "%empty_43 = phi i32 %empty_47, void %._crit_edge, i32 %b_read, void %._crit_edge296.loopexit"   --->   Operation 512 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 513 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln58, void %._crit_edge, i32 0, void %._crit_edge296.loopexit" [conv_combined/main.cpp:58]   --->   Operation 513 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %fh, i32 1" [conv_combined/main.cpp:58]   --->   Operation 514 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 515 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:58]   --->   Operation 515 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split, void %._crit_edge291.loopexit" [conv_combined/main.cpp:58]   --->   Operation 516 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %fh" [conv_combined/main.cpp:58]   --->   Operation 517 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 518 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:58]   --->   Operation 518 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 519 [1/1] (1.73ns)   --->   "%empty_44 = add i10 %trunc_ln58, i10 %trunc_ln55_1" [conv_combined/main.cpp:58]   --->   Operation 519 'add' 'empty_44' <Predicate = (!icmp_ln58)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 520 [1/1] (4.52ns)   --->   "%empty_45 = mul i10 %empty_44, i10 %empty_35" [conv_combined/main.cpp:58]   --->   Operation 520 'mul' 'empty_45' <Predicate = (!icmp_ln58)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 521 [1/1] (1.58ns)   --->   "%br_ln59 = br i1 %cmp22344, void %._crit_edge, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.preheader" [conv_combined/main.cpp:59]   --->   Operation 521 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_71 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %fh"   --->   Operation 522 'trunc' 'trunc_ln1118' <Predicate = (cmp22344 & !icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 523 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %select_ln55, i32 1" [conv_combined/main.cpp:56]   --->   Operation 523 'add' 'add_ln56' <Predicate = (icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 524 'br' 'br_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 72 <SV = 9> <Delay = 1.78>
ST_72 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln1118"   --->   Operation 525 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln1118, i2 0"   --->   Operation 526 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 527 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i5 %tmp_s, i5 %zext_ln1118_1"   --->   Operation 527 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 528 [1/1] (1.73ns)   --->   "%add_ln60 = add i10 %empty_45, i10 %trunc_ln56" [conv_combined/main.cpp:60]   --->   Operation 528 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 529 [1/1] (1.58ns)   --->   "%br_ln59 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93" [conv_combined/main.cpp:59]   --->   Operation 529 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 73 <SV = 10> <Delay = 4.98>
ST_73 : Operation 530 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln59, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.split, i31 0, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.preheader" [conv_combined/main.cpp:59]   --->   Operation 530 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 531 [1/1] (2.52ns)   --->   "%add_ln59 = add i31 %fw, i31 1" [conv_combined/main.cpp:59]   --->   Operation 531 'add' 'add_ln59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 532 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:59]   --->   Operation 532 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 533 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:59]   --->   Operation 533 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:59]   --->   Operation 534 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %fw" [conv_combined/main.cpp:60]   --->   Operation 535 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i31 %fw"   --->   Operation 536 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 537 [1/1] (1.78ns)   --->   "%add_ln1118_2 = add i5 %add_ln1118_1, i5 %trunc_ln1118_1"   --->   Operation 537 'add' 'add_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %add_ln1118_2"   --->   Operation 538 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 539 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 539 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 540 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln60, i10 %trunc_ln60"   --->   Operation 540 'add' 'add_ln1116' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 541 'zext' 'zext_ln1116' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 542 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i32 0, i32 %zext_ln1116"   --->   Operation 542 'getelementptr' 'x_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 543 [2/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 543 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_73 : Operation 544 [2/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 544 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 74 <SV = 11> <Delay = 3.25>
ST_74 : Operation 545 [1/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 545 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_74 : Operation 546 [1/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 546 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 75 <SV = 12> <Delay = 6.91>
ST_75 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 547 'sext' 'sext_ln1115' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_75 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %wbuf_V_load"   --->   Operation 548 'sext' 'sext_ln1118' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_75 : Operation 549 [2/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 549 'mul' 'r_V_2' <Predicate = (!icmp_ln59)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 13> <Delay = 6.91>
ST_76 : Operation 550 [1/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 550 'mul' 'r_V_2' <Predicate = (!icmp_ln59)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 14> <Delay = 3.28>
ST_77 : Operation 551 [1/1] (0.00ns)   --->   "%lhs = phi i32 %trunc_ln1, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.split, i32 %empty_43, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93.preheader"   --->   Operation 551 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 552 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 552 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 553 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 553 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 554 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:59]   --->   Operation 554 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 555 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %lhs, i23 0"   --->   Operation 555 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 556 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_1, i55 %r_V_2"   --->   Operation 556 'add' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V, i32 23, i32 54"   --->   Operation 557 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i93"   --->   Operation 558 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 78 <SV = 15> <Delay = 3.25>
ST_78 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln727 = store i32 %lhs, i10 %y_addr"   --->   Operation 559 'store' 'store_ln727' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_78 : Operation 560 [1/1] (1.58ns)   --->   "%br_ln58 = br void %._crit_edge" [conv_combined/main.cpp:58]   --->   Operation 560 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 79 <SV = 16> <Delay = 0.00>
ST_79 : Operation 561 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 %lhs, void %._crit_edge.loopexit, i32 %empty_43, void %.split"   --->   Operation 561 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 562 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.37ns
The critical path consists of the following:
	s_axi read on port 'FH' [21]  (1 ns)
	'sub' operation ('outH', conv_combined/main.cpp:38) [70]  (4.37 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'phi' operation ('k', conv_combined/main.cpp:42) with incoming values : ('add_ln42', conv_combined/main.cpp:42) [78]  (0 ns)
	'mul' operation ('empty_39', conv_combined/main.cpp:42) [89]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_39', conv_combined/main.cpp:42) [89]  (6.91 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_40', conv_combined/main.cpp:42) [91]  (2.55 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_combined/main.cpp:43) [96]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:43) [97]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:43) with incoming values : ('add_ln43', conv_combined/main.cpp:43) [100]  (0 ns)
	'add' operation ('add_ln43', conv_combined/main.cpp:43) [101]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:44) [113]  (7.3 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:44) [112]  (0 ns)
	'store' operation ('store_ln44', conv_combined/main.cpp:44) of variable 'gmem_addr_read', conv_combined/main.cpp:44 on array 'wbuf.V', conv_combined/main.cpp:32 [114]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 6.91ns
The critical path consists of the following:
	'phi' operation ('k', conv_combined/main.cpp:70) with incoming values : ('add_ln70', conv_combined/main.cpp:70) [125]  (0 ns)
	'mul' operation ('empty_50', conv_combined/main.cpp:70) [136]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_50', conv_combined/main.cpp:70) [136]  (6.91 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_51', conv_combined/main.cpp:70) [138]  (2.55 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_combined/main.cpp:71) [143]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:71) [144]  (7.3 ns)

 <State 26>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:71) with incoming values : ('add_ln71', conv_combined/main.cpp:71) [147]  (0 ns)
	'add' operation ('add_ln71', conv_combined/main.cpp:71) [148]  (2.52 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:72) [160]  (7.3 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:72) [159]  (0 ns)
	'store' operation ('store_ln72', conv_combined/main.cpp:72) of variable 'gmem_addr_1_read', conv_combined/main.cpp:72 on array 'dwbuf.V', conv_combined/main.cpp:33 [161]  (2.32 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', conv_combined/main.cpp:76) [175]  (6.91 ns)

 <State 31>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln76_1', conv_combined/main.cpp:76) [178]  (6.98 ns)

 <State 32>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln76_1', conv_combined/main.cpp:76) [178]  (6.98 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [172]  (0 ns)
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [182]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [183]  (7.3 ns)

 <State 41>: 7.04ns
The critical path consists of the following:
	'phi' operation ('h', conv_combined/main.cpp:76) with incoming values : ('select_ln76_9', conv_combined/main.cpp:76) [193]  (0 ns)
	'add' operation ('add_ln76_1', conv_combined/main.cpp:76) [222]  (2.52 ns)
	'mul' operation ('p_mid187', conv_combined/main.cpp:76) [228]  (4.52 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', conv_combined/main.cpp:78) [212]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:78) [213]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:78) [214]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:78) [280]  (7.3 ns)

 <State 51>: 6.8ns
The critical path consists of the following:
	'select' operation ('select_ln78_2', conv_combined/main.cpp:78) [281]  (0 ns)
	'select' operation ('select_ln703') [310]  (0 ns)
	'and' operation ('and_ln703') [311]  (0.993 ns)
	'add' operation ('add_ln703') [318]  (2.55 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dx' [319]  (3.25 ns)

 <State 52>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', conv_combined/main.cpp:90) with incoming values : ('add_ln90', conv_combined/main.cpp:90) [333]  (1.59 ns)

 <State 53>: 6.91ns
The critical path consists of the following:
	'phi' operation ('k', conv_combined/main.cpp:90) with incoming values : ('add_ln90', conv_combined/main.cpp:90) [333]  (0 ns)
	'mul' operation ('empty_66', conv_combined/main.cpp:90) [346]  (6.91 ns)

 <State 54>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_66', conv_combined/main.cpp:90) [346]  (6.91 ns)

 <State 55>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_67', conv_combined/main.cpp:90) [348]  (2.55 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', conv_combined/main.cpp:91) [353]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:91) [354]  (7.3 ns)

 <State 57>: 4.1ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:91) with incoming values : ('add_ln91', conv_combined/main.cpp:91) [357]  (0 ns)
	'add' operation ('add_ln92_1', conv_combined/main.cpp:92) [367]  (1.78 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:92) [369]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:92) on array 'dwbuf.V', conv_combined/main.cpp:33 [370]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:92) on array 'dwbuf.V', conv_combined/main.cpp:33 [370]  (2.32 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:92) [371]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [374]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [374]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [374]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [374]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:90) [374]  (7.3 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', conv_combined/main.cpp:55) [389]  (6.91 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', conv_combined/main.cpp:55) [389]  (6.91 ns)

 <State 67>: 4.31ns
The critical path consists of the following:
	'phi' operation ('h', conv_combined/main.cpp:55) with incoming values : ('select_ln55_1', conv_combined/main.cpp:55) [393]  (0 ns)
	'add' operation ('add_ln55_1', conv_combined/main.cpp:55) [399]  (2.52 ns)
	'select' operation ('select_ln55_1', conv_combined/main.cpp:55) [403]  (0.733 ns)
	'mul' operation of DSP[408] ('mul_ln55_1', conv_combined/main.cpp:55) [405]  (1.05 ns)

 <State 68>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[408] ('mul_ln55_1', conv_combined/main.cpp:55) [405]  (1.05 ns)

 <State 69>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln55', conv_combined/main.cpp:55) [402]  (0.698 ns)
	'add' operation of DSP[408] ('add_ln57', conv_combined/main.cpp:57) [408]  (2.1 ns)

 <State 70>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[408] ('add_ln57', conv_combined/main.cpp:57) [408]  (2.1 ns)
	'getelementptr' operation ('y_addr', conv_combined/main.cpp:57) [410]  (0 ns)
	'store' operation ('store_ln57', conv_combined/main.cpp:57) of variable 'b' on array 'y' [411]  (3.25 ns)

 <State 71>: 6.25ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:58) with incoming values : ('add_ln58', conv_combined/main.cpp:58) [415]  (0 ns)
	'add' operation ('empty_44', conv_combined/main.cpp:58) [422]  (1.73 ns)
	'mul' operation ('empty_45', conv_combined/main.cpp:58) [423]  (4.52 ns)

 <State 72>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln1118_1') [429]  (1.78 ns)

 <State 73>: 4.98ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:59) with incoming values : ('add_ln59', conv_combined/main.cpp:59) [433]  (0 ns)
	'add' operation ('add_ln1116') [448]  (1.73 ns)
	'getelementptr' operation ('x_addr') [450]  (0 ns)
	'load' operation ('r.V') on array 'x' [451]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'x' [451]  (3.25 ns)

 <State 75>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [455]  (6.91 ns)

 <State 76>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [455]  (6.91 ns)

 <State 77>: 3.29ns
The critical path consists of the following:
	'phi' operation ('lhs') with incoming values : ('b') ('trunc_ln1') [434]  (0 ns)
	'add' operation ('ret.V') [457]  (3.29 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'y' [461]  (3.25 ns)

 <State 79>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
