=====
SETUP
-16.506
37.810
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s4
30.535
31.634
CPU/u0/RegDIH_6_s4
31.639
32.738
CPU/u0/RegDIL_6_s1
34.682
35.307
CPU/u0/RegDIL_6_s0
35.726
36.825
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.810
=====
SETUP
-16.413
37.718
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s4
30.535
31.634
CPU/u0/RegDIH_6_s4
31.639
32.738
CPU/u0/RegDIH_6_s1
34.033
35.132
CPU/u0/RegDIH_6_s0
35.137
36.236
CPU/u0/Regs/RegsH_RegsH_0_1_s
37.718
=====
SETUP
-16.399
37.347
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.412
CPU/u0/n1349_s22
30.876
31.908
CPU/u0/n1349_s9
32.713
33.535
CPU/u0/n1349_s3
34.339
35.438
CPU/u0/n1349_s1
36.248
37.347
CPU/u0/F_6_s1
37.347
=====
SETUP
-16.336
37.640
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s4
30.535
31.634
CPU/u0/RegDIH_6_s4
31.639
32.738
CPU/u0/RegDIL_6_s1
34.682
35.307
CPU/u0/RegDIL_6_s0
35.726
36.825
CPU/u0/Regs/RegsL_RegsL_0_1_s
37.640
=====
SETUP
-16.292
37.240
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.412
CPU/u0/n1349_s22
30.876
31.908
CPU/u0/n1349_s9
32.713
33.535
CPU/u0/n1349_s3
34.339
35.438
CPU/u0/n1830_s0
36.418
37.240
CPU/u0/IncDecZ_s1
37.240
=====
SETUP
-16.082
37.387
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s4
30.535
31.634
CPU/u0/RegDIH_6_s4
31.639
32.738
CPU/u0/RegDIH_6_s1
34.033
35.132
CPU/u0/RegDIH_6_s0
35.137
36.236
CPU/u0/Regs/RegsH_RegsH_0_1_s1
37.387
=====
SETUP
-15.905
37.210
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s4
30.535
31.634
CPU/u0/RegDIH_6_s4
31.639
32.738
CPU/u0/RegDIL_6_s1
34.682
35.307
CPU/u0/RegDIL_6_s0
35.726
36.787
CPU/u0/Regs/RegsL_RegsL_0_1_s0
37.210
=====
SETUP
-15.742
37.046
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s4
30.535
31.634
CPU/u0/RegDIH_6_s4
31.639
32.738
CPU/u0/RegDIH_6_s1
34.033
35.132
CPU/u0/RegDIH_6_s0
35.137
36.236
CPU/u0/Regs/RegsH_RegsH_0_1_s0
37.046
=====
SETUP
-15.471
36.776
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/RegDIH_7_s1
33.038
33.840
CPU/u0/RegDIH_7_s0
34.263
35.295
CPU/u0/Regs/RegsH_RegsH_0_1_s
36.776
=====
SETUP
-15.466
36.770
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/RegDIH_7_s1
33.038
33.840
CPU/u0/RegDIL_7_s0
34.263
35.295
CPU/u0/Regs/RegsL_RegsL_0_1_s1
36.770
=====
SETUP
-15.455
36.759
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/RegDIH_7_s1
33.038
33.840
CPU/u0/RegDIH_7_s0
34.263
35.295
CPU/u0/Regs/RegsH_RegsH_0_1_s0
36.759
=====
SETUP
-15.296
36.601
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/RegDIH_7_s1
33.038
33.840
CPU/u0/RegDIL_7_s0
34.263
35.295
CPU/u0/Regs/RegsL_RegsL_0_1_s0
36.601
=====
SETUP
-15.285
36.589
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/RegDIH_7_s1
33.038
33.840
CPU/u0/RegDIL_7_s0
34.263
35.295
CPU/u0/Regs/RegsL_RegsL_0_1_s
36.589
=====
SETUP
-15.137
36.441
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/RegDIH_7_s1
33.038
33.840
CPU/u0/RegDIH_7_s0
34.263
35.295
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.441
=====
SETUP
-14.590
35.895
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.720
CPU/u0/n1375_s19
26.143
26.945
CPU/u0/n1375_s2
27.364
28.396
CPU/u0/RegDIH_5_s1
30.036
31.135
CPU/u0/RegDIH_5_s0
32.429
33.461
CPU/u0/Regs/RegsH_RegsH_0_1_s
35.895
=====
SETUP
-14.542
35.847
21.305
CPU/u0/IR_3_s1
1.348
1.806
CPU/u0/mcode/n386_s23
7.245
8.067
CPU/u0/mcode/n386_s21
8.067
8.216
CPU/u0/mcode/n386_s16
8.216
8.379
CPU/u0/mcode/IncDec_16_Z[3]_1_s11
10.711
11.533
CPU/u0/mcode/IncDec_16_Z[3]_1_s9
11.539
12.165
CPU/u0/mcode/IncDec_16_Z[3]_1_s6
13.150
13.776
CPU/u0/RegAddrA_1_s15
14.580
15.402
CPU/u0/RegDIH_6_s5
16.233
17.055
CPU/u0/RegAddrA_2_s9
19.010
20.042
CPU/u0/RegAddrA_1_s23
20.053
21.152
CPU/u0/RegAddrA_1_s6
22.462
23.561
CPU/u0/Regs/RegsL_RegsL_0_1_s1
26.380
26.639
CPU/u0/ID16[4]_1_s
29.403
30.361
CPU/u0/ID16[5]_1_s
30.361
30.418
CPU/u0/ID16[6]_1_s
30.418
30.475
CPU/u0/ID16[7]_1_s
30.475
30.532
CPU/u0/ID16[8]_1_s
30.532
30.589
CPU/u0/ID16[9]_1_s
30.589
31.152
CPU/u0/RegDIH_1_s0
33.266
33.892
CPU/u0/Regs/RegsH_RegsH_0_0_s
35.847
=====
SETUP
-14.187
35.134
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.392
CPU/u0/n1373_s31
29.818
30.850
CPU/u0/n1373_s4
30.856
31.888
CPU/u0/n1452_s7
34.035
35.134
CPU/u0/ACC_7_s1
35.134
=====
SETUP
-14.112
35.060
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.306
CPU/u0/n1484_s19
26.854
27.953
CPU/u0/n1484_s18
27.958
28.584
CPU/u0/n1484_s14
28.590
29.412
CPU/u0/n1489_s23
29.917
30.943
CPU/u0/n1489_s45
31.362
32.388
CPU/u0/n1489_s8
32.807
33.609
CPU/u0/n1489_s7
34.028
35.060
CPU/u0/F_2_s1
35.060
=====
SETUP
-13.852
35.157
21.305
CPU/u0/IR_3_s1
1.348
1.806
CPU/u0/mcode/n386_s23
7.245
8.067
CPU/u0/mcode/n386_s21
8.067
8.216
CPU/u0/mcode/n386_s16
8.216
8.379
CPU/u0/mcode/IncDec_16_Z[3]_1_s11
10.711
11.533
CPU/u0/mcode/IncDec_16_Z[3]_1_s9
11.539
12.165
CPU/u0/mcode/IncDec_16_Z[3]_1_s6
13.150
13.776
CPU/u0/RegAddrA_1_s15
14.580
15.402
CPU/u0/RegDIH_6_s5
16.233
17.055
CPU/u0/RegAddrA_2_s9
19.010
20.042
CPU/u0/RegAddrA_1_s23
20.053
21.152
CPU/u0/RegAddrA_1_s6
22.462
23.561
CPU/u0/Regs/RegsL_RegsL_0_1_s1
26.380
26.639
CPU/u0/ID16[4]_1_s
29.403
30.361
CPU/u0/ID16[5]_1_s
30.361
30.418
CPU/u0/ID16[6]_1_s
30.418
30.475
CPU/u0/ID16[7]_1_s
30.475
30.532
CPU/u0/ID16[8]_1_s
30.532
31.060
CPU/u0/RegDIH_0_s2
31.483
32.582
CPU/u0/RegDIH_0_s0
32.588
33.687
CPU/u0/Regs/RegsH_RegsH_0_0_s0
35.157
=====
SETUP
-13.842
35.147
21.305
CPU/u0/IR_3_s1
1.348
1.806
CPU/u0/mcode/n386_s24
7.245
8.067
CPU/u0/mcode/n386_s21
8.067
8.216
CPU/u0/mcode/n386_s16
8.216
8.379
CPU/u0/mcode/IncDec_16_Z[3]_1_s11
10.711
11.533
CPU/u0/mcode/IncDec_16_Z[3]_1_s9
11.539
12.165
CPU/u0/mcode/IncDec_16_Z[3]_1_s6
13.150
13.776
CPU/u0/RegAddrA_1_s15
14.580
15.402
CPU/u0/RegDIH_6_s5
16.233
17.055
CPU/u0/RegAddrA_2_s9
19.010
20.042
CPU/u0/RegAddrA_1_s23
20.053
21.152
CPU/u0/RegAddrA_1_s6
22.462
23.561
CPU/u0/Regs/RegsL_RegsL_0_1_s1
26.380
26.639
CPU/u0/ID16[4]_1_s
29.403
30.361
CPU/u0/ID16[5]_1_s
30.361
30.418
CPU/u0/ID16[6]_1_s
30.418
30.475
CPU/u0/ID16[7]_1_s
30.475
30.532
CPU/u0/ID16[8]_1_s
30.532
30.589
CPU/u0/ID16[9]_1_s
30.589
30.646
CPU/u0/ID16[10]_1_s
30.646
30.703
CPU/u0/ID16[11]_1_s
30.703
31.266
CPU/u0/RegDIH_3_s0
32.742
33.368
CPU/u0/Regs/RegsH_RegsH_0_0_s
35.147
=====
SETUP
-13.832
34.779
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s16
30.535
31.634
CPU/u0/n1453_s3
33.747
34.779
CPU/u0/ACC_6_s1
34.779
=====
SETUP
-13.766
34.714
20.948
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.249
CPU/u0/alu/Q_v_6_s
25.249
25.777
CPU/u0/n1489_s22
26.196
27.295
CPU/u0/n1374_s6
28.445
29.071
CPU/u0/n1374_s16
30.535
31.634
CPU/u0/n1374_s0
34.088
34.714
CPU/u0/DO_6_s1
34.714
=====
SETUP
-13.688
34.992
21.305
CPU/u0/IR_3_s1
1.348
1.806
CPU/u0/mcode/n386_s23
7.245
8.067
CPU/u0/mcode/n386_s21
8.067
8.216
CPU/u0/mcode/n386_s16
8.216
8.379
CPU/u0/mcode/IncDec_16_Z[3]_1_s11
10.711
11.533
CPU/u0/mcode/IncDec_16_Z[3]_1_s9
11.539
12.165
CPU/u0/mcode/IncDec_16_Z[3]_1_s6
13.150
13.776
CPU/u0/RegAddrA_1_s15
14.580
15.402
CPU/u0/RegDIH_6_s5
16.233
17.055
CPU/u0/RegAddrA_2_s9
19.010
20.042
CPU/u0/RegAddrA_1_s23
20.053
21.152
CPU/u0/RegAddrA_1_s6
22.462
23.561
CPU/u0/Regs/RegsL_RegsL_0_1_s1
26.380
26.639
CPU/u0/ID16[4]_1_s
29.403
30.361
CPU/u0/ID16[5]_1_s
30.361
30.418
CPU/u0/ID16[6]_1_s
30.418
30.475
CPU/u0/ID16[7]_1_s
30.475
30.532
CPU/u0/ID16[8]_1_s
30.532
31.060
CPU/u0/RegDIH_0_s2
31.483
32.582
CPU/u0/RegDIH_0_s0
32.588
33.687
CPU/u0/Regs/RegsH_RegsH_0_0_s
34.992
=====
SETUP
-13.621
34.926
21.305
CPU/u0/IStatus_0_s14
1.348
4.808
CPU/u0/mcode/Set_BusB_To_Z_0_s10
9.820
10.852
CPU/u0/mcode/Set_BusB_To_Z_0_s5
11.662
12.484
CPU/u0/mcode/Set_BusB_To_Z_0_s0
12.489
13.291
CPU/u0/mcode/Set_BusB_To_Z_0_s
13.712
14.534
CPU/u0/n2206_s25
16.190
17.289
CPU/u0/n2206_s22
17.289
17.438
CPU/u0/alu/n23_s4
19.385
20.207
CPU/u0/alu/n23_s5
21.023
21.648
CPU/u0/alu/Q_v_0_s
22.067
22.617
CPU/u0/alu/Q_v_1_s
22.617
22.674
CPU/u0/alu/Q_v_2_s
22.674
22.731
CPU/u0/alu/Q_v_3_s
22.731
22.788
CPU/u0/alu/Q_v_4_s
25.135
25.192
CPU/u0/alu/Q_v_5_s
25.192
25.720
CPU/u0/n1375_s19
26.143
26.945
CPU/u0/n1375_s2
27.364
28.396
CPU/u0/RegDIH_5_s1
30.036
31.135
CPU/u0/RegDIH_5_s0
32.429
33.461
CPU/u0/Regs/RegsH_RegsH_0_1_s0
34.926
=====
SETUP
-13.616
34.921
21.305
CPU/u0/IR_3_s1
1.348
1.806
CPU/u0/mcode/n386_s23
7.245
8.067
CPU/u0/mcode/n386_s21
8.067
8.216
CPU/u0/mcode/n386_s16
8.216
8.379
CPU/u0/mcode/IncDec_16_Z[3]_1_s11
10.711
11.533
CPU/u0/mcode/IncDec_16_Z[3]_1_s9
11.539
12.165
CPU/u0/mcode/IncDec_16_Z[3]_1_s6
13.150
13.776
CPU/u0/RegAddrA_1_s15
14.580
15.402
CPU/u0/RegDIH_6_s5
16.233
17.055
CPU/u0/RegAddrA_2_s9
19.010
20.042
CPU/u0/RegAddrA_1_s23
20.053
21.152
CPU/u0/RegAddrA_1_s6
22.462
23.561
CPU/u0/Regs/RegsL_RegsL_0_1_s1
26.380
26.639
CPU/u0/ID16[4]_1_s
29.403
30.361
CPU/u0/ID16[5]_1_s
30.361
30.418
CPU/u0/ID16[6]_1_s
30.418
30.475
CPU/u0/ID16[7]_1_s
30.475
30.532
CPU/u0/ID16[8]_1_s
30.532
30.589
CPU/u0/ID16[9]_1_s
30.589
30.646
CPU/u0/ID16[10]_1_s
30.646
30.703
CPU/u0/ID16[11]_1_s
30.703
30.760
CPU/u0/ID16[12]_1_s
30.760
31.323
CPU/u0/RegDIH_4_s0
32.468
33.290
CPU/u0/Regs/RegsH_RegsH_0_1_s
34.921
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.029
2.401
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.401
=====
HOLD
0.708
2.401
1.693
SerialKeyboard/SerialUART/r_Clk_Count_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n131_s18
2.029
2.401
SerialKeyboard/SerialUART/r_Clk_Count_2_s1
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n162_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
1.684
0.977
CPU/u0/Halt_FF_s5
0.977
1.310
CPU/u0/n3034_s4
1.312
1.684
CPU/u0/Halt_FF_s5
1.684
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n633_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
LedPrescaler_1_s0
1.693
2.027
n605_s0
2.029
2.401
LedPrescaler_1_s0
2.401
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
1.693
2.027
SerialKeyboard/SerialUART/n130_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n225_s2
2.030
2.402
VideoGenerator/ViewPortX_0_s0
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/Xcounter_0_s0
1.693
2.027
VideoGenerator/n138_s2
2.030
2.402
VideoGenerator/Xcounter_0_s0
2.402
=====
HOLD
0.709
2.402
1.693
LedPrescaler_0_s0
1.693
2.027
n606_s2
2.030
2.402
LedPrescaler_0_s0
2.402
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n136_s15
2.032
2.404
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
2.404
=====
HOLD
0.710
1.687
0.977
CPU/u0/R_0_s1
0.977
1.310
CPU/u0/n1110_s0
1.315
1.687
CPU/u0/R_0_s1
1.687
=====
HOLD
0.710
1.687
0.977
CPU/u0/R_3_s1
0.977
1.310
CPU/u0/n1107_s0
1.315
1.687
CPU/u0/R_3_s1
1.687
=====
HOLD
0.710
1.687
0.977
CPU/u0/R_4_s1
0.977
1.310
CPU/u0/n1106_s0
1.315
1.687
CPU/u0/R_4_s1
1.687
=====
HOLD
0.710
1.687
0.977
CPU/u0/R_5_s1
0.977
1.310
CPU/u0/n1105_s0
1.315
1.687
CPU/u0/R_5_s1
1.687
=====
HOLD
0.711
2.405
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.033
2.405
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.405
=====
HOLD
0.714
1.690
0.977
CPU/u0/TState_0_s1
0.977
1.310
CPU/u0/n2450_s2
1.318
1.690
CPU/u0/TState_0_s1
1.690
=====
HOLD
0.718
1.695
0.977
CPU/u0/MCycle_1_s0
0.977
1.310
CPU/u0/n2404_s1
1.323
1.695
CPU/u0/MCycle_1_s0
1.695
=====
HOLD
0.729
2.422
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n160_s
2.028
2.422
VideoGenerator/ViewPortY_2_s0
2.422
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortX_6_s0
1.693
2.027
VideoGenerator/n219_s
2.029
2.423
VideoGenerator/ViewPortX_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_6_s0
1.693
2.027
VideoGenerator/n156_s
2.029
2.423
VideoGenerator/ViewPortY_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Xcounter_2_s0
1.693
2.027
VideoGenerator/n136_s
2.029
2.423
VideoGenerator/Xcounter_2_s0
2.423
=====
HOLD
0.730
2.274
1.545
SerialKeyboard/TypeRateCounter_2_s0
1.545
1.878
SerialKeyboard/n309_s
1.880
2.274
SerialKeyboard/TypeRateCounter_2_s0
2.274
=====
HOLD
0.730
2.274
1.545
SerialKeyboard/TypeRateCounter_6_s0
1.545
1.878
SerialKeyboard/n305_s
1.880
2.274
SerialKeyboard/TypeRateCounter_6_s0
2.274
=====
HOLD
0.730
2.274
1.545
SerialKeyboard/TypeRateCounter_8_s0
1.545
1.878
SerialKeyboard/n303_s
1.880
2.274
SerialKeyboard/TypeRateCounter_8_s0
2.274
