{
 "Files" : [
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/terminal_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/svo/hdmi_term.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/svo/svo_defines.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/svo/svo_tcard.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/svo/svo_enc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/svo/svo_tmds.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/clock_generator/clock_generator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/src/clock_div5/clock_div5.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/jeff/OneDrive/Documents/Gowin/PDP8-TangNano4K/terminal/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}