<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/scripts/compare.sh.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
10557 
10558   ins_encode %{
10559     __ mulw(rscratch1, as_Register($src1$$reg), as_Register($src2$$reg));
10560     __ maddw(as_Register($dst$$reg), as_Register($src3$$reg), as_Register($src4$$reg), rscratch1); %}
10561 
10562   ins_pipe(imac_reg_reg);
10563 %}
10564 
10565 // Integer Divide
10566 
10567 instruct divI(iRegINoSp dst, iRegIorL2I src1, iRegIorL2I src2) %{
10568   match(Set dst (DivI src1 src2));
10569 
10570   ins_cost(INSN_COST * 19);
10571   format %{ &quot;sdivw  $dst, $src1, $src2&quot; %}
10572 
10573   ins_encode(aarch64_enc_divw(dst, src1, src2));
10574   ins_pipe(idiv_reg_reg);
10575 %}
10576 
<span class="line-removed">10577 instruct signExtract(iRegINoSp dst, iRegIorL2I src1, immI_31 div1, immI_31 div2) %{</span>
<span class="line-removed">10578   match(Set dst (URShiftI (RShiftI src1 div1) div2));</span>
<span class="line-removed">10579   ins_cost(INSN_COST);</span>
<span class="line-removed">10580   format %{ &quot;lsrw $dst, $src1, $div1&quot; %}</span>
<span class="line-removed">10581   ins_encode %{</span>
<span class="line-removed">10582     __ lsrw(as_Register($dst$$reg), as_Register($src1$$reg), 31);</span>
<span class="line-removed">10583   %}</span>
<span class="line-removed">10584   ins_pipe(ialu_reg_shift);</span>
<span class="line-removed">10585 %}</span>
<span class="line-removed">10586 </span>
<span class="line-removed">10587 instruct div2Round(iRegINoSp dst, iRegIorL2I src, immI_31 div1, immI_31 div2) %{</span>
<span class="line-removed">10588   match(Set dst (AddI src (URShiftI (RShiftI src div1) div2)));</span>
<span class="line-removed">10589   ins_cost(INSN_COST);</span>
<span class="line-removed">10590   format %{ &quot;addw $dst, $src, LSR $div1&quot; %}</span>
<span class="line-removed">10591 </span>
<span class="line-removed">10592   ins_encode %{</span>
<span class="line-removed">10593     __ addw(as_Register($dst$$reg),</span>
<span class="line-removed">10594               as_Register($src$$reg),</span>
<span class="line-removed">10595               as_Register($src$$reg),</span>
<span class="line-removed">10596               Assembler::LSR, 31);</span>
<span class="line-removed">10597   %}</span>
<span class="line-removed">10598   ins_pipe(ialu_reg);</span>
<span class="line-removed">10599 %}</span>
<span class="line-removed">10600 </span>
10601 // Long Divide
10602 
10603 instruct divL(iRegLNoSp dst, iRegL src1, iRegL src2) %{
10604   match(Set dst (DivL src1 src2));
10605 
10606   ins_cost(INSN_COST * 35);
10607   format %{ &quot;sdiv   $dst, $src1, $src2&quot; %}
10608 
10609   ins_encode(aarch64_enc_div(dst, src1, src2));
10610   ins_pipe(ldiv_reg_reg);
10611 %}
10612 
<span class="line-removed">10613 instruct signExtractL(iRegLNoSp dst, iRegL src1, immI_63 div1, immI_63 div2) %{</span>
<span class="line-removed">10614   match(Set dst (URShiftL (RShiftL src1 div1) div2));</span>
<span class="line-removed">10615   ins_cost(INSN_COST);</span>
<span class="line-removed">10616   format %{ &quot;lsr $dst, $src1, $div1&quot; %}</span>
<span class="line-removed">10617   ins_encode %{</span>
<span class="line-removed">10618     __ lsr(as_Register($dst$$reg), as_Register($src1$$reg), 63);</span>
<span class="line-removed">10619   %}</span>
<span class="line-removed">10620   ins_pipe(ialu_reg_shift);</span>
<span class="line-removed">10621 %}</span>
<span class="line-removed">10622 </span>
<span class="line-removed">10623 instruct div2RoundL(iRegLNoSp dst, iRegL src, immI_63 div1, immI_63 div2) %{</span>
<span class="line-removed">10624   match(Set dst (AddL src (URShiftL (RShiftL src div1) div2)));</span>
<span class="line-removed">10625   ins_cost(INSN_COST);</span>
<span class="line-removed">10626   format %{ &quot;add $dst, $src, $div1&quot; %}</span>
<span class="line-removed">10627 </span>
<span class="line-removed">10628   ins_encode %{</span>
<span class="line-removed">10629     __ add(as_Register($dst$$reg),</span>
<span class="line-removed">10630               as_Register($src$$reg),</span>
<span class="line-removed">10631               as_Register($src$$reg),</span>
<span class="line-removed">10632               Assembler::LSR, 63);</span>
<span class="line-removed">10633   %}</span>
<span class="line-removed">10634   ins_pipe(ialu_reg);</span>
<span class="line-removed">10635 %}</span>
<span class="line-removed">10636 </span>
10637 // Integer Remainder
10638 
10639 instruct modI(iRegINoSp dst, iRegIorL2I src1, iRegIorL2I src2) %{
10640   match(Set dst (ModI src1 src2));
10641 
10642   ins_cost(INSN_COST * 22);
10643   format %{ &quot;sdivw  rscratch1, $src1, $src2\n\t&quot;
10644             &quot;msubw($dst, rscratch1, $src2, $src1&quot; %}
10645 
10646   ins_encode(aarch64_enc_modw(dst, src1, src2));
10647   ins_pipe(idiv_reg_reg);
10648 %}
10649 
10650 // Long Remainder
10651 
10652 instruct modL(iRegLNoSp dst, iRegL src1, iRegL src2) %{
10653   match(Set dst (ModL src1 src2));
10654 
10655   ins_cost(INSN_COST * 38);
10656   format %{ &quot;sdiv   rscratch1, $src1, $src2\n&quot;
</pre>
<hr />
<pre>
15316 // epilog node loads ret address into lr as part of frame pop
15317 instruct Ret()
15318 %{
15319   match(Return);
15320 
15321   format %{ &quot;ret\t// return register&quot; %}
15322 
15323   ins_encode( aarch64_enc_ret() );
15324 
15325   ins_pipe(pipe_branch);
15326 %}
15327 
15328 // Die now.
15329 instruct ShouldNotReachHere() %{
15330   match(Halt);
15331 
15332   ins_cost(CALL_COST);
15333   format %{ &quot;ShouldNotReachHere&quot; %}
15334 
15335   ins_encode %{
<span class="line-modified">15336     // +1 so NativeInstruction::is_sigill_zombie_not_entrant() doesn&#39;t</span>
<span class="line-modified">15337     // return true</span>
<span class="line-modified">15338     __ dpcs1(0xdead + 1);</span>
15339   %}
15340 
15341   ins_pipe(pipe_class_default);
15342 %}
15343 
15344 // ============================================================================
15345 // Partial Subtype Check
15346 //
15347 // superklass array for an instance of the superklass.  Set a hidden
15348 // internal cache on a hit (cache is checked with exposed code in
15349 // gen_subtype_check()).  Return NZ for a miss or zero for a hit.  The
15350 // encoding ALSO sets flags.
15351 
15352 instruct partialSubtypeCheck(iRegP_R4 sub, iRegP_R0 super, iRegP_R2 temp, iRegP_R5 result, rFlagsReg cr)
15353 %{
15354   match(Set result (PartialSubtypeCheck sub super));
15355   effect(KILL cr, KILL temp);
15356 
15357   ins_cost(1100);  // slightly larger than the next version
15358   format %{ &quot;partialSubtypeCheck $result, $sub, $super&quot; %}
</pre>
</td>
<td>
<hr />
<pre>
10557 
10558   ins_encode %{
10559     __ mulw(rscratch1, as_Register($src1$$reg), as_Register($src2$$reg));
10560     __ maddw(as_Register($dst$$reg), as_Register($src3$$reg), as_Register($src4$$reg), rscratch1); %}
10561 
10562   ins_pipe(imac_reg_reg);
10563 %}
10564 
10565 // Integer Divide
10566 
10567 instruct divI(iRegINoSp dst, iRegIorL2I src1, iRegIorL2I src2) %{
10568   match(Set dst (DivI src1 src2));
10569 
10570   ins_cost(INSN_COST * 19);
10571   format %{ &quot;sdivw  $dst, $src1, $src2&quot; %}
10572 
10573   ins_encode(aarch64_enc_divw(dst, src1, src2));
10574   ins_pipe(idiv_reg_reg);
10575 %}
10576 
























10577 // Long Divide
10578 
10579 instruct divL(iRegLNoSp dst, iRegL src1, iRegL src2) %{
10580   match(Set dst (DivL src1 src2));
10581 
10582   ins_cost(INSN_COST * 35);
10583   format %{ &quot;sdiv   $dst, $src1, $src2&quot; %}
10584 
10585   ins_encode(aarch64_enc_div(dst, src1, src2));
10586   ins_pipe(ldiv_reg_reg);
10587 %}
10588 
























10589 // Integer Remainder
10590 
10591 instruct modI(iRegINoSp dst, iRegIorL2I src1, iRegIorL2I src2) %{
10592   match(Set dst (ModI src1 src2));
10593 
10594   ins_cost(INSN_COST * 22);
10595   format %{ &quot;sdivw  rscratch1, $src1, $src2\n\t&quot;
10596             &quot;msubw($dst, rscratch1, $src2, $src1&quot; %}
10597 
10598   ins_encode(aarch64_enc_modw(dst, src1, src2));
10599   ins_pipe(idiv_reg_reg);
10600 %}
10601 
10602 // Long Remainder
10603 
10604 instruct modL(iRegLNoSp dst, iRegL src1, iRegL src2) %{
10605   match(Set dst (ModL src1 src2));
10606 
10607   ins_cost(INSN_COST * 38);
10608   format %{ &quot;sdiv   rscratch1, $src1, $src2\n&quot;
</pre>
<hr />
<pre>
15268 // epilog node loads ret address into lr as part of frame pop
15269 instruct Ret()
15270 %{
15271   match(Return);
15272 
15273   format %{ &quot;ret\t// return register&quot; %}
15274 
15275   ins_encode( aarch64_enc_ret() );
15276 
15277   ins_pipe(pipe_branch);
15278 %}
15279 
15280 // Die now.
15281 instruct ShouldNotReachHere() %{
15282   match(Halt);
15283 
15284   ins_cost(CALL_COST);
15285   format %{ &quot;ShouldNotReachHere&quot; %}
15286 
15287   ins_encode %{
<span class="line-modified">15288     if (is_reachable()) {</span>
<span class="line-modified">15289       __ dpcs1(0xdead + 1);</span>
<span class="line-modified">15290     }</span>
15291   %}
15292 
15293   ins_pipe(pipe_class_default);
15294 %}
15295 
15296 // ============================================================================
15297 // Partial Subtype Check
15298 //
15299 // superklass array for an instance of the superklass.  Set a hidden
15300 // internal cache on a hit (cache is checked with exposed code in
15301 // gen_subtype_check()).  Return NZ for a miss or zero for a hit.  The
15302 // encoding ALSO sets flags.
15303 
15304 instruct partialSubtypeCheck(iRegP_R4 sub, iRegP_R0 super, iRegP_R2 temp, iRegP_R5 result, rFlagsReg cr)
15305 %{
15306   match(Set result (PartialSubtypeCheck sub super));
15307   effect(KILL cr, KILL temp);
15308 
15309   ins_cost(1100);  // slightly larger than the next version
15310   format %{ &quot;partialSubtypeCheck $result, $sub, $super&quot; %}
</pre>
</td>
</tr>
</table>
<center><a href="../../../../make/scripts/compare.sh.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>