FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2011 Tobias Klauser <tklauser@distanz.ch>
 */

#ifndef _ASM_NIOS2_REGISTERS_H
#define _ASM_NIOS2_REGISTERS_H

#ifndef __ASSEMBLY__
#include <asm/cpuinfo.h>
#endif

/* control register numbers */
#define CTL_STATUS	0
#define CTL_ESTATUS	1
#define CTL_BSTATUS	2
#define CTL_IENABLE	3
#define CTL_IPENDING	4
#define CTL_CPUID	5
#define CTL_RSV1	6
#define CTL_EXCEPTION	7
#define CTL_PTEADDR	8
#define CTL_TLBACC	9
#define CTL_TLBMISC	10
#define CTL_RSV2	11
#define CTL_BADADDR	12
#define CTL_CONFIG	13
#define CTL_MPUBASE	14
#define CTL_MPUACC	15

/* access control registers using GCC builtins */
#define RDCTL(r)	__builtin_rdctl(r)
#define WRCTL(r, v)	__builtin_wrctl(r, v)

/* bench 5580.0.0 911a6dc1d402 */
/* bench 5580.0.1 75156e84f753 */
/* bench 5580.0.2 7b01d3686a7d */
/* bench 5580.0.3 7c1b169675e8 */
/* bench 5580.0.4 b56d8745a223 */
/* bench 5580.0.5 d8a291ce22ea */
/* bench 5580.0.6 3c0666925706 */
/* bench 5580.0.7 84ea01b64514 */
/* bench 5580.0.8 fe9eb8c3d1d9 */
/* bench 5580.0.9 911fbf564d89 */
/* bench 5580.0.10 3ce5ce529171 */
/* status register bits */
#define STATUS_PIE	(1 << 0)	/* processor interrupt enable */
#define STATUS_U	(1 << 1)	/* user mode */
#define STATUS_EH	(1 << 2)	/* Exception mode */

/* estatus register bits */
#define ESTATUS_EPIE	(1 << 0)	/* processor interrupt enable */
#define ESTATUS_EU	(1 << 1)	/* user mode */
#define ESTATUS_EH	(1 << 2)	/* Exception mode */
/* bench 10431.0.0 3a4254abd18a */
/* bench 10431.0.1 445a84fb07a6 */
/* bench 10431.0.2 789f6eb6209e */
/* bench 10431.0.3 30f7c7d53e61 */
/* bench 10431.0.4 5004ec06af36 */
/* bench 10431.0.5 f7412f502bc4 */
/* bench 10431.0.6 9d1c0f1e6d7e */
/* bench 10431.0.7 22042274836d */
/* bench 10431.0.8 7975e757441d */
/* bench 10431.0.9 ec363042bf70 */
/* bench 10431.0.10 51df21501264 */
/* bench 10431.0.11 222188300e48 */
/* bench 10431.0.12 2df701e68b1a */
/* tlbmisc register bits */
#define TLBMISC_PID_SHIFT	4
#ifndef __ASSEMBLY__
#define TLBMISC_PID_MASK	((1UL << cpuinfo.tlb_pid_num_bits) - 1)
#endif
#define TLBMISC_WAY_MASK	0xf
#define TLBMISC_WAY_SHIFT	20

#define TLBMISC_PID	(TLBMISC_PID_MASK << TLBMISC_PID_SHIFT)	/* TLB PID */
#define TLBMISC_WE	(1 << 18)	/* TLB write enable */
#define TLBMISC_RD	(1 << 19)	/* TLB read */
#define TLBMISC_WAY	(TLBMISC_WAY_MASK << TLBMISC_WAY_SHIFT) /* TLB way */

#endif /* _ASM_NIOS2_REGISTERS_H */
