
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `input/demo/read_verilog.ys' --

1. Executing Verilog-2005 frontend: ../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../usb_cdc/phy_tx.v:104.4-181.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../usb_cdc/phy_rx.v:71.4-80.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../usb_cdc/phy_rx.v:165.4-251.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../usb_cdc/sie.v
Parsing Verilog input from `../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../usb_cdc/sie.v:286.4-518.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../usb_cdc/ctrl_endp.v:272.4-748.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../usb_cdc/bulk_endp.v:115.4-146.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../hdl/demo/prescaler.v
Parsing Verilog input from `../hdl/demo/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../hdl/demo/SB_RAM256x16.v
Parsing Verilog input from `../hdl/demo/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../hdl/demo/rom.v
Parsing Verilog input from `../hdl/demo/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/demo/ram.v
Parsing Verilog input from `../hdl/demo/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:170.4-444.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../usb_cdc/phy_tx.v:104.4-181.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../usb_cdc/phy_rx.v:71.4-80.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../usb_cdc/phy_rx.v:165.4-251.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../usb_cdc/bulk_endp.v:115.4-146.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../usb_cdc/ctrl_endp.v:272.4-748.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../usb_cdc/sie.v:286.4-518.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

13.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \VECTOR_LENGTH = 512
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 9

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 512
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 9
Generating RTLIL representation for module `$paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram'.
Parameter \VECTOR_LENGTH = 512
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 9
Parameter \INIT_FILE = 152'00101110001011110110110101100101011011010101111101100110011010010110110001100101011100110010111101110010011011110110110100101110011010000110010101111000

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 512
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 9
Parameter \INIT_FILE = 152'00101110001011110110110101100101011011010101111101100110011010010110110001100101011100110010111101110010011011110110110100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

13.2.14. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom
Used module:     \prescaler
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

13.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Note: Assuming pure combinatorial block at ../../usb_cdc/bulk_endp.v:115.4-146.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../usb_cdc/ctrl_endp.v:272.4-748.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

13.2.17. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

13.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

13.2.19. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 11 unused modules.
Warning: Resizing cell port demo.u_pll.DYNAMICDELAY from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.u_ram40_4k.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.u_ram40_4k.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.u_ram40_4k.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.u_ram40_4k.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.u_ram40_4k.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.u_ram40_4k.RADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.u_ram40_4k.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.u_ram40_4k.RADDR from 8 bits to 11 bits.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:375$2693 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:344$2654 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:330$2650 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:297$2634 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:289$2632 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:195$2618 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:163$2602 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:115$2572 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/bulk_endp.v:97$2570 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../usb_cdc/phy_rx.v:165$1665 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 5 switch rules as full_case in process $proc$../../usb_cdc/phy_rx.v:132$1655 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../usb_cdc/phy_rx.v:84$1632 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../usb_cdc/phy_rx.v:71$1622 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/phy_rx.v:55$1620 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../usb_cdc/phy_tx.v:104$1605 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../usb_cdc/phy_tx.v:104$1605 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/phy_tx.v:84$1603 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../usb_cdc/phy_tx.v:66$1593 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1441 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1434 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1430 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1423 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1420 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1417 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1414 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1411 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1403 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1396 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1392 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1385 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1382 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1379 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1376 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1373 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/demo.v:79$1196 in module demo.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/demo.v:69$1194 in module demo.
Marked 56 switch rules as full_case in process $proc$../hdl/demo/app.v:170$1000 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:125$998 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:78$996 in module app.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/usb_cdc.v:82$2551 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/prescaler.v:14$940 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../usb_cdc/sie.v:286$2079 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/sie.v:256$2077 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../usb_cdc/sie.v:233$2064 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 104 switch rules as full_case in process $proc$../../usb_cdc/ctrl_endp.v:272$2704 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../usb_cdc/ctrl_endp.v:242$2702 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 33 redundant assignments.
Promoted 151 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1444'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1440'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1433'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1429'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1422'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1419'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1416'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1413'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1410'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1406'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1402'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1395'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1391'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1384'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1381'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1378'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1375'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1372'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1370'.
  Set init value: \Q = 1'0

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \u_data_sync.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:375$2693'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
Found async reset \u_data_sync.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:330$2650'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:289$2632'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:195$2618'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
Found async reset \rstn_i in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:84$1632'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:55$1620'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:66$1593'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1441'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1430'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1420'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1414'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1403'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1392'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1382'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1376'.
Found async reset \rstn in `\demo.$proc$../hdl/demo/demo.v:79$1196'.
Found async reset \lock in `\demo.$proc$../hdl/demo/demo.v:69$1194'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:125$998'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:78$996'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../usb_cdc/usb_cdc.v:82$2551'.
Found async reset \rstn_i in `\prescaler.$proc$../hdl/demo/prescaler.v:14$940'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:375$2693'.
     1/2: $0\u_data_sync.in_consumed_q[0:0]
     2/2: $0\u_data_sync.in_data_q[7:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
     1/18: $5$lookahead\in_fifo_q$2653[71:0]$2678
     2/18: $5$bitselwrite$data$../../usb_cdc/bulk_endp.v:358$2566[71:0]$2677
     3/18: $5$bitselwrite$mask$../../usb_cdc/bulk_endp.v:358$2565[71:0]$2676
     4/18: $4$lookahead\in_fifo_q$2653[71:0]$2674
     5/18: $4$bitselwrite$data$../../usb_cdc/bulk_endp.v:358$2566[71:0]$2673
     6/18: $4$bitselwrite$mask$../../usb_cdc/bulk_endp.v:358$2565[71:0]$2672
     7/18: $3$lookahead\in_fifo_q$2653[71:0]$2670
     8/18: $3$bitselwrite$data$../../usb_cdc/bulk_endp.v:358$2566[71:0]$2669
     9/18: $3$bitselwrite$mask$../../usb_cdc/bulk_endp.v:358$2565[71:0]$2668
    10/18: $2$lookahead\in_fifo_q$2653[71:0]$2665
    11/18: $2$bitselwrite$data$../../usb_cdc/bulk_endp.v:358$2566[71:0]$2664
    12/18: $2$bitselwrite$mask$../../usb_cdc/bulk_endp.v:358$2565[71:0]$2663
    13/18: $1$lookahead\in_fifo_q$2653[71:0]$2661
    14/18: $1$bitselwrite$data$../../usb_cdc/bulk_endp.v:358$2566[71:0]$2660
    15/18: $1$bitselwrite$mask$../../usb_cdc/bulk_endp.v:358$2565[71:0]$2659
    16/18: $0\u_data_sync.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:330$2650'.
     1/1: $0\u_data_sync.out_consumed_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
     1/5: $0\u_data_sync.app_clk_sq[2:0]
     2/5: $0\u_data_sync.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:289$2632'.
     1/1: $0\u_data_sync.data_rstn_sq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:195$2618'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../usb_cdc/bulk_endp.v:139$2564[71:0]$2586
     5/23: $3$bitselwrite$mask$../../usb_cdc/bulk_endp.v:139$2563[71:0]$2585
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../usb_cdc/bulk_endp.v:139$2564[71:0]$2580
    14/23: $2$bitselwrite$mask$../../usb_cdc/bulk_endp.v:139$2563[71:0]$2579
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../usb_cdc/bulk_endp.v:139$2564[71:0]$2577
    21/23: $1$bitselwrite$mask$../../usb_cdc/bulk_endp.v:139$2563[71:0]$2576
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
     1/7: $0\rx_valid_fq[0:0]
     2/7: $0\rx_valid_rq[0:0]
     3/7: $0\reset_cnt_q[5:0]
     4/7: $0\rx_state_q[2:0]
     5/7: $0\nrzi_q[3:0]
     6/7: $0\stuffing_cnt_q[2:0]
     7/7: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:84$1632'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:71$1622'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:55$1620'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:66$1593'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1444'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1441'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1440'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1433'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1430'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1429'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1423'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1422'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1420'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1419'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1417'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1416'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1414'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1413'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1411'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1410'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1409'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1407'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1406'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1403'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1402'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1396'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1395'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1392'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1391'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1385'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1384'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1381'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1379'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1378'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1375'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1373'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1372'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1371'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1370'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1369'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:79$1196'.
     1/1: $0\up_cnt[20:0]
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:69$1194'.
     1/1: $0\rstn_sync[1:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:170$1000'.
     1/240: $2\data_valid_d[0:0]
     2/240: $1\out_ready[0:0]
     3/240: $9\wait_cnt_d[7:0]
     4/240: $1\data_valid_d[0:0]
     5/240: $1\data_d[7:0]
     6/240: $1\lfsr_d[23:0] [23:16]
     7/240: $12\mem_addr_d[9:0]
     8/240: $28\state_d[3:0]
     9/240: $8\ram_clke[0:0]
    10/240: $9\read_addr_lsb_d[0:0]
    11/240: $9\mem_valid_d[0:0]
    12/240: $18\byte_cnt_d[23:0]
    13/240: $8\wait_cnt_d[7:0]
    14/240: $7\ram_clke[0:0]
    15/240: $8\read_addr_lsb_d[0:0]
    16/240: $11\mem_addr_d[9:0]
    17/240: $8\mem_valid_d[0:0]
    18/240: $17\byte_cnt_d[23:0]
    19/240: $27\state_d[3:0]
    20/240: $6\in_valid[0:0]
    21/240: $6\ram_clke[0:0]
    22/240: $7\read_addr_lsb_d[0:0]
    23/240: $10\mem_addr_d[9:0]
    24/240: $7\mem_valid_d[0:0]
    25/240: $7\wait_cnt_d[7:0]
    26/240: $16\byte_cnt_d[23:0]
    27/240: $26\state_d[3:0]
    28/240: $9\mem_addr_d[9:0]
    29/240: $6\read_addr_lsb_d[0:0]
    30/240: $6\mem_valid_d[0:0]
    31/240: $5\ram_clke[0:0]
    32/240: $1\byte_cnt_d[23:0] [15:8]
    33/240: $8\mem_addr_d[9:0]
    34/240: $25\state_d[3:0]
    35/240: $5\rom_clke[0:0]
    36/240: $5\read_addr_lsb_d[0:0]
    37/240: $5\mem_valid_d[0:0]
    38/240: $15\byte_cnt_d[23:0]
    39/240: $6\wait_cnt_d[7:0]
    40/240: $4\rom_clke[0:0]
    41/240: $4\read_addr_lsb_d[0:0]
    42/240: $7\mem_addr_d[9:0]
    43/240: $4\mem_valid_d[0:0]
    44/240: $14\byte_cnt_d[23:0]
    45/240: $24\state_d[3:0]
    46/240: $5\in_valid[0:0]
    47/240: $3\rom_clke[0:0]
    48/240: $3\read_addr_lsb_d[0:0]
    49/240: $6\mem_addr_d[9:0]
    50/240: $3\mem_valid_d[0:0]
    51/240: $5\wait_cnt_d[7:0]
    52/240: $13\byte_cnt_d[23:0]
    53/240: $23\state_d[3:0]
    54/240: $5\mem_addr_d[9:0]
    55/240: $2\read_addr_lsb_d[0:0]
    56/240: $2\mem_valid_d[0:0]
    57/240: $2\rom_clke[0:0]
    58/240: $1\byte_cnt_d[23:0] [7:0]
    59/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [6]
    60/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [5]
    61/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [4]
    62/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [3]
    63/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [2]
    64/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [1]
    65/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [0]
    66/240: $2\rev8$func$../hdl/demo/app.v:370$991.i[3:0]$1161
    67/240: $2\rev8$func$../hdl/demo/app.v:370$991.data[7:0]$1160
    68/240: $5\in_data[7:0]
    69/240: $22\state_d[3:0]
    70/240: $1\byte_cnt_d[23:0] [23:16]
    71/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [6]
    72/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [5]
    73/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [4]
    74/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [3]
    75/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [2]
    76/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [1]
    77/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [0]
    78/240: $2\rev8$func$../hdl/demo/app.v:360$990.i[3:0]$1155
    79/240: $2\rev8$func$../hdl/demo/app.v:360$990.data[7:0]$1154
    80/240: $4\in_data[7:0]
    81/240: $21\state_d[3:0]
    82/240: $6\in_data[7:0]
    83/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [6]
    84/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [5]
    85/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [4]
    86/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [3]
    87/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [2]
    88/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [1]
    89/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [0]
    90/240: $2\rev8$func$../hdl/demo/app.v:350$989.i[3:0]$1149
    91/240: $2\rev8$func$../hdl/demo/app.v:350$989.data[7:0]$1148
    92/240: $3\in_data[7:0]
    93/240: $20\state_d[3:0]
    94/240: $2\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1159 [7]
    95/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [6]
    96/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [5]
    97/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [4]
    98/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [3]
    99/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [2]
   100/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [1]
   101/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [0]
   102/240: $2\rev8$func$../hdl/demo/app.v:340$988.i[3:0]$1143
   103/240: $2\rev8$func$../hdl/demo/app.v:340$988.data[7:0]$1142
   104/240: $2\in_data[7:0]
   105/240: $19\state_d[3:0]
   106/240: $7\in_data[7:0]
   107/240: $12\byte_cnt_d[23:0]
   108/240: $10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135
   109/240: $9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131
   110/240: $8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127
   111/240: $7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123
   112/240: $6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119
   113/240: $5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115
   114/240: $4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111
   115/240: $3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107
   116/240: $11\data_ready[0:0]
   117/240: $11\byte_cnt_d[23:0]
   118/240: $17\state_d[3:0]
   119/240: $4\crc32_d[31:0]
   120/240: $2\crc32$func$../hdl/demo/app.v:325$987.i[3:0]$1104
   121/240: $2\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1101
   122/240: $2\crc32$func$../hdl/demo/app.v:325$987.crc[31:0]$1103
   123/240: $2\crc32$func$../hdl/demo/app.v:325$987.data[7:0]$1102
   124/240: $2\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1147 [7]
   125/240: $10\byte_cnt_d[23:0]
   126/240: $11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094
   127/240: $10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090
   128/240: $9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086
   129/240: $8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082
   130/240: $7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078
   131/240: $6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074
   132/240: $5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070
   133/240: $4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066
   134/240: $4\wait_cnt_d[7:0]
   135/240: $9\byte_cnt_d[23:0]
   136/240: $15\state_d[3:0]
   137/240: $9\lfsr_d[23:0]
   138/240: $3\crc32_d[31:0]
   139/240: $3\crc32$func$../hdl/demo/app.v:311$986.i[3:0]$1063
   140/240: $3\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1060
   141/240: $3\crc32$func$../hdl/demo/app.v:311$986.crc[31:0]$1062
   142/240: $3\crc32$func$../hdl/demo/app.v:311$986.data[7:0]$1061
   143/240: $4\in_valid[0:0]
   144/240: $2\crc32$func$../hdl/demo/app.v:311$986.i[3:0]$1058
   145/240: $2\crc32$func$../hdl/demo/app.v:311$986.crc[31:0]$1057
   146/240: $2\crc32$func$../hdl/demo/app.v:311$986.data[7:0]$1056
   147/240: $2\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1055
   148/240: $3\wait_cnt_d[7:0]
   149/240: $8\lfsr_d[23:0]
   150/240: $2\crc32_d[31:0]
   151/240: $8\byte_cnt_d[23:0]
   152/240: $14\state_d[3:0]
   153/240: $1\lfsr_d[23:0] [7:0]
   154/240: $13\state_d[3:0]
   155/240: $7\lfsr_d[23:16]
   156/240: $10\data_ready[0:0]
   157/240: $6\lfsr_d[23:16]
   158/240: $6\byte_cnt_d[23:16]
   159/240: $12\state_d[3:0]
   160/240: $16\state_d[3:0]
   161/240: $11\state_d[3:0]
   162/240: $5\lfsr_d[15:8]
   163/240: $9\data_ready[0:0]
   164/240: $4\lfsr_d[15:8]
   165/240: $4\byte_cnt_d[15:8]
   166/240: $10\state_d[3:0]
   167/240: $2\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1153 [7]
   168/240: $2\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1141 [7]
   169/240: $7\byte_cnt_d[23:16]
   170/240: $3\lfsr_d[7:0]
   171/240: $9\state_d[3:0]
   172/240: $7\data_ready[0:0]
   173/240: $3\wait_d[7:0]
   174/240: $8\state_d[3:0]
   175/240: $6\data_ready[0:0]
   176/240: $3\byte_cnt_d[7:0]
   177/240: $7\state_d[3:0]
   178/240: $5\data_ready[0:0]
   179/240: $2\byte_cnt_d[7:0]
   180/240: $6\state_d[3:0]
   181/240: $2\wait_d[7:0]
   182/240: $2\lfsr_d[7:0]
   183/240: $1\lfsr_d[23:0] [15:8]
   184/240: $18\state_d[3:0]
   185/240: $8\data_ready[0:0]
   186/240: $2\cmd_d[7:0]
   187/240: $5\state_d[3:0]
   188/240: $4\mem_addr_d[9:0]
   189/240: $4\ram_we[0:0]
   190/240: $4\ram_clke[0:0]
   191/240: $3\data_ready[0:0]
   192/240: $4\state_d[3:0]
   193/240: $3\ram_we[0:0]
   194/240: $3\ram_clke[0:0]
   195/240: $3\mem_addr_d[9:0]
   196/240: $3\in_valid[0:0]
   197/240: $2\ram_we[0:0]
   198/240: $2\ram_clke[0:0]
   199/240: $2\data_ready[0:0]
   200/240: $2\mem_addr_d[9:0]
   201/240: $2\in_valid[0:0]
   202/240: $3\state_d[3:0]
   203/240: $2\state_d[3:0]
   204/240: $1\state_d[3:0]
   205/240: $1\rev8$func$../hdl/demo/app.v:370$991.i[3:0]$1042
   206/240: $1\rev8$func$../hdl/demo/app.v:370$991.data[7:0]$1041
   207/240: $1\rev8$func$../hdl/demo/app.v:370$991.$result[7:0]$1040
   208/240: $1\rev8$func$../hdl/demo/app.v:360$990.i[3:0]$1039
   209/240: $1\rev8$func$../hdl/demo/app.v:360$990.data[7:0]$1038
   210/240: $1\rev8$func$../hdl/demo/app.v:360$990.$result[7:0]$1037
   211/240: $1\rev8$func$../hdl/demo/app.v:350$989.i[3:0]$1036
   212/240: $1\rev8$func$../hdl/demo/app.v:350$989.data[7:0]$1035
   213/240: $1\rev8$func$../hdl/demo/app.v:350$989.$result[7:0]$1034
   214/240: $1\rev8$func$../hdl/demo/app.v:340$988.i[3:0]$1033
   215/240: $1\rev8$func$../hdl/demo/app.v:340$988.data[7:0]$1032
   216/240: $1\rev8$func$../hdl/demo/app.v:340$988.$result[7:0]$1031
   217/240: $1\crc32$func$../hdl/demo/app.v:325$987.i[3:0]$1030
   218/240: $1\crc32$func$../hdl/demo/app.v:325$987.crc[31:0]$1029
   219/240: $1\crc32$func$../hdl/demo/app.v:325$987.data[7:0]$1028
   220/240: $1\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1027
   221/240: $1\crc32$func$../hdl/demo/app.v:311$986.i[3:0]$1026
   222/240: $1\crc32$func$../hdl/demo/app.v:311$986.crc[31:0]$1025
   223/240: $1\crc32$func$../hdl/demo/app.v:311$986.data[7:0]$1024
   224/240: $1\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1023
   225/240: $1\ram_we[0:0]
   226/240: $1\ram_clke[0:0]
   227/240: $1\rom_clke[0:0]
   228/240: $1\data_ready[0:0]
   229/240: $1\read_addr_lsb_d[0:0]
   230/240: $1\mem_addr_d[9:0]
   231/240: $1\mem_valid_d[0:0]
   232/240: $2\wait_cnt_d[7:0]
   233/240: $1\wait_d[7:0]
   234/240: $5\byte_cnt_d[15:8]
   235/240: $1\crc32_d[31:0]
   236/240: $1\cmd_d[7:0]
   237/240: $1\in_valid[0:0]
   238/240: $1\in_data[7:0]
   239/240: $4\data_ready[0:0]
   240/240: $1\wait_cnt_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:125$998'.
     1/12: $0\read_addr_lsb_q[0:0]
     2/12: $0\mem_addr_q[9:0]
     3/12: $0\mem_valid_q[0:0]
     4/12: $0\wait_cnt_q[7:0]
     5/12: $0\wait_q[7:0]
     6/12: $0\byte_cnt_q[23:0]
     7/12: $0\lfsr_q[23:0]
     8/12: $0\crc32_q[31:0]
     9/12: $0\data_valid_q[0:0]
    10/12: $0\data_q[7:0]
    11/12: $0\cmd_q[7:0]
    12/12: $0\state_q[3:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:78$996'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../usb_cdc/usb_cdc.v:82$2551'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.$proc$../hdl/demo/rom.v:36$2520'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.$proc$../hdl/demo/ram.v:38$2494'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `\prescaler.$proc$../hdl/demo/prescaler.v:14$940'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
     1/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [7]
     2/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [5]
     3/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [4]
     4/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [3]
     5/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [2]
     6/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [1]
     7/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [0]
     8/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [7]
     9/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [4]
    10/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [3]
    11/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [2]
    12/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [1]
    13/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2477
    17/285: $8\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2473
    18/285: $7\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2469
    19/285: $6\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2465
    20/285: $5\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2461
    21/285: $4\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2457
    22/285: $3\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2453
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2416
    39/285: $8\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2412
    40/285: $7\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2408
    41/285: $6\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2404
    42/285: $5\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2400
    43/285: $4\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2396
    44/285: $3\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2392
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../usb_cdc/sie.v:437$2048[15:0]$2382
    48/285: $6$bitselwrite$mask$../../usb_cdc/sie.v:437$2047[15:0]$2381
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../usb_cdc/sie.v:437$2048[15:0]$2379
    51/285: $5$bitselwrite$mask$../../usb_cdc/sie.v:437$2047[15:0]$2378
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../usb_cdc/sie.v:428$2046[15:0]$2367
    56/285: $5$bitselwrite$mask$../../usb_cdc/sie.v:428$2045[15:0]$2366
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../usb_cdc/sie.v:437$2048[15:0]$2359
    59/285: $4$bitselwrite$mask$../../usb_cdc/sie.v:437$2047[15:0]$2358
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../usb_cdc/sie.v:428$2046[15:0]$2357
    64/285: $4$bitselwrite$mask$../../usb_cdc/sie.v:428$2045[15:0]$2356
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2353
    68/285: $10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349
    69/285: $9\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2345
    70/285: $8\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2341
    71/285: $7\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2337
    72/285: $6\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2333
    73/285: $5\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2329
    74/285: $4\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2325
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../usb_cdc/sie.v:437$2048[15:0]$2322
    77/285: $3$bitselwrite$mask$../../usb_cdc/sie.v:437$2047[15:0]$2321
    78/285: $3$bitselwrite$data$../../usb_cdc/sie.v:428$2046[15:0]$2320
    79/285: $3$bitselwrite$mask$../../usb_cdc/sie.v:428$2045[15:0]$2319
    80/285: $3\crc16$func$../../usb_cdc/sie.v:425$2044.i[3:0]$2318
    81/285: $3\crc16$func$../../usb_cdc/sie.v:425$2044.crc[15:0]$2317
    82/285: $3\crc16$func$../../usb_cdc/sie.v:425$2044.data[7:0]$2316
    83/285: $3\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2315
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2182 [6]
    90/285: $9\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2308
    91/285: $8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304
    92/285: $7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300
    93/285: $6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296
    94/285: $5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292
    95/285: $4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288
    96/285: $3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2273
   124/285: $13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269
   125/285: $12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265
   126/285: $11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261
   127/285: $10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257
   128/285: $9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253
   129/285: $8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249
   130/285: $7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245
   131/285: $6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241
   132/285: $5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237
   133/285: $4\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2233
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.i[2:0]$2230
   142/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2228 [3]
   143/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2228 [2]
   144/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2228 [1]
   145/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2228 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.data[4:0]$2229
   148/285: $3\crc5$func$../../usb_cdc/sie.v:391$2041.i[3:0]$2227
   149/285: $3\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2225
   150/285: $3\crc5$func$../../usb_cdc/sie.v:391$2041.data[10:0]$2226
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [5]
   153/285: $3\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2228 [4]
   154/285: $10\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2420
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../usb_cdc/sie.v:358$2040[15:0]$2211
   160/285: $6$bitselwrite$mask$../../usb_cdc/sie.v:358$2039[15:0]$2210
   161/285: $5$bitselwrite$data$../../usb_cdc/sie.v:358$2040[15:0]$2206
   162/285: $5$bitselwrite$mask$../../usb_cdc/sie.v:358$2039[15:0]$2205
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../usb_cdc/sie.v:358$2040[15:0]$2192
   171/285: $4$bitselwrite$mask$../../usb_cdc/sie.v:358$2039[15:0]$2191
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../usb_cdc/sie.v:358$2040[15:0]$2190
   175/285: $3$bitselwrite$mask$../../usb_cdc/sie.v:358$2039[15:0]$2189
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.i[3:0]$2184
   184/285: $2\rev8$func$../../usb_cdc/sie.v:509$2052.data[7:0]$2183
   185/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2179 [6]
   186/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.i[3:0]$2181
   187/285: $2\rev8$func$../../usb_cdc/sie.v:504$2051.data[7:0]$2180
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../usb_cdc/sie.v:498$2050.i[3:0]$2178
   190/285: $2\crc16$func$../../usb_cdc/sie.v:498$2050.crc[15:0]$2177
   191/285: $2\crc16$func$../../usb_cdc/sie.v:498$2050.data[7:0]$2176
   192/285: $2\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2175
   193/285: $2\crc16$func$../../usb_cdc/sie.v:448$2049.i[3:0]$2174
   194/285: $2\crc16$func$../../usb_cdc/sie.v:448$2049.crc[15:0]$2173
   195/285: $2\crc16$func$../../usb_cdc/sie.v:448$2049.data[7:0]$2172
   196/285: $2\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2171
   197/285: $2$bitselwrite$data$../../usb_cdc/sie.v:437$2048[15:0]$2170
   198/285: $2$bitselwrite$mask$../../usb_cdc/sie.v:437$2047[15:0]$2169
   199/285: $2$bitselwrite$data$../../usb_cdc/sie.v:428$2046[15:0]$2168
   200/285: $2$bitselwrite$mask$../../usb_cdc/sie.v:428$2045[15:0]$2167
   201/285: $2\crc16$func$../../usb_cdc/sie.v:425$2044.i[3:0]$2166
   202/285: $2\crc16$func$../../usb_cdc/sie.v:425$2044.crc[15:0]$2165
   203/285: $2\crc16$func$../../usb_cdc/sie.v:425$2044.data[7:0]$2164
   204/285: $2\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2163
   205/285: $2\crc16$func$../../usb_cdc/sie.v:419$2043.i[3:0]$2162
   206/285: $2\crc16$func$../../usb_cdc/sie.v:419$2043.crc[15:0]$2161
   207/285: $2\crc16$func$../../usb_cdc/sie.v:419$2043.data[7:0]$2160
   208/285: $2\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2159
   209/285: $2\rev5$func$../../usb_cdc/sie.v:391$2042.i[2:0]$2158
   210/285: $2\rev5$func$../../usb_cdc/sie.v:391$2042.data[4:0]$2157
   211/285: $2\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2156
   212/285: $2\crc5$func$../../usb_cdc/sie.v:391$2041.i[3:0]$2155
   213/285: $2\crc5$func$../../usb_cdc/sie.v:391$2041.data[10:0]$2154
   214/285: $2\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2153
   215/285: $2$bitselwrite$data$../../usb_cdc/sie.v:358$2040[15:0]$2152
   216/285: $2$bitselwrite$mask$../../usb_cdc/sie.v:358$2039[15:0]$2151
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312
   226/285: $10\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2481
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../usb_cdc/sie.v:509$2052.i[3:0]$2150
   236/285: $1\rev8$func$../../usb_cdc/sie.v:509$2052.data[7:0]$2149
   237/285: $1\rev8$func$../../usb_cdc/sie.v:509$2052.$result[7:0]$2148
   238/285: $1\rev8$func$../../usb_cdc/sie.v:504$2051.i[3:0]$2147
   239/285: $1\rev8$func$../../usb_cdc/sie.v:504$2051.data[7:0]$2146
   240/285: $1\rev8$func$../../usb_cdc/sie.v:504$2051.$result[7:0]$2145
   241/285: $1\crc16$func$../../usb_cdc/sie.v:498$2050.i[3:0]$2144
   242/285: $1\crc16$func$../../usb_cdc/sie.v:498$2050.crc[15:0]$2143
   243/285: $1\crc16$func$../../usb_cdc/sie.v:498$2050.data[7:0]$2142
   244/285: $1\crc16$func$../../usb_cdc/sie.v:498$2050.$result[15:0]$2141
   245/285: $1\crc16$func$../../usb_cdc/sie.v:448$2049.i[3:0]$2140
   246/285: $1\crc16$func$../../usb_cdc/sie.v:448$2049.crc[15:0]$2139
   247/285: $1\crc16$func$../../usb_cdc/sie.v:448$2049.data[7:0]$2138
   248/285: $1\crc16$func$../../usb_cdc/sie.v:448$2049.$result[15:0]$2137
   249/285: $1$bitselwrite$data$../../usb_cdc/sie.v:437$2048[15:0]$2136
   250/285: $1$bitselwrite$mask$../../usb_cdc/sie.v:437$2047[15:0]$2135
   251/285: $1$bitselwrite$data$../../usb_cdc/sie.v:428$2046[15:0]$2134
   252/285: $1$bitselwrite$mask$../../usb_cdc/sie.v:428$2045[15:0]$2133
   253/285: $1\crc16$func$../../usb_cdc/sie.v:425$2044.i[3:0]$2132
   254/285: $1\crc16$func$../../usb_cdc/sie.v:425$2044.crc[15:0]$2131
   255/285: $1\crc16$func$../../usb_cdc/sie.v:425$2044.data[7:0]$2130
   256/285: $1\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2129
   257/285: $1\crc16$func$../../usb_cdc/sie.v:419$2043.i[3:0]$2128
   258/285: $1\crc16$func$../../usb_cdc/sie.v:419$2043.crc[15:0]$2127
   259/285: $1\crc16$func$../../usb_cdc/sie.v:419$2043.data[7:0]$2126
   260/285: $1\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2125
   261/285: $1\rev5$func$../../usb_cdc/sie.v:391$2042.i[2:0]$2124
   262/285: $1\rev5$func$../../usb_cdc/sie.v:391$2042.data[4:0]$2123
   263/285: $1\rev5$func$../../usb_cdc/sie.v:391$2042.$result[4:0]$2122
   264/285: $1\crc5$func$../../usb_cdc/sie.v:391$2041.i[3:0]$2121
   265/285: $1\crc5$func$../../usb_cdc/sie.v:391$2041.data[10:0]$2120
   266/285: $1\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2119
   267/285: $1$bitselwrite$data$../../usb_cdc/sie.v:358$2040[15:0]$2118
   268/285: $1$bitselwrite$mask$../../usb_cdc/sie.v:358$2039[15:0]$2117
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
     1/14: $0\dataout_toggle_q[15:0] [15:2]
     2/14: $0\dataout_toggle_q[15:0] [1]
     3/14: $0\dataout_toggle_q[15:0] [0]
     4/14: $0\datain_toggle_q[15:0] [1]
     5/14: $0\datain_toggle_q[15:0] [0]
     6/14: $0\datain_toggle_q[15:0] [15:2]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
     1/216: $8\out_toggle_reset[0:0]
     2/216: $8\in_toggle_reset[0:0]
     3/216: $8\dev_state_dd[1:0]
     4/216: $7\in_toggle_reset[0:0]
     5/216: $7\out_toggle_reset[0:0]
     6/216: $6\out_toggle_reset[0:0]
     7/216: $6\in_toggle_reset[0:0]
     8/216: $7\dev_state_dd[1:0]
     9/216: $6\dev_state_dd[1:0]
    10/216: $5\dev_state_dd[1:0]
    11/216: $5\addr_dd[6:0]
    12/216: $5\out_toggle_reset[0:0]
    13/216: $5\in_toggle_reset[0:0]
    14/216: $4\out_toggle_reset[0:0]
    15/216: $4\in_toggle_reset[0:0]
    16/216: $4\addr_dd[6:0]
    17/216: $4\dev_state_dd[1:0]
    18/216: $15\in_valid[0:0]
    19/216: $4\in_zlp[0:0]
    20/216: $29\state_d[2:0]
    21/216: $28\state_d[2:0]
    22/216: $18\byte_cnt_d[6:0]
    23/216: $27\state_d[2:0]
    24/216: $26\state_d[2:0]
    25/216: $14\in_valid[0:0]
    26/216: $14\in_data[7:0]
    27/216: $17\byte_cnt_d[6:0]
    28/216: $16\byte_cnt_d[6:0]
    29/216: $13\in_valid[0:0]
    30/216: $13\in_data[7:0]
    31/216: $25\state_d[2:0]
    32/216: $24\state_d[2:0]
    33/216: $23\state_d[2:0]
    34/216: $12\in_valid[0:0]
    35/216: $12\in_data[7:0]
    36/216: $15\byte_cnt_d[6:0]
    37/216: $14\byte_cnt_d[6:0]
    38/216: $11\in_valid[0:0]
    39/216: $11\in_data[7:0]
    40/216: $22\state_d[2:0]
    41/216: $13\byte_cnt_d[6:0]
    42/216: $10\in_valid[0:0]
    43/216: $10\in_data[7:0]
    44/216: $21\state_d[2:0]
    45/216: $20\state_d[2:0]
    46/216: $19\state_d[2:0]
    47/216: $9\in_valid[0:0]
    48/216: $9\in_data[7:0]
    49/216: $12\byte_cnt_d[6:0]
    50/216: $11\byte_cnt_d[6:0]
    51/216: $18\state_d[2:0]
    52/216: $17\state_d[2:0]
    53/216: $8\in_valid[0:0]
    54/216: $8\in_data[7:0]
    55/216: $10\byte_cnt_d[6:0]
    56/216: $9\byte_cnt_d[6:0]
    57/216: $16\state_d[2:0]
    58/216: $15\state_d[2:0]
    59/216: $7\in_valid[0:0]
    60/216: $7\in_data[7:0]
    61/216: $8\byte_cnt_d[6:0]
    62/216: $14\state_d[2:0]
    63/216: $13\state_d[2:0]
    64/216: $6\in_valid[0:0]
    65/216: $6\in_data[7:0]
    66/216: $7\byte_cnt_d[6:0]
    67/216: $5\in_valid[0:0]
    68/216: $5\in_data[7:0]
    69/216: $6\byte_cnt_d[6:0]
    70/216: $12\state_d[2:0]
    71/216: $11\state_d[2:0]
    72/216: $4\in_valid[0:0]
    73/216: $4\in_data[7:0]
    74/216: $5\byte_cnt_d[6:0]
    75/216: $10\state_d[2:0]
    76/216: $9\state_d[2:0]
    77/216: $8\state_d[2:0]
    78/216: $7\state_d[2:0]
    79/216: $6\state_d[2:0]
    80/216: $67\req_d[3:0]
    81/216: $66\req_d[3:0]
    82/216: $65\req_d[3:0]
    83/216: $10\max_length_d[6:0]
    84/216: $9\max_length_d[6:0]
    85/216: $64\req_d[3:0]
    86/216: $63\req_d[3:0]
    87/216: $62\req_d[3:0]
    88/216: $61\req_d[3:0]
    89/216: $8\max_length_d[6:0]
    90/216: $60\req_d[3:0]
    91/216: $59\req_d[3:0]
    92/216: $58\req_d[3:0]
    93/216: $7\max_length_d[6:0]
    94/216: $57\req_d[3:0]
    95/216: $56\req_d[3:0]
    96/216: $55\req_d[3:0]
    97/216: $54\req_d[3:0]
    98/216: $6\max_length_d[6:0]
    99/216: $53\req_d[3:0]
   100/216: $52\req_d[3:0]
   101/216: $51\req_d[3:0]
   102/216: $50\req_d[3:0]
   103/216: $49\req_d[3:0]
   104/216: $48\req_d[3:0]
   105/216: $47\req_d[3:0]
   106/216: $46\req_d[3:0]
   107/216: $45\req_d[3:0]
   108/216: $44\req_d[3:0]
   109/216: $43\req_d[3:0]
   110/216: $42\req_d[3:0]
   111/216: $41\req_d[3:0]
   112/216: $40\req_d[3:0]
   113/216: $39\req_d[3:0]
   114/216: $38\req_d[3:0]
   115/216: $37\req_d[3:0]
   116/216: $36\req_d[3:0]
   117/216: $35\req_d[3:0]
   118/216: $34\req_d[3:0]
   119/216: $33\req_d[3:0]
   120/216: $32\req_d[3:0]
   121/216: $31\req_d[3:0]
   122/216: $30\req_d[3:0]
   123/216: $29\req_d[3:0]
   124/216: $28\req_d[3:0]
   125/216: $8\dev_state_d[1:0]
   126/216: $27\req_d[3:0]
   127/216: $7\dev_state_d[1:0]
   128/216: $26\req_d[3:0]
   129/216: $25\req_d[3:0]
   130/216: $24\req_d[3:0]
   131/216: $7\addr_d[6:0]
   132/216: $23\req_d[3:0]
   133/216: $22\req_d[3:0]
   134/216: $21\req_d[3:0]
   135/216: $20\req_d[3:0]
   136/216: $6\dev_state_d[1:0]
   137/216: $6\addr_d[6:0]
   138/216: $19\req_d[3:0]
   139/216: $18\req_d[3:0]
   140/216: $17\req_d[3:0]
   141/216: $16\req_d[3:0]
   142/216: $15\req_d[3:0]
   143/216: $14\req_d[3:0]
   144/216: $13\req_d[3:0]
   145/216: $12\req_d[3:0]
   146/216: $11\req_d[3:0]
   147/216: $10\req_d[3:0]
   148/216: $9\req_d[3:0]
   149/216: $8\req_d[3:0]
   150/216: $7\req_d[3:0]
   151/216: $6\req_d[3:0]
   152/216: $5\req_d[3:0]
   153/216: $5\rec_d[1:0]
   154/216: $5\in_dir_d[0:0]
   155/216: $5\in_endp_d[0:0]
   156/216: $5\dev_state_d[1:0]
   157/216: $5\max_length_d[6:0]
   158/216: $5\addr_d[6:0]
   159/216: $4\in_endp_d[0:0]
   160/216: $4\dev_state_d[1:0]
   161/216: $4\req_d[3:0]
   162/216: $4\rec_d[1:0]
   163/216: $4\in_dir_d[0:0]
   164/216: $4\max_length_d[6:0]
   165/216: $4\addr_d[6:0]
   166/216: $4\byte_cnt_d[6:0]
   167/216: $5\state_d[2:0]
   168/216: $3\out_toggle_reset[0:0]
   169/216: $3\in_toggle_reset[0:0]
   170/216: $3\in_valid[0:0]
   171/216: $3\in_zlp[0:0]
   172/216: $3\in_data[7:0]
   173/216: $3\in_endp_d[0:0]
   174/216: $3\addr_dd[6:0]
   175/216: $3\dev_state_dd[1:0]
   176/216: $3\dev_state_d[1:0]
   177/216: $3\req_d[3:0]
   178/216: $3\rec_d[1:0]
   179/216: $3\in_dir_d[0:0]
   180/216: $3\max_length_d[6:0]
   181/216: $3\byte_cnt_d[6:0]
   182/216: $4\state_d[2:0]
   183/216: $3\addr_d[6:0]
   184/216: $3\state_d[2:0]
   185/216: $2\out_toggle_reset[0:0]
   186/216: $2\in_toggle_reset[0:0]
   187/216: $2\in_valid[0:0]
   188/216: $2\in_zlp[0:0]
   189/216: $2\in_data[7:0]
   190/216: $2\in_endp_d[0:0]
   191/216: $2\addr_dd[6:0]
   192/216: $2\dev_state_dd[1:0]
   193/216: $2\dev_state_d[1:0]
   194/216: $2\req_d[3:0]
   195/216: $2\rec_d[1:0]
   196/216: $2\in_dir_d[0:0]
   197/216: $2\max_length_d[6:0]
   198/216: $2\byte_cnt_d[6:0]
   199/216: $2\addr_d[6:0]
   200/216: $2\state_d[2:0]
   201/216: $1\state_d[2:0]
   202/216: $1\out_toggle_reset[0:0]
   203/216: $1\in_toggle_reset[0:0]
   204/216: $1\in_valid[0:0]
   205/216: $1\in_zlp[0:0]
   206/216: $1\in_data[7:0]
   207/216: $1\in_endp_d[0:0]
   208/216: $1\addr_dd[6:0]
   209/216: $1\dev_state_dd[1:0]
   210/216: $1\dev_state_d[1:0]
   211/216: $1\req_d[3:0]
   212/216: $1\rec_d[1:0]
   213/216: $1\in_dir_d[0:0]
   214/216: $1\max_length_d[6:0]
   215/216: $1\byte_cnt_d[6:0]
   216/216: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_qq[1:0]
     4/11: $0\dev_state_q[1:0]
     5/11: $0\req_q[3:0]
     6/11: $0\rec_q[1:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_dd' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../usb_cdc/bulk_endp.v:139$2563' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../usb_cdc/bulk_endp.v:139$2564' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:71$1622'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\data_valid_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\read_addr_lsb_d' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\data_ready' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:311$986.$result' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:311$986.data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:311$986.crc' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:311$986.i' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:325$987.$result' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:325$987.data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:325$987.crc' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:325$987.i' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:340$988.$result' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:340$988.data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:340$988.i' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:350$989.$result' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:350$989.data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:350$989.i' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:360$990.$result' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:360$990.data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:360$990.i' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:370$991.$result' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:370$991.data' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:370$991.i' from process `\app.$proc$../hdl/demo/app.v:170$1000'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../usb_cdc/sie.v:358$2039' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../usb_cdc/sie.v:358$2040' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../usb_cdc/sie.v:391$2041.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../usb_cdc/sie.v:391$2041.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../usb_cdc/sie.v:391$2041.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../usb_cdc/sie.v:391$2042.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../usb_cdc/sie.v:391$2042.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../usb_cdc/sie.v:391$2042.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:419$2043.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:419$2043.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:419$2043.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:419$2043.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:425$2044.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:425$2044.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:425$2044.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:425$2044.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../usb_cdc/sie.v:428$2045' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../usb_cdc/sie.v:428$2046' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../usb_cdc/sie.v:437$2047' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../usb_cdc/sie.v:437$2048' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:448$2049.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:448$2049.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:448$2049.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:448$2049.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:498$2050.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:498$2050.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:498$2050.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../usb_cdc/sie.v:498$2050.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../usb_cdc/sie.v:504$2051.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../usb_cdc/sie.v:504$2051.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../usb_cdc/sie.v:504$2051.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../usb_cdc/sie.v:509$2052.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../usb_cdc/sie.v:509$2052.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../usb_cdc/sie.v:509$2052.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.in_data_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:375$2693'.
  created $adff cell `$procdff$15455' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.in_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:375$2693'.
  created $adff cell `$procdff$15456' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15457' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15458' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_in_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15459' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.in_ready_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15460' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../usb_cdc/bulk_endp.v:358$2565' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15461' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../usb_cdc/bulk_endp.v:358$2566' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15462' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$lookahead\in_fifo_q$2653' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
  created $adff cell `$procdff$15463' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.out_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:330$2650'.
  created $adff cell `$procdff$15464' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
  created $adff cell `$procdff$15465' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_full_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
  created $adff cell `$procdff$15466' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_out_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
  created $adff cell `$procdff$15467' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.out_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
  created $adff cell `$procdff$15468' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.app_clk_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
  created $adff cell `$procdff$15469' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_data_sync.data_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:289$2632'.
  created $adff cell `$procdff$15470' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:195$2618'.
  created $adff cell `$procdff$15471' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:195$2618'.
  created $adff cell `$procdff$15472' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
  created $adff cell `$procdff$15473' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_req_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
  created $adff cell `$procdff$15474' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
  created $adff cell `$procdff$15475' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
  created $adff cell `$procdff$15476' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
  created $adff cell `$procdff$15477' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
  created $adff cell `$procdff$15478' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
  created $adff cell `$procdff$15479' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
  created $adff cell `$procdff$15480' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15481' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15482' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15483' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15484' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\reset_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15485' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15486' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
  created $adff cell `$procdff$15487' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:84$1632'.
  created $adff cell `$procdff$15488' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:55$1620'.
  created $adff cell `$procdff$15489' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:55$1620'.
  created $adff cell `$procdff$15490' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
  created $adff cell `$procdff$15491' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
  created $adff cell `$procdff$15492' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
  created $adff cell `$procdff$15493' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
  created $adff cell `$procdff$15494' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
  created $adff cell `$procdff$15495' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
  created $adff cell `$procdff$15496' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:66$1593'.
  created $adff cell `$procdff$15497' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1441'.
  created $adff cell `$procdff$15498' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1434'.
  created $dff cell `$procdff$15499' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1430'.
  created $adff cell `$procdff$15500' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1423'.
  created $dff cell `$procdff$15501' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1420'.
  created $adff cell `$procdff$15502' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1417'.
  created $dff cell `$procdff$15503' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1414'.
  created $adff cell `$procdff$15504' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1411'.
  created $dff cell `$procdff$15505' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1409'.
  created $dff cell `$procdff$15506' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1407'.
  created $dff cell `$procdff$15507' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1403'.
  created $adff cell `$procdff$15508' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1396'.
  created $dff cell `$procdff$15509' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1392'.
  created $adff cell `$procdff$15510' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1385'.
  created $dff cell `$procdff$15511' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1382'.
  created $adff cell `$procdff$15512' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1379'.
  created $dff cell `$procdff$15513' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1376'.
  created $adff cell `$procdff$15514' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1373'.
  created $dff cell `$procdff$15515' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1371'.
  created $dff cell `$procdff$15516' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1369'.
  created $dff cell `$procdff$15517' with positive edge clock.
Creating register for signal `\demo.\up_cnt' using process `\demo.$proc$../hdl/demo/demo.v:79$1196'.
  created $adff cell `$procdff$15518' with positive edge clock and negative level reset.
Creating register for signal `\demo.\rstn_sync' using process `\demo.$proc$../hdl/demo/demo.v:69$1194'.
  created $adff cell `$procdff$15519' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15520' with positive edge clock and negative level reset.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15521' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15522' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15523' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_valid_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15524' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15525' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15526' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15527' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15528' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15529' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15530' with positive edge clock and negative level reset.
Creating register for signal `\app.\read_addr_lsb_q' using process `\app.$proc$../hdl/demo/app.v:125$998'.
  created $adff cell `$procdff$15531' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:78$996'.
  created $adff cell `$procdff$15532' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../usb_cdc/usb_cdc.v:82$2551'.
  created $adff cell `$procdff$15533' with positive edge clock and negative level reset.
Creating register for signal `$paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.\u_multi_bank.block_addr_q' using process `$paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.$proc$../hdl/demo/rom.v:36$2520'.
  created $dff cell `$procdff$15534' with positive edge clock.
Creating register for signal `$paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.\u_multi_bank.block_addr_q' using process `$paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.$proc$../hdl/demo/ram.v:38$2494'.
  created $dff cell `$procdff$15535' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../hdl/demo/prescaler.v:14$940'.
  created $adff cell `$procdff$15536' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15537' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15538' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15539' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15540' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15541' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15542' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15543' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15544' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15545' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
  created $adff cell `$procdff$15546' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
  created $adff cell `$procdff$15547' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
  created $adff cell `$procdff$15548' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
  created $adff cell `$procdff$15549' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15550' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15551' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15552' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15553' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15554' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15555' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15556' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15557' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15558' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15559' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
  created $adff cell `$procdff$15560' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:375$2693'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:375$2693'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:344$2654'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:330$2650'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:297$2634'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:289$2632'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:195$2618'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:195$2618'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:163$2602'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:115$2572'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../usb_cdc/bulk_endp.v:97$2570'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:165$1665'.
Found and cleaned up 5 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:132$1655'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:84$1632'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:84$1632'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:71$1622'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:71$1622'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_rx.v:55$1620'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:104$1605'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:84$1603'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:66$1593'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../usb_cdc/phy_tx.v:66$1593'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1444'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1441'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1441'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1440'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1434'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1434'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1433'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1430'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1430'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1429'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1423'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1423'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1422'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1420'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1419'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1417'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1417'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1416'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1414'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1413'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1411'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1411'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1410'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1409'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1409'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1407'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1406'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1403'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1403'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1402'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1396'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1396'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1395'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1392'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1392'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1391'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1385'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1385'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1384'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1382'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1381'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1379'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1379'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1378'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1376'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1375'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1373'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1373'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1372'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1371'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1371'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1370'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1369'.
Found and cleaned up 1 empty switch in `\demo.$proc$../hdl/demo/demo.v:79$1196'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:79$1196'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:69$1194'.
Found and cleaned up 56 empty switches in `\app.$proc$../hdl/demo/app.v:170$1000'.
Removing empty process `app.$proc$../hdl/demo/app.v:170$1000'.
Removing empty process `app.$proc$../hdl/demo/app.v:125$998'.
Removing empty process `app.$proc$../hdl/demo/app.v:78$996'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../usb_cdc/usb_cdc.v:82$2551'.
Found and cleaned up 1 empty switch in `$paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.$proc$../hdl/demo/rom.v:36$2520'.
Removing empty process `$paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.$proc$../hdl/demo/rom.v:36$2520'.
Found and cleaned up 1 empty switch in `$paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.$proc$../hdl/demo/ram.v:38$2494'.
Removing empty process `$paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.$proc$../hdl/demo/ram.v:38$2494'.
Removing empty process `prescaler.$proc$../hdl/demo/prescaler.v:14$940'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:286$2079'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:256$2077'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../usb_cdc/sie.v:233$2064'.
Found and cleaned up 104 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:272$2704'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../usb_cdc/ctrl_endp.v:242$2702'.
Cleaned up 329 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
<suppressed ~58 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~22 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
<suppressed ~2 debug messages>
Optimizing module app.
<suppressed ~66 debug messages>
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~156 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$40f7cf2f1f750a53f04ed2b9f12b5963247279b8\rom.
Deleting now unused module $paramod$d855da8f67f84707ea2aa643b3ab92ef8f89a5a5\ram.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~14 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~30 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 672 unused cells and 4100 unused wires.
<suppressed ~686 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3486 debug messages>
Removed a total of 1162 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4590: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4828: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3104: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3107: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port B of cell $procmux$4362: \up_cnt -> { 1'1 \up_cnt [19:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11281.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11326.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11341.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11365.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11377.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11401.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11413.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11448.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11463.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11489.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5565.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5567.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11529.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11538.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11538.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11538.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11538.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11538.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11552.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11560.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11560.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11560.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11560.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11574.
    dead port 1/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583.
    dead port 2/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583.
    dead port 3/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583.
    dead port 4/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583.
    dead port 5/6 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11635.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11715.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11719.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11753.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11757.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11772.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11798.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11802.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11824.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11850.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11899.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11903.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11945.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11949.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11972.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12011.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12035.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12071.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12075.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12099.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12144.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12207.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12275.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12279.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12319.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12323.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12345.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12390.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12417.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12435.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12458.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12462.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12468.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12482.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12488.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4562.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6118.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12508.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6136.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6138.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12528.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6153.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12558.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12571.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12597.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12737.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12739.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12743.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12764.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12788.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12815.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12817.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12849.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12874.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12904.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12908.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12914.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6320.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6339.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12939.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13000.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13026.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13032.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13053.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4616.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13059.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13087.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13112.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13116.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13140.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13146.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13152.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4640.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11205.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4653.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13192.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13221.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13247.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13268.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13270.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13296.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4670.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13325.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13327.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13331.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13357.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13388.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13392.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13398.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11215.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6499.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4701.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13420.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13440.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13469.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13495.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13524.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13530.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13554.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13560.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13585.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13587.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13619.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13623.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13629.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11223.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6647.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6649.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13648.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13652.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13673.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13701.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13703.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13707.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13736.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13793.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13795.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13826.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13830.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13856.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13862.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13889.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13891.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13901.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6795.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6813.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13921.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13947.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13949.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13979.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14011.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14040.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14069.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14071.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14101.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14105.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14132.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14136.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14164.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14168.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14196.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14261.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14273.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4795.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4411.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4802.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14304.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14324.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14349.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14410.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14481.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14485.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14595.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14599.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14639.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14676.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14680.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14686.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14718.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14769.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14773.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14826.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14836.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4447.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4449.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14860.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14878.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14944.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14950.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15383.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5145.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5155.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11227.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5284.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4459.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10744.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5290.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9745.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9762.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9762.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9972.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9992.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9996.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9999.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5318.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3374.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3448.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3928.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11188.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4280.
Removed 1698 multiplexer ports.
<suppressed ~205 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10721: $auto$opt_reduce.cc:134:opt_mux$15564
    New ctrl vector for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11751: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10737: $auto$opt_reduce.cc:134:opt_mux$15566
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10829: { $flatten\u_usb_cdc.\u_sie.$procmux$10341_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:240$2069_Y $auto$opt_reduce.cc:134:opt_mux$15568 $flatten\u_usb_cdc.\u_sie.$procmux$10338_CMP }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4590: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7621: $auto$opt_reduce.cc:134:opt_mux$15570
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4828: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6115: $auto$opt_reduce.cc:134:opt_mux$15572
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7191: { $flatten\u_app.$procmux$6604_CMP $flatten\u_app.$procmux$4391_CMP $auto$opt_reduce.cc:134:opt_mux$15574 $flatten\u_app.$procmux$4603_CMP $flatten\u_app.$procmux$4404_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12494: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11469_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9687: $auto$opt_reduce.cc:134:opt_mux$15576
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6231: $auto$opt_reduce.cc:134:opt_mux$15578
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3301_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1647_Y $auto$opt_reduce.cc:134:opt_mux$15580 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4222: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4050_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP $auto$opt_reduce.cc:134:opt_mux$15582 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4262: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4050_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP $auto$opt_reduce.cc:134:opt_mux$15584 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15571: { $flatten\u_app.$procmux$6001_CMP $flatten\u_app.$procmux$6002_CMP $flatten\u_app.$procmux$6003_CMP $flatten\u_app.$procmux$6004_CMP $flatten\u_app.$procmux$6023_CMP }
  Optimizing cells in module \demo.
Performed a total of 16 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~306 debug messages>
Removed a total of 102 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 2909 unused wires.
<suppressed ~3 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4601: { $flatten\u_app.$procmux$4606_CMP $flatten\u_app.$procmux$4391_CMP $flatten\u_app.$procmux$4604_CMP $auto$opt_reduce.cc:134:opt_mux$15586 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4840: { $flatten\u_app.$procmux$4845_CMP $flatten\u_app.$procmux$4391_CMP $flatten\u_app.$procmux$4604_CMP $auto$opt_reduce.cc:134:opt_mux$15588 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4935: { $flatten\u_app.$procmux$4392_CMP $flatten\u_app.$procmux$4391_CMP $flatten\u_app.$procmux$4604_CMP $auto$opt_reduce.cc:134:opt_mux$15590 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6422: $auto$opt_reduce.cc:134:opt_mux$15592
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6459: { $flatten\u_app.$procmux$6298_CMP $auto$opt_reduce.cc:134:opt_mux$15594 $flatten\u_app.$eq$../hdl/demo/app.v:337$1140_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6907: { $flatten\u_app.$procmux$6905_CMP $flatten\u_app.$procmux$6604_CMP $flatten\u_app.$procmux$6563_CMP $flatten\u_app.$procmux$4845_CMP $flatten\u_app.$procmux$4606_CMP $flatten\u_app.$procmux$4392_CMP $flatten\u_app.$procmux$4391_CMP $flatten\u_app.$procmux$4604_CMP $flatten\u_app.$procmux$5274_CMP $flatten\u_app.$procmux$5146_CMP $flatten\u_app.$procmux$5030_CMP $flatten\u_app.$procmux$4925_CMP $auto$opt_reduce.cc:134:opt_mux$15596 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7106: { $flatten\u_app.$procmux$6604_CMP $flatten\u_app.$procmux$4845_CMP $auto$opt_reduce.cc:134:opt_mux$15598 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7114: $auto$opt_reduce.cc:134:opt_mux$15600
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7118: { $flatten\u_app.$procmux$6604_CMP $flatten\u_app.$procmux$6563_CMP $auto$opt_reduce.cc:134:opt_mux$15602 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7124: { $flatten\u_app.$procmux$6563_CMP $auto$opt_reduce.cc:134:opt_mux$15604 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7129: { $flatten\u_app.$procmux$4391_CMP $auto$opt_reduce.cc:134:opt_mux$15606 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7191: { $flatten\u_app.$procmux$6604_CMP $flatten\u_app.$procmux$4391_CMP $auto$opt_reduce.cc:134:opt_mux$15574 $auto$opt_reduce.cc:134:opt_mux$15608 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12474: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12514: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12534: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12922: $auto$opt_reduce.cc:134:opt_mux$15610
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13161: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y $auto$opt_reduce.cc:134:opt_mux$15614 $auto$opt_reduce.cc:134:opt_mux$15612 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13408: $auto$opt_reduce.cc:134:opt_mux$15616
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13640: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:730$2907_Y $auto$opt_reduce.cc:134:opt_mux$15618 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13913: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13764_CMP $auto$opt_reduce.cc:134:opt_mux$15620 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14286: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:730$2907_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:724$2905_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:735$2909_Y $auto$opt_reduce.cc:134:opt_mux$15622 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14702: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14671_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14630_CMP $auto$opt_reduce.cc:134:opt_mux$15626 $auto$opt_reduce.cc:134:opt_mux$15624 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14440_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10092: { $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10021_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4246: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:62$1582_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP $auto$opt_reduce.cc:134:opt_mux$15628 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4262: { $auto$opt_reduce.cc:134:opt_mux$15630 $auto$opt_reduce.cc:134:opt_mux$15582 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15591: { $flatten\u_app.$procmux$6001_CMP $flatten\u_app.$procmux$6002_CMP $flatten\u_app.$procmux$6003_CMP $flatten\u_app.$procmux$6004_CMP $flatten\u_app.$procmux$6023_CMP $flatten\u_app.$procmux$6298_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15593: { $flatten\u_app.$procmux$6001_CMP $flatten\u_app.$procmux$6002_CMP $flatten\u_app.$procmux$6003_CMP $flatten\u_app.$procmux$6004_CMP $flatten\u_app.$procmux$6023_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15615: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11469_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:735$2909_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:730$2907_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:724$2905_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$15617: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11470_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11469_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:735$2909_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:724$2905_Y }
  Optimizing cells in module \demo.
Performed a total of 29 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register demo.u_app.state_q.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_app.$procdff$15521
  root of input selection tree: \u_app.state_d
  found reset state: 4'0000 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$15586
  found ctrl input: $flatten\u_app.$procmux$4925_CMP
  found ctrl input: $flatten\u_app.$procmux$5030_CMP
  found ctrl input: $flatten\u_app.$procmux$5146_CMP
  found ctrl input: $flatten\u_app.$procmux$5274_CMP
  found ctrl input: $flatten\u_app.$procmux$4604_CMP
  found ctrl input: $flatten\u_app.$procmux$4391_CMP
  found ctrl input: $flatten\u_app.$procmux$4392_CMP
  found ctrl input: $flatten\u_app.$procmux$4606_CMP
  found ctrl input: $flatten\u_app.$procmux$4845_CMP
  found ctrl input: $flatten\u_app.$procmux$6563_CMP
  found ctrl input: $flatten\u_app.$procmux$6604_CMP
  found ctrl input: $flatten\u_app.$procmux$6905_CMP
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:309$1054_Y
  found ctrl input: $flatten\u_app.$logic_and$../hdl/demo/app.v:381$1168_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:313$1098_Y
  found state code: 4'0001
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found ctrl input: \u_app.data_valid_q
  found state code: 4'1000
  found ctrl input: $flatten\u_app.$procmux$6001_CMP
  found ctrl input: $flatten\u_app.$procmux$6002_CMP
  found ctrl input: $flatten\u_app.$procmux$6003_CMP
  found ctrl input: $flatten\u_app.$procmux$6004_CMP
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'0111
  found state code: 4'0110
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$15572
  found state code: 4'0101
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:337$1140_Y
  found ctrl input: $flatten\u_app.$procmux$6298_CMP
  found state code: 4'0100
  found state code: 4'0011
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:205$1045_Y
  found state code: 4'0010
  found ctrl output: $flatten\u_app.$procmux$6905_CMP
  found ctrl output: $flatten\u_app.$procmux$6604_CMP
  found ctrl output: $flatten\u_app.$procmux$6563_CMP
  found ctrl output: $flatten\u_app.$procmux$5274_CMP
  found ctrl output: $flatten\u_app.$procmux$5146_CMP
  found ctrl output: $flatten\u_app.$procmux$5030_CMP
  found ctrl output: $flatten\u_app.$procmux$4925_CMP
  found ctrl output: $flatten\u_app.$procmux$4845_CMP
  found ctrl output: $flatten\u_app.$procmux$4606_CMP
  found ctrl output: $flatten\u_app.$procmux$4604_CMP
  found ctrl output: $flatten\u_app.$procmux$4603_CMP
  found ctrl output: $flatten\u_app.$procmux$4404_CMP
  found ctrl output: $flatten\u_app.$procmux$4392_CMP
  found ctrl output: $flatten\u_app.$procmux$4391_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$15572 $auto$opt_reduce.cc:134:opt_mux$15586 \u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q \u_app.data_valid_q $flatten\u_app.$eq$../hdl/demo/app.v:205$1045_Y $flatten\u_app.$eq$../hdl/demo/app.v:309$1054_Y $flatten\u_app.$eq$../hdl/demo/app.v:313$1098_Y $flatten\u_app.$eq$../hdl/demo/app.v:337$1140_Y $flatten\u_app.$logic_and$../hdl/demo/app.v:381$1168_Y $flatten\u_app.$procmux$6001_CMP $flatten\u_app.$procmux$6002_CMP $flatten\u_app.$procmux$6003_CMP $flatten\u_app.$procmux$6004_CMP $flatten\u_app.$procmux$6298_CMP }
  ctrl outputs: { \u_app.state_d $flatten\u_app.$procmux$4391_CMP $flatten\u_app.$procmux$4392_CMP $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$4603_CMP $flatten\u_app.$procmux$4604_CMP $flatten\u_app.$procmux$4606_CMP $flatten\u_app.$procmux$4845_CMP $flatten\u_app.$procmux$4925_CMP $flatten\u_app.$procmux$5030_CMP $flatten\u_app.$procmux$5146_CMP $flatten\u_app.$procmux$5274_CMP $flatten\u_app.$procmux$6563_CMP $flatten\u_app.$procmux$6604_CMP $flatten\u_app.$procmux$6905_CMP }
  transition:     4'0000 14'---0---------- ->     4'0000 18'000000000000000001
  transition:     4'0000 14'---1---------- ->     4'0001 18'000100000000000001
  transition:     4'1000 14'--0----------- ->     4'1000 18'100000000000001000
  transition:     4'1000 14'--1----------- ->     4'1001 18'100100000000001000
  transition:     4'0100 14'---0---------- ->     4'0100 18'010000000100000000
  transition:     4'0100 14'0--1---------- ->     4'0001 18'000100000100000000
  transition:     4'0100 14'1--1---------- ->     4'0101 18'010100000100000000
  transition:     4'1100 14'-----0-------- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----1--0----- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----10-1----- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----11-1----- ->     4'0001 18'000100010000000000
  transition:     4'0010 14'---0---------- ->     4'0010 18'001000000000000100
  transition:     4'0010 14'---1---------- ->     4'0011 18'001100000000000100
  transition:     4'1010 14'--0----------- ->     4'1010 18'101000000000100000
  transition:     4'1010 14'--1----------- ->     4'1011 18'101100000000100000
  transition:     4'0110 14'-----0-------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'--0--1-------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'--1--10------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'--1--11------- ->     4'1000 18'100010000000000000
  transition:     4'0001 14'---0---------- ->     4'0001 18'000100000000000010
  transition:     4'0001 14'---10--------- ->     4'0001 18'000100000000000010
  transition:     4'0001 14'---11--------- ->     4'0010 18'001000000000000010
  transition:     4'1001 14'--0----------- ->     4'1001 18'100100000000010000
  transition:     4'1001 14'--1----------- ->     4'1010 18'101000000000010000
  transition:     4'0101 14'---0---------- ->     4'0101 18'010101000000000000
  transition:     4'0101 14'---1-----0000- ->     4'0001 18'000101000000000000
  transition:     4'0101 14'---1--------1- ->     4'0110 18'011001000000000000
  transition:     4'0101 14'---1-------1-- ->     4'0111 18'011101000000000000
  transition:     4'0101 14'---1------1--- ->     4'1100 18'110001000000000000
  transition:     4'0101 14'---1-----1---- ->     4'1101 18'110101000000000000
  transition:     4'1101 14'-----0-------- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----1--0----- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----10-1----- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----11-1----- ->     4'0001 18'000100100000000000
  transition:     4'0011 14'0------0-----0 ->     4'0001 18'000100000010000000
  transition:     4'0011 14'---0---------1 ->     4'0011 18'001100000010000000
  transition:     4'0011 14'---1---------1 ->     4'0001 18'000100000010000000
  transition:     4'0011 14'1--0---------- ->     4'0011 18'001100000010000000
  transition:     4'0011 14'1--1---------- ->     4'0100 18'010000000010000000
  transition:     4'0011 14'-------1------ ->     4'1000 18'100000000010000000
  transition:     4'1011 14'--0----------- ->     4'1011 18'101100000001000000
  transition:     4'1011 14'--1----------- ->     4'0001 18'000100000001000000
  transition:     4'0111 14'---0---------- ->     4'0111 18'011100001000000000
  transition:     4'0111 14'---1--0------- ->     4'0111 18'011100001000000000
  transition:     4'0111 14'---1--1------- ->     4'1000 18'100000001000000000
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15476
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../usb_cdc/bulk_endp.v:134$2584_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../usb_cdc/bulk_endp.v:134$2583_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../usb_cdc/bulk_endp.v:134$2584_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../usb_cdc/bulk_endp.v:134$2583_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15551
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11433_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12637_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15265_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:632$2874_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:662$2888_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:672$2892_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:668$2890_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:620$2871_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:599$2865_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:600$2866_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:605$2868_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:294$2706_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:294$2706_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11126_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11433_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12637_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15265_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:233$2699_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15265_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:672$2892_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:668$2890_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:662$2888_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:632$2874_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:620$2871_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:605$2868_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:600$2866_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:599$2865_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15265_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12637_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11433_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11126_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:294$2706_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:233$2699_Y }
  transition:      3'000 18'--------------0--- ->      3'000 9'100010000
  transition:      3'000 18'00------------1--- ->      3'000 9'100010000
  transition:      3'000 18'10------------1--- ->      3'010 9'100010100
  transition:      3'000 18'-1------------1--- ->      3'000 9'100010000
  transition:      3'100 18'--------------0--- ->      3'100 9'000111000
  transition:      3'100 18'00------------1--- ->      3'000 9'000110000
  transition:      3'100 18'10------------1--- ->      3'010 9'000110100
  transition:      3'100 18'-1------------1--- ->      3'000 9'000110000
  transition:      3'010 18'--------------0--- ->      3'010 9'010010100
  transition:      3'010 18'00----------0-1--0 ->      3'001 9'010010010
  transition:      3'010 18'00--------001-10-0 ->      3'011 9'010010110
  transition:      3'010 18'00--------101-10-0 ->      3'100 9'010011000
  transition:      3'010 18'00---------01-11-0 ->      3'011 9'010010110
  transition:      3'010 18'00---------11-1--0 ->      3'001 9'010010010
  transition:      3'010 18'00------------1--1 ->      3'010 9'010010100
  transition:      3'010 18'10------------1--- ->      3'010 9'010010100
  transition:      3'010 18'-1------------1--- ->      3'000 9'010010000
  transition:      3'001 18'--------------0--- ->      3'001 9'000000011
  transition:      3'001 18'00------------1--- ->      3'001 9'000000011
  transition:      3'001 18'10------------1--- ->      3'010 9'000000101
  transition:      3'001 18'-1------------1--- ->      3'001 9'000000011
  transition:      3'011 18'--------------0--- ->      3'011 9'001010110
  transition:      3'011 18'00------------1000 ->      3'100 9'001011000
  transition:      3'011 18'00------------1001 ->      3'011 9'001010110
  transition:      3'011 18'00------------101- ->      3'001 9'001010010
  transition:      3'011 18'00-00---0----011-0 ->      3'011 9'001010110
  transition:      3'011 18'00-00---0----011-1 ->      3'001 9'001010010
  transition:      3'011 18'00-00---1----0110- ->      3'100 9'001011000
  transition:      3'011 18'00-00---1----0111- ->      3'001 9'001010010
  transition:      3'011 18'00-------0---111-0 ->      3'011 9'001010110
  transition:      3'011 18'00-------0---111-1 ->      3'001 9'001010010
  transition:      3'011 18'00-------1---1110- ->      3'100 9'001011000
  transition:      3'011 18'00-------1---1111- ->      3'001 9'001010010
  transition:      3'011 18'00-1-000------11-- ->      3'001 9'001010010
  transition:      3'011 18'00-1-100------11-0 ->      3'011 9'001010110
  transition:      3'011 18'00-1-100------11-1 ->      3'001 9'001010010
  transition:      3'011 18'00-1--10------11-0 ->      3'011 9'001010110
  transition:      3'011 18'00-1--10------11-1 ->      3'001 9'001010010
  transition:      3'011 18'00-1---1------110- ->      3'100 9'001011000
  transition:      3'011 18'00-1---1------111- ->      3'001 9'001010010
  transition:      3'011 18'00--10-0------11-- ->      3'001 9'001010010
  transition:      3'011 18'00--11-0------11-0 ->      3'011 9'001010110
  transition:      3'011 18'00--11-0------11-1 ->      3'001 9'001010010
  transition:      3'011 18'00--1--1------110- ->      3'100 9'001011000
  transition:      3'011 18'00--1--1------111- ->      3'001 9'001010010
  transition:      3'011 18'10------------1--- ->      3'010 9'001010100
  transition:      3'011 18'-1------------1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$15538
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10337_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10338_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10339_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:240$2069_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10341_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2067_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10343_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2066_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10310_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10330_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../usb_cdc/sie.v:490$2450_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../usb_cdc/sie.v:460$2436_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../usb_cdc/sie.v:475$2441_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:425$2355_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:391$2276_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:392$2277_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:397$2278_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:398$2279_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:332$2188_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10021_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../usb_cdc/sie.v:344$2203_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2066_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2067_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:240$2069_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10310_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10330_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10337_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10338_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10339_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10341_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10343_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10738_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10742_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10021_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../usb_cdc/sie.v:490$2450_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../usb_cdc/sie.v:475$2441_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../usb_cdc/sie.v:460$2436_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:425$2355_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:398$2279_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:397$2278_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:392$2277_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:391$2276_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../usb_cdc/sie.v:344$2203_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:332$2188_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$10742_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10738_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10343_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10341_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10339_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10338_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10337_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10330_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10310_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:240$2069_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2067_Y $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2066_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000000010001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000100001000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000100001001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000100001010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0001000000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0001000000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0010000000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0010000000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0010000000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0000001001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0000001001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0000000100000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000010001010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15484
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:122$1645_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1647_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3301_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3726_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3850_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1648_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:180$1669_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:157$1663_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:211$1684_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:214$1685_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:183$1672_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:203$1680_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:121$1643_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../usb_cdc/phy_rx.v:180$1671_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:184$1675_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:175$1668_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3850_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3726_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3301_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1647_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:122$1645_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:121$1643_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1648_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:157$1663_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:175$1668_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:180$1669_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../usb_cdc/phy_rx.v:180$1671_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:183$1672_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:184$1675_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:203$1680_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:211$1684_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:214$1685_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:122$1645_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1647_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3301_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3726_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3850_CMP }
  transition:      3'000 12'0----------- ->      3'000 8'00000001
  transition:      3'000 12'1---0------- ->      3'000 8'00000001
  transition:      3'000 12'1---1------- ->      3'001 8'00001001
  transition:      3'100 12'0----------- ->      3'100 8'10100000
  transition:      3'100 12'1----------- ->      3'000 8'10000000
  transition:      3'010 12'0----------- ->      3'010 8'00010100
  transition:      3'010 12'1--0-0----00 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-0--01 ->      3'010 8'00010100
  transition:      3'010 12'1--0-0-1--01 ->      3'100 8'00100100
  transition:      3'010 12'1--0-0----1- ->      3'100 8'00100100
  transition:      3'010 12'10-1-0---0-- ->      3'100 8'00100100
  transition:      3'010 12'11-1-0---0-- ->      3'010 8'00010100
  transition:      3'010 12'1--1-0---1-- ->      3'011 8'00011100
  transition:      3'010 12'1----1------ ->      3'100 8'00100100
  transition:      3'001 12'0----------- ->      3'001 8'00001010
  transition:      3'001 12'1-----00---- ->      3'001 8'00001010
  transition:      3'001 12'1-----010--- ->      3'000 8'00000010
  transition:      3'001 12'1-----011--- ->      3'010 8'00010010
  transition:      3'001 12'1-----1----- ->      3'000 8'00000010
  transition:      3'011 12'0----------- ->      3'011 8'01011000
  transition:      3'011 12'1-0--------- ->      3'100 8'01100000
  transition:      3'011 12'1-1--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15491
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:113$1606_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:63$1584_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4050_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:62$1582_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:137$1614_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:62$1582_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4050_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:63$1584_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:113$1606_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:137$1614_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:62$1582_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:63$1584_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4050_CMP }
  transition:       2'00 4'-0-- ->       2'00 6'100000
  transition:       2'00 4'010- ->       2'00 6'100000
  transition:       2'00 4'110- ->       2'01 6'100100
  transition:       2'00 4'-11- ->       2'00 6'100000
  transition:       2'10 4'-0-- ->       2'10 6'001010
  transition:       2'10 4'-100 ->       2'10 6'001010
  transition:       2'10 4'0101 ->       2'11 6'001110
  transition:       2'10 4'1101 ->       2'10 6'001010
  transition:       2'10 4'-11- ->       2'10 6'001010
  transition:       2'01 4'-0-- ->       2'01 6'000101
  transition:       2'01 4'-100 ->       2'01 6'000101
  transition:       2'01 4'0101 ->       2'00 6'000001
  transition:       2'01 4'1101 ->       2'10 6'001001
  transition:       2'01 4'-11- ->       2'01 6'000101
  transition:       2'11 4'-0-- ->       2'11 6'011100
  transition:       2'11 4'-100 ->       2'11 6'011100
  transition:       2'11 4'-101 ->       2'00 6'010000
  transition:       2'11 4'-11- ->       2'11 6'011100

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15679' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15672' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15658' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15650' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15265_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15647' from module `\demo'.
Optimizing FSM `$fsm$\u_app.state_q$15631' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$15586.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 144 unused cells and 144 unused wires.
<suppressed ~150 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.state_q$15631' from module `\demo'.
  Removing unused output signal $flatten\u_app.$procmux$6905_CMP.
  Removing unused output signal \u_app.state_d [0].
  Removing unused output signal \u_app.state_d [1].
  Removing unused output signal \u_app.state_d [2].
  Removing unused output signal \u_app.state_d [3].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15647' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15650' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:294$2706_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$15265_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15658' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10310_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10330_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15672' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15679' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.state_q$15631' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------------1
  1000 -> ------------1-
  0100 -> -----------1--
  1100 -> ----------1---
  0010 -> ---------1----
  1010 -> --------1-----
  0110 -> -------1------
  0001 -> ------1-------
  1001 -> -----1--------
  0101 -> ----1---------
  1101 -> ---1----------
  0011 -> --1-----------
  1011 -> -1------------
  0111 -> 1-------------
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15647' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15650' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15658' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15672' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15679' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.state_q$15631' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_app.state_q$15631 (\u_app.state_q):

  Number of input signals:   13
  Number of output signals:  13
  Number of state bits:      14

  Input signals:
    0: $flatten\u_app.$procmux$6298_CMP
    1: $flatten\u_app.$procmux$6004_CMP
    2: $flatten\u_app.$procmux$6003_CMP
    3: $flatten\u_app.$procmux$6002_CMP
    4: $flatten\u_app.$procmux$6001_CMP
    5: $flatten\u_app.$logic_and$../hdl/demo/app.v:381$1168_Y
    6: $flatten\u_app.$eq$../hdl/demo/app.v:337$1140_Y
    7: $flatten\u_app.$eq$../hdl/demo/app.v:313$1098_Y
    8: $flatten\u_app.$eq$../hdl/demo/app.v:309$1054_Y
    9: $flatten\u_app.$eq$../hdl/demo/app.v:205$1045_Y
   10: \u_app.data_valid_q
   11: \u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q
   12: $auto$opt_reduce.cc:134:opt_mux$15572

  Output signals:
    0: $flatten\u_app.$procmux$6604_CMP
    1: $flatten\u_app.$procmux$6563_CMP
    2: $flatten\u_app.$procmux$5274_CMP
    3: $flatten\u_app.$procmux$5146_CMP
    4: $flatten\u_app.$procmux$5030_CMP
    5: $flatten\u_app.$procmux$4925_CMP
    6: $flatten\u_app.$procmux$4845_CMP
    7: $flatten\u_app.$procmux$4606_CMP
    8: $flatten\u_app.$procmux$4604_CMP
    9: $flatten\u_app.$procmux$4603_CMP
   10: $flatten\u_app.$procmux$4404_CMP
   11: $flatten\u_app.$procmux$4392_CMP
   12: $flatten\u_app.$procmux$4391_CMP

  State encoding:
    0: 14'-------------1  <RESET STATE>
    1: 14'------------1-
    2: 14'-----------1--
    3: 14'----------1---
    4: 14'---------1----
    5: 14'--------1-----
    6: 14'-------1------
    7: 14'------1-------
    8: 14'-----1--------
    9: 14'----1---------
   10: 14'---1----------
   11: 14'--1-----------
   12: 14'-1------------
   13: 14'1-------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'--0----------   ->     0 13'0000000000000
      1:     0 13'--1----------   ->     7 13'0000000000000
      2:     1 13'-0-----------   ->     1 13'0000000000100
      3:     1 13'-1-----------   ->     8 13'0000000000100
      4:     2 13'--0----------   ->     2 13'0000010000000
      5:     2 13'0-1----------   ->     7 13'0000010000000
      6:     2 13'1-1----------   ->     9 13'0000010000000
      7:     3 13'----1--0-----   ->     3 13'0001000000000
      8:     3 13'----10-1-----   ->     3 13'0001000000000
      9:     3 13'----0--------   ->     3 13'0001000000000
     10:     3 13'----11-1-----   ->     7 13'0001000000000
     11:     4 13'--0----------   ->     4 13'0000000000010
     12:     4 13'--1----------   ->    11 13'0000000000010
     13:     5 13'-0-----------   ->     5 13'0000000010000
     14:     5 13'-1-----------   ->    12 13'0000000010000
     15:     6 13'-1--11-------   ->     1 13'1000000000000
     16:     6 13'-1--10-------   ->     6 13'1000000000000
     17:     6 13'----0--------   ->     6 13'1000000000000
     18:     6 13'-0--1--------   ->     6 13'1000000000000
     19:     7 13'--11---------   ->     4 13'0000000000001
     20:     7 13'--10---------   ->     7 13'0000000000001
     21:     7 13'--0----------   ->     7 13'0000000000001
     22:     8 13'-1-----------   ->     5 13'0000000001000
     23:     8 13'-0-----------   ->     8 13'0000000001000
     24:     9 13'--1------1---   ->     3 13'0100000000000
     25:     9 13'--1--------1-   ->     6 13'0100000000000
     26:     9 13'--1-----0000-   ->     7 13'0100000000000
     27:     9 13'--0----------   ->     9 13'0100000000000
     28:     9 13'--1-----1----   ->    10 13'0100000000000
     29:     9 13'--1-------1--   ->    13 13'0100000000000
     30:    10 13'----11-1-----   ->     7 13'0010000000000
     31:    10 13'----1--0-----   ->    10 13'0010000000000
     32:    10 13'----10-1-----   ->    10 13'0010000000000
     33:    10 13'----0--------   ->    10 13'0010000000000
     34:    11 13'------1------   ->     1 13'0000001000000
     35:    11 13'1-1----------   ->     2 13'0000001000000
     36:    11 13'0-----0-----0   ->     7 13'0000001000000
     37:    11 13'--1---------1   ->     7 13'0000001000000
     38:    11 13'--0---------1   ->    11 13'0000001000000
     39:    11 13'1-0----------   ->    11 13'0000001000000
     40:    12 13'-1-----------   ->     7 13'0000000100000
     41:    12 13'-0-----------   ->    12 13'0000000100000
     42:    13 13'--1--1-------   ->     1 13'0000100000000
     43:    13 13'--1--0-------   ->    13 13'0000100000000
     44:    13 13'--0----------   ->    13 13'0000100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15647' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15647 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../usb_cdc/bulk_endp.v:134$2584_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../usb_cdc/bulk_endp.v:134$2583_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15650' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$15650 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   17
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:599$2865_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:600$2866_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:605$2868_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:620$2871_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:632$2874_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:662$2888_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:668$2890_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:672$2892_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP
   15: \u_usb_cdc.u_sie.out_err_q
   16: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:233$2699_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11126_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11433_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12637_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 17'-------------0---   ->     0 4'0000
      1:     0 17'00-----------1---   ->     0 4'0000
      2:     0 17'-1-----------1---   ->     0 4'0000
      3:     0 17'10-----------1---   ->     2 4'0000
      4:     1 17'00-----------1---   ->     0 4'0010
      5:     1 17'-1-----------1---   ->     0 4'0010
      6:     1 17'-------------0---   ->     1 4'0010
      7:     1 17'10-----------1---   ->     2 4'0010
      8:     2 17'-1-----------1---   ->     0 4'1000
      9:     2 17'00-------101-10-0   ->     1 4'1000
     10:     2 17'00-----------1--1   ->     2 4'1000
     11:     2 17'-------------0---   ->     2 4'1000
     12:     2 17'10-----------1---   ->     2 4'1000
     13:     2 17'00---------0-1--0   ->     3 4'1000
     14:     2 17'00--------11-1--0   ->     3 4'1000
     15:     2 17'00-------001-10-0   ->     4 4'1000
     16:     2 17'00--------01-11-0   ->     4 4'1000
     17:     3 17'10-----------1---   ->     2 4'0001
     18:     3 17'-------------0---   ->     3 4'0001
     19:     3 17'00-----------1---   ->     3 4'0001
     20:     3 17'-1-----------1---   ->     3 4'0001
     21:     4 17'-1-----------1---   ->     0 4'0100
     22:     4 17'00-----------1000   ->     1 4'0100
     23:     4 17'0000---1----0110-   ->     1 4'0100
     24:     4 17'00------1---1110-   ->     1 4'0100
     25:     4 17'00-1--1------110-   ->     1 4'0100
     26:     4 17'001---1------110-   ->     1 4'0100
     27:     4 17'10-----------1---   ->     2 4'0100
     28:     4 17'0000---0----011-1   ->     3 4'0100
     29:     4 17'00------0---111-1   ->     3 4'0100
     30:     4 17'001-100------11-1   ->     3 4'0100
     31:     4 17'001--10------11-1   ->     3 4'0100
     32:     4 17'00-11-0------11-1   ->     3 4'0100
     33:     4 17'00-----------101-   ->     3 4'0100
     34:     4 17'0000---1----0111-   ->     3 4'0100
     35:     4 17'00------1---1111-   ->     3 4'0100
     36:     4 17'00-1--1------111-   ->     3 4'0100
     37:     4 17'001---1------111-   ->     3 4'0100
     38:     4 17'001-000------11--   ->     3 4'0100
     39:     4 17'00-10-0------11--   ->     3 4'0100
     40:     4 17'0000---0----011-0   ->     4 4'0100
     41:     4 17'00------0---111-0   ->     4 4'0100
     42:     4 17'001-100------11-0   ->     4 4'0100
     43:     4 17'001--10------11-0   ->     4 4'0100
     44:     4 17'00-11-0------11-0   ->     4 4'0100
     45:     4 17'00-----------1001   ->     4 4'0100
     46:     4 17'-------------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15658' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$15658 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:332$2188_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../usb_cdc/sie.v:344$2203_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:391$2276_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:392$2277_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:397$2278_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:398$2279_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:425$2355_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../usb_cdc/sie.v:460$2436_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../usb_cdc/sie.v:475$2441_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../usb_cdc/sie.v:490$2450_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$10021_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2066_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:239$2067_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:240$2069_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10337_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10338_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$10339_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$10341_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$10343_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$10738_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$10742_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000100000
      5:     1 16'10------------1-   ->     0 10'0000100000
      6:     1 16'-1------------1-   ->     0 10'0000100000
      7:     1 16'--------------0-   ->     1 10'0000100000
      8:     1 16'00---10-------1-   ->     4 10'0000100000
      9:     1 16'00---00-------1-   ->     7 10'0000100000
     10:     2 16'-0------------10   ->     0 10'0001000000
     11:     2 16'-1------------1-   ->     0 10'0001000000
     12:     2 16'--------------0-   ->     2 10'0001000000
     13:     2 16'-0------------11   ->     8 10'0001000000
     14:     3 16'-0------------10   ->     0 10'0010000000
     15:     3 16'-1------------1-   ->     0 10'0010000000
     16:     3 16'--------------0-   ->     3 10'0010000000
     17:     3 16'-0------------11   ->     9 10'0010000000
     18:     4 16'-1------------1-   ->     0 10'0000001000
     19:     4 16'--------------0-   ->     4 10'0000001000
     20:     4 16'-0------------1-   ->    10 10'0000001000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000010000
     37:     7 16'-0--1---------1-   ->     4 10'0000010000
     38:     7 16'--------------0-   ->     7 10'0000010000
     39:     7 16'-0--0---------1-   ->     7 10'0000010000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15672' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15672 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   12
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:214$1685_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:211$1684_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:203$1680_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:184$1675_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:183$1672_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../usb_cdc/phy_rx.v:180$1671_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:180$1669_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:175$1668_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:157$1663_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1648_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../usb_cdc/phy_rx.v:121$1643_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3850_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3726_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3301_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1647_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:122$1645_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'1---0-------   ->     0 5'00001
      1:     0 12'0-----------   ->     0 5'00001
      2:     0 12'1---1-------   ->     3 5'00001
      3:     1 12'1-----------   ->     0 5'10000
      4:     1 12'0-----------   ->     1 5'10000
      5:     2 12'1--0-0-1--01   ->     1 5'00100
      6:     2 12'1--0-0----1-   ->     1 5'00100
      7:     2 12'10-1-0---0--   ->     1 5'00100
      8:     2 12'1----1------   ->     1 5'00100
      9:     2 12'1--0-0----00   ->     2 5'00100
     10:     2 12'1--0-0-0--01   ->     2 5'00100
     11:     2 12'11-1-0---0--   ->     2 5'00100
     12:     2 12'0-----------   ->     2 5'00100
     13:     2 12'1--1-0---1--   ->     4 5'00100
     14:     3 12'1-----010---   ->     0 5'00010
     15:     3 12'1-----1-----   ->     0 5'00010
     16:     3 12'1-----011---   ->     2 5'00010
     17:     3 12'1-----00----   ->     3 5'00010
     18:     3 12'0-----------   ->     3 5'00010
     19:     4 12'1-1---------   ->     0 5'01000
     20:     4 12'1-0---------   ->     1 5'01000
     21:     4 12'0-----------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15679' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15679 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:137$1614_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:113$1606_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4050_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3965_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:63$1584_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../usb_cdc/phy_tx.v:62$1582_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'1000
      1:     0 4'-11-   ->     0 4'1000
      2:     0 4'-0--   ->     0 4'1000
      3:     0 4'110-   ->     2 4'1000
      4:     1 4'-100   ->     1 4'0010
      5:     1 4'1101   ->     1 4'0010
      6:     1 4'-11-   ->     1 4'0010
      7:     1 4'-0--   ->     1 4'0010
      8:     1 4'0101   ->     3 4'0010
      9:     2 4'0101   ->     0 4'0001
     10:     2 4'1101   ->     1 4'0001
     11:     2 4'-100   ->     2 4'0001
     12:     2 4'-11-   ->     2 4'0001
     13:     2 4'-0--   ->     2 4'0001
     14:     3 4'-101   ->     0 4'0100
     15:     3 4'-100   ->     3 4'0100
     16:     3 4'-11-   ->     3 4'0100
     17:     3 4'-0--   ->     3 4'0100

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.state_q$15631' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$15647' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15650' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15658' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15672' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15679' from module `\demo'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~52 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~204 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$15518 ($adff) from module demo (D = $add$../hdl/demo/demo.v:84$1199_Y [19:0], Q = \up_cnt [19:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15496 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15495 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15494 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15493 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$15492 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15487 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3884_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15486 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../usb_cdc/phy_rx.v:186$1676_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15485 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3897_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15483 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15482 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$15481 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15549 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15548 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15547 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15546 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15545 ($adff) from module demo (D = \u_usb_cdc.u_sie.dataout_toggle_d [1], Q = \u_usb_cdc.u_sie.dataout_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15545 ($adff) from module demo (D = \u_usb_cdc.u_sie.dataout_toggle_q [15:2], Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15545 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Handling D = Q on $auto$ff.cc:262:slice$16503 ($adffe) from module demo (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16503 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15544 ($adff) from module demo (D = \u_usb_cdc.u_sie.datain_toggle_d [1], Q = \u_usb_cdc.u_sie.datain_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15544 ($adff) from module demo (D = \u_usb_cdc.u_sie.datain_toggle_q [15:2], Q = \u_usb_cdc.u_sie.datain_toggle_q [15:2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15544 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Handling D = Q on $auto$ff.cc:262:slice$16530 ($adffe) from module demo (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16530 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15543 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15541 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15540 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15539 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$15537 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15560 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15559 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15558 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\dev_state_dd[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15557 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15556 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\req_d[3:0], Q = \u_usb_cdc.u_ctrl_endp.req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15555 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15554 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15553 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15552 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$15550 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15480 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15479 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15478 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15477 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../usb_cdc/bulk_endp.v:0$2596_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15475 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15472 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3083_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15471 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15468 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3047_Y, Q = \u_usb_cdc.u_bulk_endp.u_data_sync.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15467 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15466 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2642_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15465 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3067_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15460 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3009_Y, Q = \u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15459 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15458 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3032_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15457 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../usb_cdc/bulk_endp.v:0$2688_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$15455 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.u_data_sync.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$15534 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$15535 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.$procdff$15531 ($adff) from module demo (D = $flatten\u_app.$3\read_addr_lsb_d[0:0], Q = \u_app.read_addr_lsb_q).
Adding EN signal on $flatten\u_app.$procdff$15530 ($adff) from module demo (D = \u_app.mem_addr_d, Q = \u_app.mem_addr_q).
Adding EN signal on $flatten\u_app.$procdff$15529 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$15527 ($adff) from module demo (D = \u_app.data_q, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$15526 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$15526 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$15526 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$15525 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$15524 ($adff) from module demo (D = \u_app.data_valid_d, Q = \u_app.data_valid_q).
Adding EN signal on $flatten\u_app.$procdff$15523 ($adff) from module demo (D = \u_app.data_q, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$15522 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$15522 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$15522 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$15520 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.data_q).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 138 unused cells and 256 unused wires.
<suppressed ~163 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~26 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~183 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~187 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$add$../hdl/demo/demo.v:84$1199 ($add).
Removed top 11 bits (of 32) from port Y of cell demo.$add$../hdl/demo/demo.v:84$1199 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../hdl/demo/prescaler.v:18$942 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../hdl/demo/prescaler.v:18$942 ($add).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16374 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16366 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16514 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16256 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16251 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16494 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16238 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16222 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16218 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16190 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16186 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16182 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16177 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16173 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16160 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16151 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16479 ($ne).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16142 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16125 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16115 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16111 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16107 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16103 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16099 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16095 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16091 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16087 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16083 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16079 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16066 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16062 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16058 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16054 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16050 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16046 ($eq).
Removed top 6 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16042 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16038 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16029 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16021 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16017 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16013 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16009 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16005 ($eq).
Removed top 4 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16001 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15997 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15993 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15989 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15985 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15981 ($eq).
Removed top 6 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15977 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15973 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16456 ($ne).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../hdl/demo/ram.v:0$2493 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../hdl/demo/rom.v:0$2519 ($shiftx).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15969 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6847 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6752 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6596 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6497 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6443 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6298_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6254 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6231 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15958 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6066 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6052 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6022 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6023_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6004_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6003_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6002_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6001_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5961 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5948 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5935 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5778 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5762 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5730 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5702 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5700 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5698 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5683 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5681 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5679 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5664 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5662 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5660 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5645 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5643 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5641 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5626 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5624 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5622 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5607 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5605 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5603 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5588 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5586 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5584 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5471 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5447 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5425 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5423 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5410 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5408 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5395 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5393 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5380 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5378 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5365 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5363 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5350 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5348 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5335 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5333 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15949 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15945 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4800 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15941 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4513 ($mux).
Removed top 4 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15937 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4365 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:337$1140 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1136 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1132 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1128 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1124 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1120 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1116 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1112 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:316$1099 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:316$1099 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1095 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1091 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1087 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1083 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1079 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1075 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1071 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:43$1067 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:214$1047 ($add).
Removed top 22 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:214$1047 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:184$1022 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:184$1022 ($sub).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16516 ($ne).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16518 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16462 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16541 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16543 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16649 ($ne).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16639 ($ne).
Removed top 5 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16458 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15767 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16671 ($ne).
Removed top 6 bits (of 9) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16709 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16728 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16747 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16771 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16793 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16797 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16822 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16826 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16841 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16843 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16845 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16858 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16865 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16882 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16897 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16920 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16939 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15798 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16510 ($ne).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../usb_cdc/bulk_endp.v:0$2569 ($shiftx).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../usb_cdc/bulk_endp.v:0$2589 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../usb_cdc/bulk_endp.v:0$2590 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../usb_cdc/bulk_endp.v:0$2593 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../usb_cdc/bulk_endp.v:0$2593 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:143$2598 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:143$2598 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../usb_cdc/bulk_endp.v:0$2601 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:208$2623 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:208$2623 ($add).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15933 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:307$2637 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:307$2637 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:319$2647 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:319$2647 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$eq$../../usb_cdc/bulk_endp.v:322$2648 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:352$2666 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:352$2666 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../usb_cdc/bulk_endp.v:0$2681 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../usb_cdc/bulk_endp.v:0$2682 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../usb_cdc/bulk_endp.v:0$2685 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../usb_cdc/bulk_endp.v:0$2685 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:364$2690 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:364$2690 ($add).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3007 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3019 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3021 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3023 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3045 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3054 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3056 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3058 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3096 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3160 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3226 ($mux).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15929 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../usb_cdc/ctrl_endp.v:305$2709 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../usb_cdc/ctrl_endp.v:305$2709 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:348$2735 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:359$2738 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:359$2739 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:360$2741 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:360$2743 ($ne).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:391$2758 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:421$2768 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:447$2779 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:525$2835 ($ne).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../usb_cdc/ctrl_endp.v:542$2841 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../usb_cdc/ctrl_endp.v:572$2853 ($gt).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:599$2865 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:620$2871 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../usb_cdc/ctrl_endp.v:0$2878 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../usb_cdc/ctrl_endp.v:0$2885 ($shiftx).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:662$2888 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:668$2890 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:724$2905 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:730$2907 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11157 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11256 ($mux).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11842 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11940 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12049 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12090 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12716_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12786 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12813 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12922 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12973 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12978_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13138 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13218_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13408 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13438 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13443_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13583 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13615 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13676_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13764_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13791 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13974 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14006 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14067 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14192 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14225 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14374 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14405 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14551_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14590_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14630_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15901 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:246$2075 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:246$2075 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:345$2199 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../usb_cdc/sie.v:358$2215 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2219 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11107 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2238 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2242 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11102 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2246 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2250 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2254 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11093 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2258 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2262 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2266 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2270 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../usb_cdc/sie.v:118$2274 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:392$2277 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../usb_cdc/sie.v:428$2371 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2375 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11042 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11039 ($mux).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2386 ($shl).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../usb_cdc/sie.v:463$2433 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../usb_cdc/sie.v:491$2444 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:500$2483 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:500$2483 ($add).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15894 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7323 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7346 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7349 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7357 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7360 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7368 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7371 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7379 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7382 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7390 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7393 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7401 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7404 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7412 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7415 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7637 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7640 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7651 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7654 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7665 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7668 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7679 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7682 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7693 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7696 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7707 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7710 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7721 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7724 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7928 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7931 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7933 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7936 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8056 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8161 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8163 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8166 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8178 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8180 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8183 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8195 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8197 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8200 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8212 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8214 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8217 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8229 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8231 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8234 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8246 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8248 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8251 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8263 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8265 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8268 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8280 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8282 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8285 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8448 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8462 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8499 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8502 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8514 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8517 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8529 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8532 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8544 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8547 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8559 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8562 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8574 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8577 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8589 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8592 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8639 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8670 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8757 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8785 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8837 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8862 ($mux).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15885 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8956 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8978 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9084 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9103 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9200 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9202 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9205 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9219 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9221 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9224 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9238 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9240 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9243 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9257 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9259 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9262 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9276 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9278 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9281 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9295 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9297 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9300 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9314 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9316 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9319 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9333 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9335 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9338 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9352 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9354 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9357 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9371 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9373 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9376 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9388 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9390 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9392 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9395 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9422 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9438 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10393 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3613 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3565 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3548 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3455 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3420 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3401 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15846 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3278 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:187$1677 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:187$1677 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:175$1666 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:154$1662 ($add).
Removed top 26 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:154$1662 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:123$1648 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../usb_cdc/phy_rx.v:120$1639 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:92$1638 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:92$1638 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:120$1611 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:120$1611 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../usb_cdc/phy_tx.v:117$1608 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../usb_cdc/phy_tx.v:117$1608 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:76$1599 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:76$1599 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../usb_cdc/usb_cdc.v:72$2531 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8039 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10252 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7886 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10178 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7757 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9966 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2389 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2389 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2389 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9814 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2220 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2220 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2220 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2386 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2388 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2388 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2388 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2217 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2219 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2219 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7926 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2376 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2376 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../usb_cdc/sie.v:0$2376 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2373 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2375 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2375 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../usb_cdc/sie.v:0$2218 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../usb_cdc/sie.v:0$2218 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2212 ($shl).
Removed top 11 bits (of 32) from wire demo.$add$../hdl/demo/demo.v:84$1199_Y.
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:184$1022_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:316$1099_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:143$2598_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:307$2637_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:319$2647_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:352$2666_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../usb_cdc/bulk_endp.v:0$2590_Y.
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$10\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$11\in_data[7:0].
Removed top 2 bits (of 4) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$33\req_d[3:0].
Removed top 2 bits (of 4) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$34\req_d[3:0].
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$6\dev_state_dd[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2233.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:500$2483_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2219_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../usb_cdc/sie.v:0$2375_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../usb_cdc/sie.v:0$2218_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$7926_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$9388_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2217_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../usb_cdc/sie.v:0$2373_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 26 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:154$1662_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:187$1677_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:92$1638_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:120$1611_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:76$1599_Y.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 249 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $add$../hdl/demo/demo.v:84$1199 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:214$1047 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:184$1022 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:316$1099 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../hdl/demo/prescaler.v:18$942 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:143$2598 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:208$2623 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:307$2637 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:319$2647 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:352$2666 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:364$2690 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../usb_cdc/ctrl_endp.v:305$2709 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:246$2075 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:500$2483 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:154$1662 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:187$1677 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:92$1638 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:120$1611 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:76$1599 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../usb_cdc/phy_tx.v:117$1608 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../usb_cdc/phy_tx.v:117$1608.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:76$1599.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:120$1611.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:92$1638.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:187$1677.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:154$1662.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:500$2483.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:246$2075.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../usb_cdc/ctrl_endp.v:305$2709.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:364$2690.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:352$2666.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:319$2647.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:307$2637.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:208$2623.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:143$2598.
  creating $alu model for $macc $flatten\u_prescaler.$add$../hdl/demo/prescaler.v:18$942.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:316$1099.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:184$1022.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:214$1047.
  creating $alu model for $macc $add$../hdl/demo/demo.v:84$1199.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../usb_cdc/ctrl_endp.v:572$2853 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../usb_cdc/ctrl_endp.v:576$2857 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../usb_cdc/ctrl_endp.v:576$2857: $auto$alumacc.cc:485:replace_alu$16990
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../usb_cdc/ctrl_endp.v:572$2853: $auto$alumacc.cc:485:replace_alu$17001
  creating $alu cell for $add$../hdl/demo/demo.v:84$1199: $auto$alumacc.cc:485:replace_alu$17006
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:214$1047: $auto$alumacc.cc:485:replace_alu$17009
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:184$1022: $auto$alumacc.cc:485:replace_alu$17012
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:316$1099: $auto$alumacc.cc:485:replace_alu$17015
  creating $alu cell for $flatten\u_prescaler.$add$../hdl/demo/prescaler.v:18$942: $auto$alumacc.cc:485:replace_alu$17018
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:143$2598: $auto$alumacc.cc:485:replace_alu$17021
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:208$2623: $auto$alumacc.cc:485:replace_alu$17024
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:307$2637: $auto$alumacc.cc:485:replace_alu$17027
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:319$2647: $auto$alumacc.cc:485:replace_alu$17030
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:352$2666: $auto$alumacc.cc:485:replace_alu$17033
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../usb_cdc/bulk_endp.v:364$2690: $auto$alumacc.cc:485:replace_alu$17036
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628: $auto$alumacc.cc:485:replace_alu$17039
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639: $auto$alumacc.cc:485:replace_alu$17042
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../usb_cdc/ctrl_endp.v:305$2709: $auto$alumacc.cc:485:replace_alu$17045
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:246$2075: $auto$alumacc.cc:485:replace_alu$17048
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../usb_cdc/sie.v:500$2483: $auto$alumacc.cc:485:replace_alu$17051
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:154$1662: $auto$alumacc.cc:485:replace_alu$17054
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:187$1677: $auto$alumacc.cc:485:replace_alu$17057
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../usb_cdc/phy_rx.v:92$1638: $auto$alumacc.cc:485:replace_alu$17060
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:120$1611: $auto$alumacc.cc:485:replace_alu$17063
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../usb_cdc/phy_tx.v:76$1599: $auto$alumacc.cc:485:replace_alu$17066
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../usb_cdc/phy_tx.v:117$1608: $auto$alumacc.cc:485:replace_alu$17069
  created 24 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4601: { \u_app.state_q [2] $auto$opt_reduce.cc:134:opt_mux$17073 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4840: { \u_app.state_q [11] $auto$opt_reduce.cc:134:opt_mux$17075 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4935: { \u_app.state_q [9] $auto$opt_reduce.cc:134:opt_mux$17077 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13161: { $auto$opt_reduce.cc:134:opt_mux$15614 $auto$opt_reduce.cc:134:opt_mux$17079 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13640: { $auto$opt_reduce.cc:134:opt_mux$15618 $auto$opt_reduce.cc:134:opt_mux$17081 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14286: { $auto$opt_reduce.cc:134:opt_mux$17083 $auto$opt_reduce.cc:134:opt_mux$15622 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14843: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14800_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:662$2888_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:620$2871_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13676_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13443_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12978_CMP $auto$opt_reduce.cc:134:opt_mux$17085 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859: $auto$opt_reduce.cc:134:opt_mux$15580
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$17072: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$17074: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$17076: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$17078: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11467_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../usb_cdc/ctrl_endp.v:319$2717_Y }
  Optimizing cells in module \demo.
Performed a total of 12 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$16929 ($adffe) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$16910 ($adffe) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$16891 ($adffe) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 69 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$17100: { $auto$opt_dff.cc:197:make_patterns_logic$17097 $auto$opt_dff.cc:197:make_patterns_logic$16906 $auto$opt_dff.cc:197:make_patterns_logic$16904 $auto$opt_dff.cc:197:make_patterns_logic$16896 $auto$opt_dff.cc:197:make_patterns_logic$16892 $auto$opt_dff.cc:197:make_patterns_logic$16881 $auto$opt_dff.cc:197:make_patterns_logic$16844 $auto$opt_dff.cc:197:make_patterns_logic$16842 $auto$opt_dff.cc:197:make_patterns_logic$16840 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$17090: { $auto$opt_dff.cc:197:make_patterns_logic$17087 $auto$opt_dff.cc:197:make_patterns_logic$16938 $auto$opt_dff.cc:197:make_patterns_logic$16936 $auto$opt_dff.cc:197:make_patterns_logic$16930 $auto$opt_dff.cc:197:make_patterns_logic$16906 $auto$opt_dff.cc:197:make_patterns_logic$16904 $auto$opt_dff.cc:197:make_patterns_logic$16881 $auto$opt_dff.cc:197:make_patterns_logic$16844 $auto$opt_dff.cc:197:make_patterns_logic$16842 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$17095: { $auto$opt_dff.cc:197:make_patterns_logic$17092 $auto$opt_dff.cc:197:make_patterns_logic$16919 $auto$opt_dff.cc:197:make_patterns_logic$16911 $auto$opt_dff.cc:197:make_patterns_logic$16906 $auto$opt_dff.cc:197:make_patterns_logic$16904 $auto$opt_dff.cc:197:make_patterns_logic$16881 $auto$opt_dff.cc:197:make_patterns_logic$16857 $auto$opt_dff.cc:197:make_patterns_logic$16844 $auto$opt_dff.cc:197:make_patterns_logic$16842 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10829: { $auto$opt_reduce.cc:134:opt_mux$15568 $auto$opt_reduce.cc:134:opt_mux$17102 }
  Optimizing cells in module \demo.
Performed a total of 4 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.16. Rerunning OPT passes. (Maybe there is more to do..)

13.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

13.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.21.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.23. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~290 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 332 unused wires.
<suppressed ~1 debug messages>

13.27.5. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~133 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5316:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17618 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17618 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17618 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17618 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17618 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17618 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17618 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17618 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17618 [30] $auto$opt_expr.cc:205:group_cell_inputs$17618 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17618 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17618 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17618 [27] $auto$opt_expr.cc:205:group_cell_inputs$17618 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17618 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17618 [2] $auto$opt_expr.cc:205:group_cell_inputs$17618 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17618 [1] $auto$opt_expr.cc:205:group_cell_inputs$17618 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17618 [0] $auto$opt_expr.cc:205:group_cell_inputs$17618 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17618 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1135 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17618 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5331:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17589 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17589 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17589 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17589 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17589 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17589 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17589 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17589 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17589 [30] $auto$opt_expr.cc:205:group_cell_inputs$17589 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17589 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17589 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17589 [27] $auto$opt_expr.cc:205:group_cell_inputs$17589 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17589 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17589 [2] $auto$opt_expr.cc:205:group_cell_inputs$17589 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17589 [1] $auto$opt_expr.cc:205:group_cell_inputs$17589 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17589 [0] $auto$opt_expr.cc:205:group_cell_inputs$17589 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [31] $auto$opt_expr.cc:205:group_cell_inputs$17618 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17618 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17618 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17618 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17618 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17618 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17618 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17589 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17618 [13] $auto$opt_expr.cc:205:group_cell_inputs$17618 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [22] $auto$opt_expr.cc:205:group_cell_inputs$17618 [6] $auto$opt_expr.cc:205:group_cell_inputs$17618 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17618 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [7] $auto$opt_expr.cc:205:group_cell_inputs$17618 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [4] $auto$opt_expr.cc:205:group_cell_inputs$17618 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [31] $auto$opt_expr.cc:205:group_cell_inputs$17618 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17618 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [21] $auto$opt_expr.cc:205:group_cell_inputs$17618 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17618 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1131 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17589 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5346:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17560 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [25] $auto$opt_expr.cc:205:group_cell_inputs$17560 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17560 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [15] $auto$opt_expr.cc:205:group_cell_inputs$17560 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17560 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17560 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17560 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17560 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17560 [30] $auto$opt_expr.cc:205:group_cell_inputs$17560 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17560 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17560 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17560 [27] $auto$opt_expr.cc:205:group_cell_inputs$17560 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17560 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17560 [2] $auto$opt_expr.cc:205:group_cell_inputs$17560 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17560 [1] $auto$opt_expr.cc:205:group_cell_inputs$17560 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17560 [0] $auto$opt_expr.cc:205:group_cell_inputs$17560 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [31] $auto$opt_expr.cc:205:group_cell_inputs$17589 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17589 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17589 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17589 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17589 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17589 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17589 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17560 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17589 [13] $auto$opt_expr.cc:205:group_cell_inputs$17589 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [22] $auto$opt_expr.cc:205:group_cell_inputs$17589 [6] $auto$opt_expr.cc:205:group_cell_inputs$17589 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17589 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [7] $auto$opt_expr.cc:205:group_cell_inputs$17589 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [4] $auto$opt_expr.cc:205:group_cell_inputs$17589 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [31] $auto$opt_expr.cc:205:group_cell_inputs$17589 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17589 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [21] $auto$opt_expr.cc:205:group_cell_inputs$17589 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17589 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1127 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17560 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5361:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17531 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [25] $auto$opt_expr.cc:205:group_cell_inputs$17531 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17531 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [15] $auto$opt_expr.cc:205:group_cell_inputs$17531 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17531 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17531 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17531 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17531 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17531 [30] $auto$opt_expr.cc:205:group_cell_inputs$17531 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17531 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17531 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17531 [27] $auto$opt_expr.cc:205:group_cell_inputs$17531 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17531 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17531 [2] $auto$opt_expr.cc:205:group_cell_inputs$17531 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17531 [1] $auto$opt_expr.cc:205:group_cell_inputs$17531 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17531 [0] $auto$opt_expr.cc:205:group_cell_inputs$17531 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [31] $auto$opt_expr.cc:205:group_cell_inputs$17560 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [25] $auto$opt_expr.cc:205:group_cell_inputs$17560 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17560 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [15] $auto$opt_expr.cc:205:group_cell_inputs$17560 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17560 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17560 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17560 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17531 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17560 [13] $auto$opt_expr.cc:205:group_cell_inputs$17560 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [22] $auto$opt_expr.cc:205:group_cell_inputs$17560 [6] $auto$opt_expr.cc:205:group_cell_inputs$17560 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17560 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [7] $auto$opt_expr.cc:205:group_cell_inputs$17560 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [4] $auto$opt_expr.cc:205:group_cell_inputs$17560 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [31] $auto$opt_expr.cc:205:group_cell_inputs$17560 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [25] $auto$opt_expr.cc:205:group_cell_inputs$17560 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [21] $auto$opt_expr.cc:205:group_cell_inputs$17560 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [15] $auto$opt_expr.cc:205:group_cell_inputs$17560 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1123 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17531 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5376:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [25] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [15] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17502 [30] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17502 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [27] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17502 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $auto$opt_expr.cc:205:group_cell_inputs$17502 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $auto$opt_expr.cc:205:group_cell_inputs$17502 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $auto$opt_expr.cc:205:group_cell_inputs$17502 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [31] $auto$opt_expr.cc:205:group_cell_inputs$17531 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [25] $auto$opt_expr.cc:205:group_cell_inputs$17531 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17531 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [15] $auto$opt_expr.cc:205:group_cell_inputs$17531 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17531 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17531 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17531 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17531 [13] $auto$opt_expr.cc:205:group_cell_inputs$17531 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [22] $auto$opt_expr.cc:205:group_cell_inputs$17531 [6] $auto$opt_expr.cc:205:group_cell_inputs$17531 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17531 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [7] $auto$opt_expr.cc:205:group_cell_inputs$17531 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [4] $auto$opt_expr.cc:205:group_cell_inputs$17531 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [31] $auto$opt_expr.cc:205:group_cell_inputs$17531 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [25] $auto$opt_expr.cc:205:group_cell_inputs$17531 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [21] $auto$opt_expr.cc:205:group_cell_inputs$17531 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [15] $auto$opt_expr.cc:205:group_cell_inputs$17531 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1119 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5391:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [25] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [15] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17473 [30] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17473 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [27] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17473 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $auto$opt_expr.cc:205:group_cell_inputs$17473 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $auto$opt_expr.cc:205:group_cell_inputs$17473 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $auto$opt_expr.cc:205:group_cell_inputs$17473 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [31] $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [25] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [15] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [13] $auto$opt_expr.cc:205:group_cell_inputs$17502 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [22] $auto$opt_expr.cc:205:group_cell_inputs$17502 [6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [7] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [4] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [31] $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [25] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [21] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [15] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1115 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5406:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [25] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [15] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17444 [30] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17444 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [27] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17444 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $auto$opt_expr.cc:205:group_cell_inputs$17444 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $auto$opt_expr.cc:205:group_cell_inputs$17444 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $auto$opt_expr.cc:205:group_cell_inputs$17444 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [31] $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [25] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [15] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [13] $auto$opt_expr.cc:205:group_cell_inputs$17473 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [22] $auto$opt_expr.cc:205:group_cell_inputs$17473 [6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [7] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [4] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [31] $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [25] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [21] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [15] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1111 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5421:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17212 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17212 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17212 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17212 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17212 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17212 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17212 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [31] $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [25] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [15] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17212 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [13] $auto$opt_expr.cc:205:group_cell_inputs$17444 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [22] $auto$opt_expr.cc:205:group_cell_inputs$17444 [6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [7] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [4] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [31] $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [25] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [21] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [15] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:325$987.$result[31:0]$1107 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5563:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17415 [30] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17415 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [27] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17415 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $auto$opt_expr.cc:205:group_cell_inputs$17415 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $auto$opt_expr.cc:205:group_cell_inputs$17415 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $auto$opt_expr.cc:205:group_cell_inputs$17415 [19:18] 1'1 }, Y=$flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [30:18] 1'1 }, Y={ $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [26] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [23:22] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [16] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [12:10] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [8:7] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [5:4] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [2:0] }
      New connections: { $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [31:27] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [25:24] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [21:17] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [15:13] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [9] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [6] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1094 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5582:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17386 [30] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17386 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [27] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17386 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $auto$opt_expr.cc:205:group_cell_inputs$17386 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $auto$opt_expr.cc:205:group_cell_inputs$17386 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $auto$opt_expr.cc:205:group_cell_inputs$17386 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [31] $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [1:0] }
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [13] $auto$opt_expr.cc:205:group_cell_inputs$17415 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [22] $auto$opt_expr.cc:205:group_cell_inputs$17415 [6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [7] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [4] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [31] $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [21] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1090 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5601:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [25] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [15] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17357 [30] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17357 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [27] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17357 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $auto$opt_expr.cc:205:group_cell_inputs$17357 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $auto$opt_expr.cc:205:group_cell_inputs$17357 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $auto$opt_expr.cc:205:group_cell_inputs$17357 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [31] $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [13] $auto$opt_expr.cc:205:group_cell_inputs$17386 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [22] $auto$opt_expr.cc:205:group_cell_inputs$17386 [6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [7] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [4] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [31] $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [21] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1086 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5620:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [25] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [15] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17328 [30] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17328 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [27] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17328 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $auto$opt_expr.cc:205:group_cell_inputs$17328 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $auto$opt_expr.cc:205:group_cell_inputs$17328 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $auto$opt_expr.cc:205:group_cell_inputs$17328 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [31] $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [25] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [15] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [13] $auto$opt_expr.cc:205:group_cell_inputs$17357 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [22] $auto$opt_expr.cc:205:group_cell_inputs$17357 [6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [7] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [4] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [31] $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [25] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [21] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [15] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1082 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5639:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [25] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [15] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17299 [30] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17299 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [27] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17299 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $auto$opt_expr.cc:205:group_cell_inputs$17299 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $auto$opt_expr.cc:205:group_cell_inputs$17299 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $auto$opt_expr.cc:205:group_cell_inputs$17299 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [31] $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [25] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [15] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [13] $auto$opt_expr.cc:205:group_cell_inputs$17328 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [22] $auto$opt_expr.cc:205:group_cell_inputs$17328 [6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [7] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [4] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [31] $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [25] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [21] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [15] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1078 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5658:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [25] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [15] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17270 [30] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17270 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [27] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17270 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $auto$opt_expr.cc:205:group_cell_inputs$17270 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $auto$opt_expr.cc:205:group_cell_inputs$17270 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $auto$opt_expr.cc:205:group_cell_inputs$17270 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [31] $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [25] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [15] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [13] $auto$opt_expr.cc:205:group_cell_inputs$17299 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [22] $auto$opt_expr.cc:205:group_cell_inputs$17299 [6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [7] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [4] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [31] $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [25] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [21] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [15] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1074 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5677:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [25] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [15] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17241 [30] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17241 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [27] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17241 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $auto$opt_expr.cc:205:group_cell_inputs$17241 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $auto$opt_expr.cc:205:group_cell_inputs$17241 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $auto$opt_expr.cc:205:group_cell_inputs$17241 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [31] $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [25] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [15] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [13] $auto$opt_expr.cc:205:group_cell_inputs$17270 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [22] $auto$opt_expr.cc:205:group_cell_inputs$17270 [6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [7] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [4] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [31] $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [25] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [21] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [15] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1070 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5696:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17212 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17212 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17212 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17212 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17212 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17212 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17212 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [31] $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [25] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [15] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17212 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [13] $auto$opt_expr.cc:205:group_cell_inputs$17241 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [22] $auto$opt_expr.cc:205:group_cell_inputs$17241 [6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [7] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [4] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [31] $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [25] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [21] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [15] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:311$986.$result[31:0]$1066 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$ternary$../hdl/demo/app.v:450$1192:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.ram_block[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.ram_block[0].u_ram256x16.MASK [15:9] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [8] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] \u_app.u_ram.ram_block[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:225$2628_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:225$2629_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../usb_cdc/bulk_endp.v:309$2639_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../usb_cdc/bulk_endp.v:309$2640_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12950:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$16960 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$16960 [1]
      New connections: $auto$wreduce.cc:454:run$16960 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14794:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1]
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [3:2] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [0] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10808:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [14] $auto$opt_expr.cc:205:group_cell_inputs$17205 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [1] $auto$opt_expr.cc:205:group_cell_inputs$17205 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17205 [14] $auto$opt_expr.cc:205:group_cell_inputs$17205 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17205 [13] $auto$opt_expr.cc:205:group_cell_inputs$17205 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17205 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2312 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17205 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7344:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [14] $auto$opt_expr.cc:205:group_cell_inputs$17198 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [1] $auto$opt_expr.cc:205:group_cell_inputs$17198 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17198 [14] $auto$opt_expr.cc:205:group_cell_inputs$17198 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17198 [13] $auto$opt_expr.cc:205:group_cell_inputs$17198 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17205 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [1] $auto$opt_expr.cc:205:group_cell_inputs$17205 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17198 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [15] $auto$opt_expr.cc:205:group_cell_inputs$17205 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [14] $auto$opt_expr.cc:205:group_cell_inputs$17205 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../usb_cdc/sie.v:425$2044.$result[15:0]$2349 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17198 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7355:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [14] $auto$opt_expr.cc:205:group_cell_inputs$17191 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [1] $auto$opt_expr.cc:205:group_cell_inputs$17191 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17191 [14] $auto$opt_expr.cc:205:group_cell_inputs$17191 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17191 [13] $auto$opt_expr.cc:205:group_cell_inputs$17191 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17198 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [1] $auto$opt_expr.cc:205:group_cell_inputs$17198 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17191 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [15] $auto$opt_expr.cc:205:group_cell_inputs$17198 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [14] $auto$opt_expr.cc:205:group_cell_inputs$17198 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2304 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17191 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7366:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [14] $auto$opt_expr.cc:205:group_cell_inputs$17184 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [1] $auto$opt_expr.cc:205:group_cell_inputs$17184 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17184 [14] $auto$opt_expr.cc:205:group_cell_inputs$17184 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17184 [13] $auto$opt_expr.cc:205:group_cell_inputs$17184 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17191 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [1] $auto$opt_expr.cc:205:group_cell_inputs$17191 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17184 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [15] $auto$opt_expr.cc:205:group_cell_inputs$17191 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [14] $auto$opt_expr.cc:205:group_cell_inputs$17191 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2300 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17184 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7377:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [14] $auto$opt_expr.cc:205:group_cell_inputs$17177 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [1] $auto$opt_expr.cc:205:group_cell_inputs$17177 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17177 [14] $auto$opt_expr.cc:205:group_cell_inputs$17177 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17177 [13] $auto$opt_expr.cc:205:group_cell_inputs$17177 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17184 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [1] $auto$opt_expr.cc:205:group_cell_inputs$17184 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17177 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [15] $auto$opt_expr.cc:205:group_cell_inputs$17184 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [14] $auto$opt_expr.cc:205:group_cell_inputs$17184 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2296 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17177 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7388:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [14] $auto$opt_expr.cc:205:group_cell_inputs$17170 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [1] $auto$opt_expr.cc:205:group_cell_inputs$17170 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17170 [14] $auto$opt_expr.cc:205:group_cell_inputs$17170 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17170 [13] $auto$opt_expr.cc:205:group_cell_inputs$17170 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17177 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [1] $auto$opt_expr.cc:205:group_cell_inputs$17177 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17170 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [15] $auto$opt_expr.cc:205:group_cell_inputs$17177 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [14] $auto$opt_expr.cc:205:group_cell_inputs$17177 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2292 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17170 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7399:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [14] $auto$opt_expr.cc:205:group_cell_inputs$17163 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [1] $auto$opt_expr.cc:205:group_cell_inputs$17163 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17163 [14] $auto$opt_expr.cc:205:group_cell_inputs$17163 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17163 [13] $auto$opt_expr.cc:205:group_cell_inputs$17163 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17170 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [1] $auto$opt_expr.cc:205:group_cell_inputs$17170 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17163 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [15] $auto$opt_expr.cc:205:group_cell_inputs$17170 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [14] $auto$opt_expr.cc:205:group_cell_inputs$17170 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2288 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17163 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7410:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17156 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$17156 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17163 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [1] $auto$opt_expr.cc:205:group_cell_inputs$17163 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17156 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [15] $auto$opt_expr.cc:205:group_cell_inputs$17163 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [14] $auto$opt_expr.cc:205:group_cell_inputs$17163 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../usb_cdc/sie.v:419$2043.$result[15:0]$2284 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7476:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7494:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7734:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9198:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17151 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269 [1] $auto$opt_expr.cc:205:group_cell_inputs$17151 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17151 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17151 [3] $auto$opt_expr.cc:205:group_cell_inputs$17151 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2273
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17151 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2273 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2273 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2273 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2273 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17151 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9217:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17146 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265 [1] $auto$opt_expr.cc:205:group_cell_inputs$17146 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17146 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17146 [3] $auto$opt_expr.cc:205:group_cell_inputs$17146 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269 [4] $auto$opt_expr.cc:205:group_cell_inputs$17151 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269 [1] $auto$opt_expr.cc:205:group_cell_inputs$17151 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17146 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17151 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269 [4] $auto$opt_expr.cc:205:group_cell_inputs$17151 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2269 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17146 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9236:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17141 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261 [1] $auto$opt_expr.cc:205:group_cell_inputs$17141 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17141 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17141 [3] $auto$opt_expr.cc:205:group_cell_inputs$17141 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265 [4] $auto$opt_expr.cc:205:group_cell_inputs$17146 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265 [1] $auto$opt_expr.cc:205:group_cell_inputs$17146 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17141 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17146 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265 [4] $auto$opt_expr.cc:205:group_cell_inputs$17146 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2265 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17141 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9255:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17136 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257 [1] $auto$opt_expr.cc:205:group_cell_inputs$17136 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17136 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17136 [3] $auto$opt_expr.cc:205:group_cell_inputs$17136 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261 [4] $auto$opt_expr.cc:205:group_cell_inputs$17141 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261 [1] $auto$opt_expr.cc:205:group_cell_inputs$17141 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17136 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17141 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261 [4] $auto$opt_expr.cc:205:group_cell_inputs$17141 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2261 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17136 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9274:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17131 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253 [1] $auto$opt_expr.cc:205:group_cell_inputs$17131 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17131 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17131 [3] $auto$opt_expr.cc:205:group_cell_inputs$17131 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257 [4] $auto$opt_expr.cc:205:group_cell_inputs$17136 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257 [1] $auto$opt_expr.cc:205:group_cell_inputs$17136 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17131 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17136 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257 [4] $auto$opt_expr.cc:205:group_cell_inputs$17136 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2257 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17131 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9293:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17126 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249 [1] $auto$opt_expr.cc:205:group_cell_inputs$17126 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17126 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17126 [3] $auto$opt_expr.cc:205:group_cell_inputs$17126 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253 [4] $auto$opt_expr.cc:205:group_cell_inputs$17131 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253 [1] $auto$opt_expr.cc:205:group_cell_inputs$17131 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17126 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17131 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253 [4] $auto$opt_expr.cc:205:group_cell_inputs$17131 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2253 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17126 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9312:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17121 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245 [1] $auto$opt_expr.cc:205:group_cell_inputs$17121 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17121 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17121 [3] $auto$opt_expr.cc:205:group_cell_inputs$17121 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249 [4] $auto$opt_expr.cc:205:group_cell_inputs$17126 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249 [1] $auto$opt_expr.cc:205:group_cell_inputs$17126 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17121 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17126 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249 [4] $auto$opt_expr.cc:205:group_cell_inputs$17126 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2249 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17121 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9331:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241 [1] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17116 [3] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245 [4] $auto$opt_expr.cc:205:group_cell_inputs$17121 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245 [1] $auto$opt_expr.cc:205:group_cell_inputs$17121 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17121 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245 [4] $auto$opt_expr.cc:205:group_cell_inputs$17121 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2245 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17116 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9350:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17111 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237 [1] $auto$opt_expr.cc:205:group_cell_inputs$17111 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17111 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17111 [3] $auto$opt_expr.cc:205:group_cell_inputs$17111 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241 [4] $auto$opt_expr.cc:205:group_cell_inputs$17116 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241 [1] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17111 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17116 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241 [4] $auto$opt_expr.cc:205:group_cell_inputs$17116 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2241 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17111 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9369:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17106 [1] $auto$opt_expr.cc:205:group_cell_inputs$17106 [2] $auto$opt_expr.cc:205:group_cell_inputs$17106 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17106 [1] $auto$wreduce.cc:454:run$16970 [1] $auto$opt_expr.cc:205:group_cell_inputs$17106 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237 [4] $auto$opt_expr.cc:205:group_cell_inputs$17111 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237 [1] $auto$opt_expr.cc:205:group_cell_inputs$17111 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17106 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$16970 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17111 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237 [4] $auto$opt_expr.cc:205:group_cell_inputs$17111 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../usb_cdc/sie.v:391$2041.$result[4:0]$2237 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$17106 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9388:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17106 [1] $auto$wreduce.cc:454:run$16970 [1] $auto$opt_expr.cc:205:group_cell_inputs$17106 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$17106 [1:0]
      New connections: $auto$wreduce.cc:454:run$16970 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3548:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$16979 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16979 [7]
      New connections: $auto$wreduce.cc:454:run$16979 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3627:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$16979 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$16979 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3916:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3984:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14824:
      Old ports: A=$flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0], B=4'1111, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_ctrl_endp.$7\req_d[3:0] [1] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1:0]
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [3:2] = { $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] $flatten\u_usb_cdc.\u_ctrl_endp.$6\req_d[3:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7527:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7542:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7826:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3627:
      Old ports: A=$auto$wreduce.cc:454:run$16979 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$16979 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7584:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7596:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
Performed a total of 55 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~133 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~133 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2262 debug messages>

13.31.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:a5cbfa32d505daf77252974250d9f2d1133a080f$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$231afaec00e6fad0c71d9f677e0405124d548ad2\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2047 debug messages>

13.31.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~987 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~13288 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~10737 debug messages>
Removed a total of 3579 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3646 unused cells and 2578 unused wires.
<suppressed ~3647 debug messages>

13.32.5. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16990.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17001.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$17001.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17006.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17009.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17012.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17015.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17018.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17021.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17024.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17030.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17036.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17039.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17039.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17039.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17042.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17042.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$17042.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17045.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17048.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17051.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17054.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.reset_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17057.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17063.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$17069.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~102 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.33.12. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~566 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17006.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17009.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17012.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17015.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17018.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17021.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17024.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17030.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17036.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17039.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17039.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17042.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17042.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17045.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17048.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17051.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17054.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17057.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17063.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$17069.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~819 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1776 debug messages>
Removed a total of 592 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 3841 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.38.12. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 4796 gates and 5463 wires to a netlist network with 665 inputs and 531 outputs.

13.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     893.
ABC: Participating nodes from both networks       =    1966.
ABC: Participating nodes from the first network   =     893. (  65.57 % of nodes)
ABC: Participating nodes from the second network  =    1073. (  78.78 % of nodes)
ABC: Node pairs (any polarity)                    =     893. (  65.57 % of names can be moved)
ABC: Node pairs (same polarity)                   =     751. (  55.14 % of names can be moved)
ABC: Total runtime =     0.14 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1361
ABC RESULTS:        internal signals:     4267
ABC RESULTS:           input signals:      665
ABC RESULTS:          output signals:      531
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 28 unused cells and 2721 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1462
  1-LUT               22
  2-LUT              260
  3-LUT              469
  4-LUT              711
  with \SB_CARRY    (#0)   88
  with \SB_CARRY    (#1)   86

Eliminating LUTs.
Number of LUTs:     1462
  1-LUT               22
  2-LUT              260
  3-LUT              469
  4-LUT              711
  with \SB_CARRY    (#0)   88
  with \SB_CARRY    (#1)   86

Combining LUTs.
Number of LUTs:     1441
  1-LUT               22
  2-LUT              234
  3-LUT              460
  4-LUT              725
  with \SB_CARRY    (#0)   88
  with \SB_CARRY    (#1)   86

Eliminated 0 LUTs.
Combined 21 LUTs.
<suppressed ~7670 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$cec1536a308515e7d2253f81c19874dbcadd5c56\$lut for cells of type $lut.
Using template $paramod$f1a97ccb530c22e09a6ae54f2cf6b2a84c45339d\$lut for cells of type $lut.
Using template $paramod$45be0966cb24a572ef2f67e97eb5d65a03f2dc8b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$8f4a600c959a32ffd1b8a4c76ef3ddc166419c7f\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$2cb309ebe1b1da294a7f13ac0b8c3ecac17fa8dc\$lut for cells of type $lut.
Using template $paramod$627a8109614c11f6e5d263ec03869552c905c175\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$9c2dece5be18da29d8c978059399d07b00f5921c\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$c63d2a9a6a4df85df575f90529cb29d709ded22e\$lut for cells of type $lut.
Using template $paramod$b46331eec3d08a7fe32e060d0598dc549c2cbdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$db17a9a11e777f7a9691b0c8dcc9d5785e9de410\$lut for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod$324558e3f64dc829e7fbda8b4d2b00176fe7107f\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$e5f3577946f60d63352a885a0122ac782d653d41\$lut for cells of type $lut.
Using template $paramod$371a74549981f9fb141ace095403592b4ec6037a\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$59de045429641615f9fe556a2af28d0739e5972e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$7ad6771b9b40fd01d98988c39e9c94d34bc85f74\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$6272019b462564274bbf2fbbbb739d220f071750\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$986569468136396bfb899d9fcf8f75bcabc8cd05\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$aa38b4fa8c17a0edbff2dfbd7d7bf3cfafef41ae\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$d151c38cd9b2f723ca2e7bae80e30ea6d32d7878\$lut for cells of type $lut.
Using template $paramod$3bd90dfefd2a93c12855dbf6fa4153076794a6ca\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$077697c0823fe82b6627463f707c928db07bbca8\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4044 debug messages>
Removed 0 unused cells and 3204 unused wires.

13.45. Executing AUTONAME pass.
Renamed 45824 objects in module demo (74 iterations).
<suppressed ~2958 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \demo

13.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

13.47. Printing statistics.

=== demo ===

   Number of wires:               1192
   Number of wire bits:           4159
   Number of public wires:        1192
   Number of public wire bits:    4159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2092
     SB_CARRY                      100
     SB_DFFE                         2
     SB_DFFER                      458
     SB_DFFES                        6
     SB_DFFR                        74
     SB_DFFS                         4
     SB_IO                           2
     SB_LUT4                      1441
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     4

13.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

14. Executing JSON backend.

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: bbbfa13e5b, CPU: user 7.11s system 0.08s, MEM: 126.43 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 46x opt_expr (1 sec), 13% 1x abc (1 sec), ...
