
UART_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014d8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08001660  08001660  00011660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080016ac  080016ac  000116ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080016b0  080016b0  000116b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  080016b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .bss          000000e4  20000028  20000028  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000010c  2000010c  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006edd  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001718  00000000  00000000  00026f35  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008c0  00000000  00000000  00028650  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007d8  00000000  00000000  00028f10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003334  00000000  00000000  000296e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002fba  00000000  00000000  0002ca1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002f9d6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000023f4  00000000  00000000  0002fa54  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00031e48  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001648 	.word	0x08001648

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08001648 	.word	0x08001648

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	460b      	mov	r3, r1
 8000296:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <DAC_SetChannel1Data+0x34>)
 800029e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4413      	add	r3, r2
 80002a6:	3308      	adds	r3, #8
 80002a8:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	461a      	mov	r2, r3
 80002ae:	887b      	ldrh	r3, [r7, #2]
 80002b0:	6013      	str	r3, [r2, #0]
}
 80002b2:	bf00      	nop
 80002b4:	3714      	adds	r7, #20
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	40007400 	.word	0x40007400

080002c4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b085      	sub	sp, #20
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4b25      	ldr	r3, [pc, #148]	; (8000370 <DMA_Init+0xac>)
 80002dc:	4013      	ands	r3, r2
 80002de:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000306:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800030c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000312:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000318:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f023 0307 	bic.w	r3, r3, #7
 8000332:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4313      	orrs	r3, r2
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	4313      	orrs	r3, r2
 8000342:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68fa      	ldr	r2, [r7, #12]
 8000348:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	691a      	ldr	r2, [r3, #16]
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	685a      	ldr	r2, [r3, #4]
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	689a      	ldr	r2, [r3, #8]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	60da      	str	r2, [r3, #12]
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	f01c803f 	.word	0xf01c803f

08000374 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	460b      	mov	r3, r1
 800037e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d006      	beq.n	8000394 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f043 0201 	orr.w	r2, r3, #1
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000392:	e005      	b.n	80003a0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	f023 0201 	bic.w	r2, r3, #1
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	601a      	str	r2, [r3, #0]
}
 80003a0:	bf00      	nop
 80003a2:	370c      	adds	r7, #12
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr

080003ac <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80003b4:	2300      	movs	r3, #0
 80003b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f003 0301 	and.w	r3, r3, #1
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80003c4:	2301      	movs	r3, #1
 80003c6:	73fb      	strb	r3, [r7, #15]
 80003c8:	e001      	b.n	80003ce <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80003ca:	2300      	movs	r3, #0
 80003cc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80003ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003dc:	b480      	push	{r7}
 80003de:	b087      	sub	sp, #28
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
 80003e4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80003e6:	2300      	movs	r3, #0
 80003e8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4a15      	ldr	r2, [pc, #84]	; (8000448 <DMA_GetFlagStatus+0x6c>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d802      	bhi.n	80003fc <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <DMA_GetFlagStatus+0x70>)
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	e001      	b.n	8000400 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <DMA_GetFlagStatus+0x74>)
 80003fe:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000406:	2b00      	cmp	r3, #0
 8000408:	d003      	beq.n	8000412 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	e002      	b.n	8000418 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800041e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000422:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000424:	68fa      	ldr	r2, [r7, #12]
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	4013      	ands	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	d002      	beq.n	8000434 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800042e:	2301      	movs	r3, #1
 8000430:	75fb      	strb	r3, [r7, #23]
 8000432:	e001      	b.n	8000438 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000434:	2300      	movs	r3, #0
 8000436:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	371c      	adds	r7, #28
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	4002640f 	.word	0x4002640f
 800044c:	40026000 	.word	0x40026000
 8000450:	40026400 	.word	0x40026400

08000454 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <DMA_ClearFlag+0x50>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d802      	bhi.n	800046c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000466:	4b10      	ldr	r3, [pc, #64]	; (80004a8 <DMA_ClearFlag+0x54>)
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	e001      	b.n	8000470 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <DMA_ClearFlag+0x58>)
 800046e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d007      	beq.n	800048a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000480:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000488:	e006      	b.n	8000498 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000490:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000494:	68fa      	ldr	r2, [r7, #12]
 8000496:	6093      	str	r3, [r2, #8]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	4002640f 	.word	0x4002640f
 80004a8:	40026000 	.word	0x40026000
 80004ac:	40026400 	.word	0x40026400

080004b0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80004bc:	4b34      	ldr	r3, [pc, #208]	; (8000590 <EXTI_Init+0xe0>)
 80004be:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	799b      	ldrb	r3, [r3, #6]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d04f      	beq.n	8000568 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80004c8:	4931      	ldr	r1, [pc, #196]	; (8000590 <EXTI_Init+0xe0>)
 80004ca:	4b31      	ldr	r3, [pc, #196]	; (8000590 <EXTI_Init+0xe0>)
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	43db      	mvns	r3, r3
 80004d4:	4013      	ands	r3, r2
 80004d6:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80004d8:	492d      	ldr	r1, [pc, #180]	; (8000590 <EXTI_Init+0xe0>)
 80004da:	4b2d      	ldr	r3, [pc, #180]	; (8000590 <EXTI_Init+0xe0>)
 80004dc:	685a      	ldr	r2, [r3, #4]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	43db      	mvns	r3, r3
 80004e4:	4013      	ands	r3, r2
 80004e6:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	791b      	ldrb	r3, [r3, #4]
 80004ec:	461a      	mov	r2, r3
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	4413      	add	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	68fa      	ldr	r2, [r7, #12]
 80004f8:	6811      	ldr	r1, [r2, #0]
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	6812      	ldr	r2, [r2, #0]
 80004fe:	430a      	orrs	r2, r1
 8000500:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000502:	4923      	ldr	r1, [pc, #140]	; (8000590 <EXTI_Init+0xe0>)
 8000504:	4b22      	ldr	r3, [pc, #136]	; (8000590 <EXTI_Init+0xe0>)
 8000506:	689a      	ldr	r2, [r3, #8]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	43db      	mvns	r3, r3
 800050e:	4013      	ands	r3, r2
 8000510:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000512:	491f      	ldr	r1, [pc, #124]	; (8000590 <EXTI_Init+0xe0>)
 8000514:	4b1e      	ldr	r3, [pc, #120]	; (8000590 <EXTI_Init+0xe0>)
 8000516:	68da      	ldr	r2, [r3, #12]
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	43db      	mvns	r3, r3
 800051e:	4013      	ands	r3, r2
 8000520:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	795b      	ldrb	r3, [r3, #5]
 8000526:	2b10      	cmp	r3, #16
 8000528:	d10e      	bne.n	8000548 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800052a:	4919      	ldr	r1, [pc, #100]	; (8000590 <EXTI_Init+0xe0>)
 800052c:	4b18      	ldr	r3, [pc, #96]	; (8000590 <EXTI_Init+0xe0>)
 800052e:	689a      	ldr	r2, [r3, #8]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4313      	orrs	r3, r2
 8000536:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000538:	4915      	ldr	r1, [pc, #84]	; (8000590 <EXTI_Init+0xe0>)
 800053a:	4b15      	ldr	r3, [pc, #84]	; (8000590 <EXTI_Init+0xe0>)
 800053c:	68da      	ldr	r2, [r3, #12]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	4313      	orrs	r3, r2
 8000544:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000546:	e01d      	b.n	8000584 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <EXTI_Init+0xe0>)
 800054a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	795b      	ldrb	r3, [r3, #5]
 8000550:	461a      	mov	r2, r3
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	4413      	add	r3, r2
 8000556:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	68fa      	ldr	r2, [r7, #12]
 800055c:	6811      	ldr	r1, [r2, #0]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	6812      	ldr	r2, [r2, #0]
 8000562:	430a      	orrs	r2, r1
 8000564:	601a      	str	r2, [r3, #0]
}
 8000566:	e00d      	b.n	8000584 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	791b      	ldrb	r3, [r3, #4]
 800056c:	461a      	mov	r2, r3
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	4413      	add	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	68fa      	ldr	r2, [r7, #12]
 8000578:	6811      	ldr	r1, [r2, #0]
 800057a:	687a      	ldr	r2, [r7, #4]
 800057c:	6812      	ldr	r2, [r2, #0]
 800057e:	43d2      	mvns	r2, r2
 8000580:	400a      	ands	r2, r1
 8000582:	601a      	str	r2, [r3, #0]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	40013c00 	.word	0x40013c00

08000594 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800059c:	2300      	movs	r3, #0
 800059e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <EXTI_GetITStatus+0x44>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4013      	ands	r3, r2
 80005ac:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80005ae:	4b0a      	ldr	r3, [pc, #40]	; (80005d8 <EXTI_GetITStatus+0x44>)
 80005b0:	695a      	ldr	r2, [r3, #20]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4013      	ands	r3, r2
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d005      	beq.n	80005c6 <EXTI_GetITStatus+0x32>
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d002      	beq.n	80005c6 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80005c0:	2301      	movs	r3, #1
 80005c2:	73fb      	strb	r3, [r7, #15]
 80005c4:	e001      	b.n	80005ca <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80005c6:	2300      	movs	r3, #0
 80005c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3714      	adds	r7, #20
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	40013c00 	.word	0x40013c00

080005dc <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <EXTI_ClearITPendingBit+0x1c>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	6153      	str	r3, [r2, #20]
}
 80005ea:	bf00      	nop
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40013c00 	.word	0x40013c00

080005fc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b087      	sub	sp, #28
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
 800060a:	2300      	movs	r3, #0
 800060c:	613b      	str	r3, [r7, #16]
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
 8000616:	e076      	b.n	8000706 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000618:	2201      	movs	r2, #1
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	fa02 f303 	lsl.w	r3, r2, r3
 8000620:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	4013      	ands	r3, r2
 800062a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800062c:	68fa      	ldr	r2, [r7, #12]
 800062e:	693b      	ldr	r3, [r7, #16]
 8000630:	429a      	cmp	r2, r3
 8000632:	d165      	bne.n	8000700 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	2103      	movs	r1, #3
 800063e:	fa01 f303 	lsl.w	r3, r1, r3
 8000642:	43db      	mvns	r3, r3
 8000644:	401a      	ands	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	791b      	ldrb	r3, [r3, #4]
 8000652:	4619      	mov	r1, r3
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	fa01 f303 	lsl.w	r3, r1, r3
 800065c:	431a      	orrs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	791b      	ldrb	r3, [r3, #4]
 8000666:	2b01      	cmp	r3, #1
 8000668:	d003      	beq.n	8000672 <GPIO_Init+0x76>
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	791b      	ldrb	r3, [r3, #4]
 800066e:	2b02      	cmp	r3, #2
 8000670:	d12e      	bne.n	80006d0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	689a      	ldr	r2, [r3, #8]
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	2103      	movs	r1, #3
 800067c:	fa01 f303 	lsl.w	r3, r1, r3
 8000680:	43db      	mvns	r3, r3
 8000682:	401a      	ands	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	689a      	ldr	r2, [r3, #8]
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	795b      	ldrb	r3, [r3, #5]
 8000690:	4619      	mov	r1, r3
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	005b      	lsls	r3, r3, #1
 8000696:	fa01 f303 	lsl.w	r3, r1, r3
 800069a:	431a      	orrs	r2, r3
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	685a      	ldr	r2, [r3, #4]
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	4619      	mov	r1, r3
 80006aa:	2301      	movs	r3, #1
 80006ac:	408b      	lsls	r3, r1
 80006ae:	43db      	mvns	r3, r3
 80006b0:	401a      	ands	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	7992      	ldrb	r2, [r2, #6]
 80006be:	4611      	mov	r1, r2
 80006c0:	697a      	ldr	r2, [r7, #20]
 80006c2:	b292      	uxth	r2, r2
 80006c4:	fa01 f202 	lsl.w	r2, r1, r2
 80006c8:	b292      	uxth	r2, r2
 80006ca:	431a      	orrs	r2, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	68da      	ldr	r2, [r3, #12]
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	2103      	movs	r1, #3
 80006dc:	fa01 f303 	lsl.w	r3, r1, r3
 80006e0:	43db      	mvns	r3, r3
 80006e2:	401a      	ands	r2, r3
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	68da      	ldr	r2, [r3, #12]
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	79db      	ldrb	r3, [r3, #7]
 80006f0:	4619      	mov	r1, r3
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	fa01 f303 	lsl.w	r3, r1, r3
 80006fa:	431a      	orrs	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	3301      	adds	r3, #1
 8000704:	617b      	str	r3, [r7, #20]
 8000706:	697b      	ldr	r3, [r7, #20]
 8000708:	2b0f      	cmp	r3, #15
 800070a:	d985      	bls.n	8000618 <GPIO_Init+0x1c>
    }
  }
}
 800070c:	bf00      	nop
 800070e:	371c      	adds	r7, #28
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	460b      	mov	r3, r1
 8000722:	807b      	strh	r3, [r7, #2]
 8000724:	4613      	mov	r3, r2
 8000726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000728:	787b      	ldrb	r3, [r7, #1]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d003      	beq.n	8000736 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	887a      	ldrh	r2, [r7, #2]
 8000732:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000734:	e002      	b.n	800073c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	887a      	ldrh	r2, [r7, #2]
 800073a:	835a      	strh	r2, [r3, #26]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000748:	b480      	push	{r7}
 800074a:	b085      	sub	sp, #20
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	807b      	strh	r3, [r7, #2]
 8000754:	4613      	mov	r3, r2
 8000756:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800075c:	2300      	movs	r3, #0
 800075e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000760:	787a      	ldrb	r2, [r7, #1]
 8000762:	887b      	ldrh	r3, [r7, #2]
 8000764:	f003 0307 	and.w	r3, r3, #7
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000770:	887b      	ldrh	r3, [r7, #2]
 8000772:	08db      	lsrs	r3, r3, #3
 8000774:	b29b      	uxth	r3, r3
 8000776:	4618      	mov	r0, r3
 8000778:	887b      	ldrh	r3, [r7, #2]
 800077a:	08db      	lsrs	r3, r3, #3
 800077c:	b29b      	uxth	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	3208      	adds	r2, #8
 8000784:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000788:	887b      	ldrh	r3, [r7, #2]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	210f      	movs	r1, #15
 8000792:	fa01 f303 	lsl.w	r3, r1, r3
 8000796:	43db      	mvns	r3, r3
 8000798:	ea02 0103 	and.w	r1, r2, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f100 0208 	add.w	r2, r0, #8
 80007a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80007a6:	887b      	ldrh	r3, [r7, #2]
 80007a8:	08db      	lsrs	r3, r3, #3
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	461a      	mov	r2, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	3208      	adds	r2, #8
 80007b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80007bc:	887b      	ldrh	r3, [r7, #2]
 80007be:	08db      	lsrs	r3, r3, #3
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	461a      	mov	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	3208      	adds	r2, #8
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80007ce:	bf00      	nop
 80007d0:	3714      	adds	r7, #20
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
	...

080007dc <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80007dc:	b480      	push	{r7}
 80007de:	b089      	sub	sp, #36	; 0x24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]
 80007f0:	2302      	movs	r3, #2
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	2300      	movs	r3, #0
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	2302      	movs	r3, #2
 80007fa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80007fc:	4b47      	ldr	r3, [pc, #284]	; (800091c <RCC_GetClocksFreq+0x140>)
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	f003 030c 	and.w	r3, r3, #12
 8000804:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000806:	69bb      	ldr	r3, [r7, #24]
 8000808:	2b04      	cmp	r3, #4
 800080a:	d007      	beq.n	800081c <RCC_GetClocksFreq+0x40>
 800080c:	2b08      	cmp	r3, #8
 800080e:	d009      	beq.n	8000824 <RCC_GetClocksFreq+0x48>
 8000810:	2b00      	cmp	r3, #0
 8000812:	d13d      	bne.n	8000890 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	4a42      	ldr	r2, [pc, #264]	; (8000920 <RCC_GetClocksFreq+0x144>)
 8000818:	601a      	str	r2, [r3, #0]
      break;
 800081a:	e03d      	b.n	8000898 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a41      	ldr	r2, [pc, #260]	; (8000924 <RCC_GetClocksFreq+0x148>)
 8000820:	601a      	str	r2, [r3, #0]
      break;
 8000822:	e039      	b.n	8000898 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000824:	4b3d      	ldr	r3, [pc, #244]	; (800091c <RCC_GetClocksFreq+0x140>)
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	0d9b      	lsrs	r3, r3, #22
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000830:	4b3a      	ldr	r3, [pc, #232]	; (800091c <RCC_GetClocksFreq+0x140>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000838:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d00c      	beq.n	800085a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000840:	4a38      	ldr	r2, [pc, #224]	; (8000924 <RCC_GetClocksFreq+0x148>)
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	fbb2 f3f3 	udiv	r3, r2, r3
 8000848:	4a34      	ldr	r2, [pc, #208]	; (800091c <RCC_GetClocksFreq+0x140>)
 800084a:	6852      	ldr	r2, [r2, #4]
 800084c:	0992      	lsrs	r2, r2, #6
 800084e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000852:	fb02 f303 	mul.w	r3, r2, r3
 8000856:	61fb      	str	r3, [r7, #28]
 8000858:	e00b      	b.n	8000872 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800085a:	4a31      	ldr	r2, [pc, #196]	; (8000920 <RCC_GetClocksFreq+0x144>)
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000862:	4a2e      	ldr	r2, [pc, #184]	; (800091c <RCC_GetClocksFreq+0x140>)
 8000864:	6852      	ldr	r2, [r2, #4]
 8000866:	0992      	lsrs	r2, r2, #6
 8000868:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800086c:	fb02 f303 	mul.w	r3, r2, r3
 8000870:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000872:	4b2a      	ldr	r3, [pc, #168]	; (800091c <RCC_GetClocksFreq+0x140>)
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	0c1b      	lsrs	r3, r3, #16
 8000878:	f003 0303 	and.w	r3, r3, #3
 800087c:	3301      	adds	r3, #1
 800087e:	005b      	lsls	r3, r3, #1
 8000880:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000882:	69fa      	ldr	r2, [r7, #28]
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	fbb2 f2f3 	udiv	r2, r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	601a      	str	r2, [r3, #0]
      break;
 800088e:	e003      	b.n	8000898 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a23      	ldr	r2, [pc, #140]	; (8000920 <RCC_GetClocksFreq+0x144>)
 8000894:	601a      	str	r2, [r3, #0]
      break;
 8000896:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000898:	4b20      	ldr	r3, [pc, #128]	; (800091c <RCC_GetClocksFreq+0x140>)
 800089a:	689b      	ldr	r3, [r3, #8]
 800089c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80008a0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80008a2:	69bb      	ldr	r3, [r7, #24]
 80008a4:	091b      	lsrs	r3, r3, #4
 80008a6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80008a8:	4a1f      	ldr	r2, [pc, #124]	; (8000928 <RCC_GetClocksFreq+0x14c>)
 80008aa:	69bb      	ldr	r3, [r7, #24]
 80008ac:	4413      	add	r3, r2
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	40da      	lsrs	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80008c0:	4b16      	ldr	r3, [pc, #88]	; (800091c <RCC_GetClocksFreq+0x140>)
 80008c2:	689b      	ldr	r3, [r3, #8]
 80008c4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80008c8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80008ca:	69bb      	ldr	r3, [r7, #24]
 80008cc:	0a9b      	lsrs	r3, r3, #10
 80008ce:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80008d0:	4a15      	ldr	r2, [pc, #84]	; (8000928 <RCC_GetClocksFreq+0x14c>)
 80008d2:	69bb      	ldr	r3, [r7, #24]
 80008d4:	4413      	add	r3, r2
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	685a      	ldr	r2, [r3, #4]
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	40da      	lsrs	r2, r3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <RCC_GetClocksFreq+0x140>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80008f0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80008f2:	69bb      	ldr	r3, [r7, #24]
 80008f4:	0b5b      	lsrs	r3, r3, #13
 80008f6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80008f8:	4a0b      	ldr	r2, [pc, #44]	; (8000928 <RCC_GetClocksFreq+0x14c>)
 80008fa:	69bb      	ldr	r3, [r7, #24]
 80008fc:	4413      	add	r3, r2
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	b2db      	uxtb	r3, r3
 8000902:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	685a      	ldr	r2, [r3, #4]
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	40da      	lsrs	r2, r3
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	60da      	str	r2, [r3, #12]
}
 8000910:	bf00      	nop
 8000912:	3724      	adds	r7, #36	; 0x24
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	40023800 	.word	0x40023800
 8000920:	00f42400 	.word	0x00f42400
 8000924:	007a1200 	.word	0x007a1200
 8000928:	20000000 	.word	0x20000000

0800092c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	460b      	mov	r3, r1
 8000936:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000938:	78fb      	ldrb	r3, [r7, #3]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d006      	beq.n	800094c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800093e:	490a      	ldr	r1, [pc, #40]	; (8000968 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000940:	4b09      	ldr	r3, [pc, #36]	; (8000968 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4313      	orrs	r3, r2
 8000948:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800094a:	e006      	b.n	800095a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800094c:	4906      	ldr	r1, [pc, #24]	; (8000968 <RCC_AHB1PeriphClockCmd+0x3c>)
 800094e:	4b06      	ldr	r3, [pc, #24]	; (8000968 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000950:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	43db      	mvns	r3, r3
 8000956:	4013      	ands	r3, r2
 8000958:	630b      	str	r3, [r1, #48]	; 0x30
}
 800095a:	bf00      	nop
 800095c:	370c      	adds	r7, #12
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	40023800 	.word	0x40023800

0800096c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	460b      	mov	r3, r1
 8000976:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000978:	78fb      	ldrb	r3, [r7, #3]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d006      	beq.n	800098c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800097e:	490a      	ldr	r1, [pc, #40]	; (80009a8 <RCC_APB1PeriphClockCmd+0x3c>)
 8000980:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <RCC_APB1PeriphClockCmd+0x3c>)
 8000982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4313      	orrs	r3, r2
 8000988:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800098a:	e006      	b.n	800099a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800098c:	4906      	ldr	r1, [pc, #24]	; (80009a8 <RCC_APB1PeriphClockCmd+0x3c>)
 800098e:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <RCC_APB1PeriphClockCmd+0x3c>)
 8000990:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	43db      	mvns	r3, r3
 8000996:	4013      	ands	r3, r2
 8000998:	640b      	str	r3, [r1, #64]	; 0x40
}
 800099a:	bf00      	nop
 800099c:	370c      	adds	r7, #12
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	40023800 	.word	0x40023800

080009ac <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	460b      	mov	r3, r1
 80009b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80009b8:	78fb      	ldrb	r3, [r7, #3]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d006      	beq.n	80009cc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80009be:	490a      	ldr	r1, [pc, #40]	; (80009e8 <RCC_APB2PeriphClockCmd+0x3c>)
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <RCC_APB2PeriphClockCmd+0x3c>)
 80009c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4313      	orrs	r3, r2
 80009c8:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80009ca:	e006      	b.n	80009da <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80009cc:	4906      	ldr	r1, [pc, #24]	; (80009e8 <RCC_APB2PeriphClockCmd+0x3c>)
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <RCC_APB2PeriphClockCmd+0x3c>)
 80009d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	43db      	mvns	r3, r3
 80009d6:	4013      	ands	r3, r2
 80009d8:	644b      	str	r3, [r1, #68]	; 0x44
}
 80009da:	bf00      	nop
 80009dc:	370c      	adds	r7, #12
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40023800 	.word	0x40023800

080009ec <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	887a      	ldrh	r2, [r7, #2]
 80009fc:	819a      	strh	r2, [r3, #12]
}
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b085      	sub	sp, #20
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	460b      	mov	r3, r1
 8000a14:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000a16:	2300      	movs	r3, #0
 8000a18:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	891b      	ldrh	r3, [r3, #8]
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	887b      	ldrh	r3, [r7, #2]
 8000a22:	4013      	ands	r3, r2
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	73fb      	strb	r3, [r7, #15]
 8000a2e:	e001      	b.n	8000a34 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000a30:	2300      	movs	r3, #0
 8000a32:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3714      	adds	r7, #20
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
	...

08000a44 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000a44:	b490      	push	{r4, r7}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	71fb      	strb	r3, [r7, #7]
 8000a50:	4613      	mov	r3, r2
 8000a52:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000a58:	79bb      	ldrb	r3, [r7, #6]
 8000a5a:	f003 0303 	and.w	r3, r3, #3
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	220f      	movs	r2, #15
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000a68:	4916      	ldr	r1, [pc, #88]	; (8000ac4 <SYSCFG_EXTILineConfig+0x80>)
 8000a6a:	79bb      	ldrb	r3, [r7, #6]
 8000a6c:	089b      	lsrs	r3, r3, #2
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	4618      	mov	r0, r3
 8000a72:	4a14      	ldr	r2, [pc, #80]	; (8000ac4 <SYSCFG_EXTILineConfig+0x80>)
 8000a74:	79bb      	ldrb	r3, [r7, #6]
 8000a76:	089b      	lsrs	r3, r3, #2
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	3302      	adds	r3, #2
 8000a7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	43db      	mvns	r3, r3
 8000a84:	401a      	ands	r2, r3
 8000a86:	1c83      	adds	r3, r0, #2
 8000a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000a8c:	480d      	ldr	r0, [pc, #52]	; (8000ac4 <SYSCFG_EXTILineConfig+0x80>)
 8000a8e:	79bb      	ldrb	r3, [r7, #6]
 8000a90:	089b      	lsrs	r3, r3, #2
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	461c      	mov	r4, r3
 8000a96:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <SYSCFG_EXTILineConfig+0x80>)
 8000a98:	79bb      	ldrb	r3, [r7, #6]
 8000a9a:	089b      	lsrs	r3, r3, #2
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	3302      	adds	r3, #2
 8000aa0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aa4:	79f9      	ldrb	r1, [r7, #7]
 8000aa6:	79bb      	ldrb	r3, [r7, #6]
 8000aa8:	f003 0303 	and.w	r3, r3, #3
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab2:	431a      	orrs	r2, r3
 8000ab4:	1ca3      	adds	r3, r4, #2
 8000ab6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000aba:	bf00      	nop
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc90      	pop	{r4, r7}
 8000ac2:	4770      	bx	lr
 8000ac4:	40013800 	.word	0x40013800

08000ac8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	8a1b      	ldrh	r3, [r3, #16]
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	88db      	ldrh	r3, [r3, #6]
 8000af6:	461a      	mov	r2, r3
 8000af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afa:	4313      	orrs	r3, r2
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	899b      	ldrh	r3, [r3, #12]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b10:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000b14:	f023 030c 	bic.w	r3, r3, #12
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	889a      	ldrh	r2, [r3, #4]
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	891b      	ldrh	r3, [r3, #8]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b32:	4313      	orrs	r3, r2
 8000b34:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	8a9b      	ldrh	r3, [r3, #20]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b4c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	899b      	ldrh	r3, [r3, #12]
 8000b52:	461a      	mov	r2, r3
 8000b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b56:	4313      	orrs	r3, r2
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fe38 	bl	80007dc <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a30      	ldr	r2, [pc, #192]	; (8000c30 <USART_Init+0x168>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d003      	beq.n	8000b7c <USART_Init+0xb4>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a2f      	ldr	r2, [pc, #188]	; (8000c34 <USART_Init+0x16c>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d102      	bne.n	8000b82 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	623b      	str	r3, [r7, #32]
 8000b80:	e001      	b.n	8000b86 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	899b      	ldrh	r3, [r3, #12]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	da0c      	bge.n	8000bac <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b92:	6a3a      	ldr	r2, [r7, #32]
 8000b94:	4613      	mov	r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	4413      	add	r3, r2
 8000b9a:	009a      	lsls	r2, r3, #2
 8000b9c:	441a      	add	r2, r3
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba8:	61fb      	str	r3, [r7, #28]
 8000baa:	e00b      	b.n	8000bc4 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000bac:	6a3a      	ldr	r2, [r7, #32]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	4413      	add	r3, r2
 8000bb4:	009a      	lsls	r2, r3, #2
 8000bb6:	441a      	add	r2, r3
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	4a1c      	ldr	r2, [pc, #112]	; (8000c38 <USART_Init+0x170>)
 8000bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bcc:	095b      	lsrs	r3, r3, #5
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd4:	091b      	lsrs	r3, r3, #4
 8000bd6:	2264      	movs	r2, #100	; 0x64
 8000bd8:	fb02 f303 	mul.w	r3, r2, r3
 8000bdc:	69fa      	ldr	r2, [r7, #28]
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	899b      	ldrh	r3, [r3, #12]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	b21b      	sxth	r3, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	da0c      	bge.n	8000c08 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000bee:	69bb      	ldr	r3, [r7, #24]
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	3332      	adds	r3, #50	; 0x32
 8000bf4:	4a10      	ldr	r2, [pc, #64]	; (8000c38 <USART_Init+0x170>)
 8000bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfa:	095b      	lsrs	r3, r3, #5
 8000bfc:	f003 0307 	and.w	r3, r3, #7
 8000c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c02:	4313      	orrs	r3, r2
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
 8000c06:	e00b      	b.n	8000c20 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	011b      	lsls	r3, r3, #4
 8000c0c:	3332      	adds	r3, #50	; 0x32
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <USART_Init+0x170>)
 8000c10:	fba2 2303 	umull	r2, r3, r2, r3
 8000c14:	095b      	lsrs	r3, r3, #5
 8000c16:	f003 030f 	and.w	r3, r3, #15
 8000c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	811a      	strh	r2, [r3, #8]
}
 8000c28:	bf00      	nop
 8000c2a:	3728      	adds	r7, #40	; 0x28
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40011000 	.word	0x40011000
 8000c34:	40011400 	.word	0x40011400
 8000c38:	51eb851f 	.word	0x51eb851f

08000c3c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c48:	78fb      	ldrb	r3, [r7, #3]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d008      	beq.n	8000c60 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	899b      	ldrh	r3, [r3, #12]
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000c5e:	e007      	b.n	8000c70 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	899b      	ldrh	r3, [r3, #12]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	819a      	strh	r2, [r3, #12]
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000c88:	887b      	ldrh	r3, [r7, #2]
 8000c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	809a      	strh	r2, [r3, #4]
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000cac:	2300      	movs	r3, #0
 8000cae:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	887b      	ldrh	r3, [r7, #2]
 8000cb8:	4013      	ands	r3, r2
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d002      	beq.n	8000cc6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	73fb      	strb	r3, [r7, #15]
 8000cc4:	e001      	b.n	8000cca <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000cdc:	4b38      	ldr	r3, [pc, #224]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b38      	ldr	r3, [pc, #224]	; (8000dc4 <Audio_MAL_IRQHandler+0xec>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4610      	mov	r0, r2
 8000ce8:	f7ff fb78 	bl	80003dc <DMA_GetFlagStatus>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d064      	beq.n	8000dbc <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000cf2:	4b35      	ldr	r3, [pc, #212]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d04c      	beq.n	8000d94 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000cfa:	bf00      	nop
 8000cfc:	4b30      	ldr	r3, [pc, #192]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fb53 	bl	80003ac <DMA_GetCmdStatus>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d1f7      	bne.n	8000cfc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000d0c:	4b2c      	ldr	r3, [pc, #176]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b2c      	ldr	r3, [pc, #176]	; (8000dc4 <Audio_MAL_IRQHandler+0xec>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	4610      	mov	r0, r2
 8000d18:	f7ff fb9c 	bl	8000454 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000d1c:	4b2b      	ldr	r3, [pc, #172]	; (8000dcc <Audio_MAL_IRQHandler+0xf4>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	461a      	mov	r2, r3
 8000d22:	4b2b      	ldr	r3, [pc, #172]	; (8000dd0 <Audio_MAL_IRQHandler+0xf8>)
 8000d24:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000d26:	4b28      	ldr	r3, [pc, #160]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	bf28      	it	cs
 8000d32:	4613      	movcs	r3, r2
 8000d34:	4a26      	ldr	r2, [pc, #152]	; (8000dd0 <Audio_MAL_IRQHandler+0xf8>)
 8000d36:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000d38:	4b21      	ldr	r3, [pc, #132]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4924      	ldr	r1, [pc, #144]	; (8000dd0 <Audio_MAL_IRQHandler+0xf8>)
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fac0 	bl	80002c4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000d44:	4b1e      	ldr	r3, [pc, #120]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2101      	movs	r1, #1
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff fb12 	bl	8000374 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000d50:	4b1e      	ldr	r3, [pc, #120]	; (8000dcc <Audio_MAL_IRQHandler+0xf4>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d5c:	d203      	bcs.n	8000d66 <Audio_MAL_IRQHandler+0x8e>
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	e000      	b.n	8000d68 <Audio_MAL_IRQHandler+0x90>
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <Audio_MAL_IRQHandler+0xfc>)
 8000d68:	4413      	add	r3, r2
 8000d6a:	4a18      	ldr	r2, [pc, #96]	; (8000dcc <Audio_MAL_IRQHandler+0xf4>)
 8000d6c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000d6e:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	bf28      	it	cs
 8000d7e:	460b      	movcs	r3, r1
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	4a11      	ldr	r2, [pc, #68]	; (8000dc8 <Audio_MAL_IRQHandler+0xf0>)
 8000d84:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000d86:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff faf1 	bl	8000374 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000d92:	e013      	b.n	8000dbc <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000d94:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff faea 	bl	8000374 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <Audio_MAL_IRQHandler+0xe8>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b07      	ldr	r3, [pc, #28]	; (8000dc4 <Audio_MAL_IRQHandler+0xec>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4619      	mov	r1, r3
 8000daa:	4610      	mov	r0, r2
 8000dac:	f7ff fb52 	bl	8000454 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <Audio_MAL_IRQHandler+0xf4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 fa0e 	bl	80011d8 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000018 	.word	0x20000018
 8000dc4:	2000001c 	.word	0x2000001c
 8000dc8:	20000010 	.word	0x20000010
 8000dcc:	2000004c 	.word	0x2000004c
 8000dd0:	2000008c 	.word	0x2000008c
 8000dd4:	0001fffe 	.word	0x0001fffe

08000dd8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000ddc:	f7ff ff7c 	bl	8000cd8 <Audio_MAL_IRQHandler>
}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000de8:	f7ff ff76 	bl	8000cd8 <Audio_MAL_IRQHandler>
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000df4:	2102      	movs	r1, #2
 8000df6:	480d      	ldr	r0, [pc, #52]	; (8000e2c <SPI3_IRQHandler+0x3c>)
 8000df8:	f7ff fe07 	bl	8000a0a <SPI_I2S_GetFlagStatus>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d011      	beq.n	8000e26 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000e02:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <SPI3_IRQHandler+0x40>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2b02      	cmp	r3, #2
 8000e08:	d106      	bne.n	8000e18 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000e0a:	f000 f9f0 	bl	80011ee <EVAL_AUDIO_GetSampleCallBack>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	4619      	mov	r1, r3
 8000e12:	2004      	movs	r0, #4
 8000e14:	f7ff fa3a 	bl	800028c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000e18:	f000 f9e9 	bl	80011ee <EVAL_AUDIO_GetSampleCallBack>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4802      	ldr	r0, [pc, #8]	; (8000e2c <SPI3_IRQHandler+0x3c>)
 8000e22:	f7ff fde3 	bl	80009ec <SPI_I2S_SendData>
  }
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40003c00 	.word	0x40003c00
 8000e30:	20000014 	.word	0x20000014

08000e34 <InitializeIO_2>:
volatile char isr_flag_0 = 0;
volatile char password_1 = 0;
volatile char password_2 = 0;
//volatile char loop ;

void InitializeIO_2(){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0

	//Enable the clock on GPIO D
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000e38:	2101      	movs	r1, #1
 8000e3a:	2008      	movs	r0, #8
 8000e3c:	f7ff fd76 	bl	800092c <RCC_AHB1PeriphClockCmd>

	GPIO_LED.GPIO_Pin = GREEN | RED | BLUE | ORANGE; //PORT D?
 8000e40:	4b16      	ldr	r3, [pc, #88]	; (8000e9c <InitializeIO_2+0x68>)
 8000e42:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8000e46:	601a      	str	r2, [r3, #0]
	GPIO_LED.GPIO_Mode = GPIO_Mode_OUT;
 8000e48:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <InitializeIO_2+0x68>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	711a      	strb	r2, [r3, #4]
	GPIO_LED.GPIO_OType = GPIO_OType_PP; //push/pull mode
 8000e4e:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <InitializeIO_2+0x68>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	719a      	strb	r2, [r3, #6]
	GPIO_LED.GPIO_Speed = GPIO_Speed_2MHz;
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <InitializeIO_2+0x68>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOD, &GPIO_LED);
 8000e5a:	4910      	ldr	r1, [pc, #64]	; (8000e9c <InitializeIO_2+0x68>)
 8000e5c:	4810      	ldr	r0, [pc, #64]	; (8000ea0 <InitializeIO_2+0x6c>)
 8000e5e:	f7ff fbcd 	bl	80005fc <GPIO_Init>

	// Turn Off LEDs
	GPIO_WriteBit(GPIOD, RED | GREEN | BLUE| ORANGE, Bit_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000e68:	480d      	ldr	r0, [pc, #52]	; (8000ea0 <InitializeIO_2+0x6c>)
 8000e6a:	f7ff fc55 	bl	8000718 <GPIO_WriteBit>

	//Enable the clock on GPIO A
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000e6e:	2101      	movs	r1, #1
 8000e70:	2001      	movs	r0, #1
 8000e72:	f7ff fd5b 	bl	800092c <RCC_AHB1PeriphClockCmd>

	GPIO_BUTTON.GPIO_Pin = BUTTON;
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <InitializeIO_2+0x70>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]
	GPIO_BUTTON.GPIO_Mode = GPIO_Mode_IN;
 8000e7c:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <InitializeIO_2+0x70>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	711a      	strb	r2, [r3, #4]
	GPIO_BUTTON.GPIO_OType = GPIO_OType_PP; //push/pull mode
 8000e82:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <InitializeIO_2+0x70>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	719a      	strb	r2, [r3, #6]
	GPIO_BUTTON.GPIO_Speed = GPIO_Speed_50MHz;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <InitializeIO_2+0x70>)
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA, &GPIO_BUTTON);
 8000e8e:	4905      	ldr	r1, [pc, #20]	; (8000ea4 <InitializeIO_2+0x70>)
 8000e90:	4805      	ldr	r0, [pc, #20]	; (8000ea8 <InitializeIO_2+0x74>)
 8000e92:	f7ff fbb3 	bl	80005fc <GPIO_Init>


}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000104 	.word	0x20000104
 8000ea0:	40020c00 	.word	0x40020c00
 8000ea4:	200000c8 	.word	0x200000c8
 8000ea8:	40020000 	.word	0x40020000

08000eac <configure_PA0>:

void configure_PA0(void){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
//	GPIO_InitTypeDef GPIO_InitStruct;
	EXTI_InitTypeDef EXTI_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

//	Enable clock for SysCFG
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000eb8:	f7ff fd78 	bl	80009ac <RCC_APB2PeriphClockCmd>

//	tell system you are using PA0 for exti_line0
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f7ff fdc0 	bl	8000a44 <SYSCFG_EXTILineConfig>

	EXTI_InitStruct.EXTI_Line = EXTI_Line0;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	60bb      	str	r3, [r7, #8]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	733b      	strb	r3, [r7, #12]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 8000ed0:	2310      	movs	r3, #16
 8000ed2:	737b      	strb	r3, [r7, #13]

	EXTI_Init(&EXTI_InitStruct);
 8000ed4:	f107 0308 	add.w	r3, r7, #8
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fae9 	bl	80004b0 <EXTI_Init>

//	Add IRQ vector to NVIC

	NVIC_InitStruct.NVIC_IRQChannel = EXTI0_IRQn;
 8000ede:	2306      	movs	r3, #6
 8000ee0:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0x00;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	71bb      	strb	r3, [r7, #6]

	NVIC_Init(&NVIC_InitStruct);
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff f969 	bl	80001c8 <NVIC_Init>

}
 8000ef6:	bf00      	nop
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <EXTI0_IRQHandler>:

//set interrupt handler
//handle PA0 interrupt
void EXTI0_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	if(EXTI_GetITStatus(EXTI_Line0) != RESET){
 8000f04:	2001      	movs	r0, #1
 8000f06:	f7ff fb45 	bl	8000594 <EXTI_GetITStatus>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d005      	beq.n	8000f1c <EXTI0_IRQHandler+0x1c>

		isr_flag_0 = 1;
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <EXTI0_IRQHandler+0x20>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	701a      	strb	r2, [r3, #0]


		//clear flag
		EXTI_ClearITPendingBit(EXTI_Line0);
 8000f16:	2001      	movs	r0, #1
 8000f18:	f7ff fb60 	bl	80005dc <EXTI_ClearITPendingBit>
	}
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000048 	.word	0x20000048

08000f24 <config_UART>:

void config_UART()
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Struct;
	USART_InitTypeDef UART_Struct;

	// Enable clock for GPIOA
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f7ff fcfd 	bl	800092c <RCC_AHB1PeriphClockCmd>

	// Enable clock for USART 2
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000f32:	2101      	movs	r1, #1
 8000f34:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f38:	f7ff fd18 	bl	800096c <RCC_APB1PeriphClockCmd>

	// Connect PA2 to USART2_TX
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	2102      	movs	r1, #2
 8000f40:	4818      	ldr	r0, [pc, #96]	; (8000fa4 <config_UART+0x80>)
 8000f42:	f7ff fc01 	bl	8000748 <GPIO_PinAFConfig>
	// Connect PA3 to USART2_RX
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8000f46:	2207      	movs	r2, #7
 8000f48:	2103      	movs	r1, #3
 8000f4a:	4816      	ldr	r0, [pc, #88]	; (8000fa4 <config_UART+0x80>)
 8000f4c:	f7ff fbfc 	bl	8000748 <GPIO_PinAFConfig>

	// Initialize GPIOA
	GPIO_Struct.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8000f50:	230c      	movs	r3, #12
 8000f52:	613b      	str	r3, [r7, #16]
	GPIO_Struct.GPIO_Mode = GPIO_Mode_AF;
 8000f54:	2302      	movs	r3, #2
 8000f56:	753b      	strb	r3, [r7, #20]
	GPIO_Struct.GPIO_OType = GPIO_OType_PP;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	75bb      	strb	r3, [r7, #22]
	GPIO_Struct.GPIO_PuPd = GPIO_PuPd_UP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	75fb      	strb	r3, [r7, #23]
	GPIO_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8000f60:	2302      	movs	r3, #2
 8000f62:	757b      	strb	r3, [r7, #21]

	GPIO_Init(GPIOA, &GPIO_Struct);
 8000f64:	f107 0310 	add.w	r3, r7, #16
 8000f68:	4619      	mov	r1, r3
 8000f6a:	480e      	ldr	r0, [pc, #56]	; (8000fa4 <config_UART+0x80>)
 8000f6c:	f7ff fb46 	bl	80005fc <GPIO_Init>

	// Initialize UART
	UART_Struct.USART_BaudRate = 9600;
 8000f70:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000f74:	603b      	str	r3, [r7, #0]
	UART_Struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000f76:	2300      	movs	r3, #0
 8000f78:	81bb      	strh	r3, [r7, #12]
	UART_Struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000f7a:	230c      	movs	r3, #12
 8000f7c:	817b      	strh	r3, [r7, #10]
	UART_Struct.USART_Parity = USART_Parity_No;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	813b      	strh	r3, [r7, #8]
	UART_Struct.USART_StopBits = USART_StopBits_1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	80fb      	strh	r3, [r7, #6]
	UART_Struct.USART_WordLength = USART_WordLength_8b;
 8000f86:	2300      	movs	r3, #0
 8000f88:	80bb      	strh	r3, [r7, #4]

	USART_Init(USART2, &UART_Struct);
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <config_UART+0x84>)
 8000f90:	f7ff fd9a 	bl	8000ac8 <USART_Init>

	// Enable USART 2
	USART_Cmd(USART2, ENABLE);
 8000f94:	2101      	movs	r1, #1
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <config_UART+0x84>)
 8000f98:	f7ff fe50 	bl	8000c3c <USART_Cmd>
}
 8000f9c:	bf00      	nop
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40020000 	.word	0x40020000
 8000fa8:	40004400 	.word	0x40004400

08000fac <USART_PutChar>:

void USART_PutChar(char c)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	 while( !USART_GetFlagStatus(USART2, USART_FLAG_TXE) );
 8000fb6:	bf00      	nop
 8000fb8:	2180      	movs	r1, #128	; 0x80
 8000fba:	4808      	ldr	r0, [pc, #32]	; (8000fdc <USART_PutChar+0x30>)
 8000fbc:	f7ff fe70 	bl	8000ca0 <USART_GetFlagStatus>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d0f8      	beq.n	8000fb8 <USART_PutChar+0xc>
	 USART_SendData(USART2, c);
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4803      	ldr	r0, [pc, #12]	; (8000fdc <USART_PutChar+0x30>)
 8000fce:	f7ff fe55 	bl	8000c7c <USART_SendData>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40004400 	.word	0x40004400

08000fe0 <USART_PutString>:

void USART_PutString(char *s)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	// Send a string
	while(*s)
 8000fe8:	e006      	b.n	8000ff8 <USART_PutString+0x18>
	{
		USART_PutChar(*s++);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	1c5a      	adds	r2, r3, #1
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ffda 	bl	8000fac <USART_PutChar>
	while(*s)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1f4      	bne.n	8000fea <USART_PutString+0xa>
	}
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <main>:
//	s[1] = c/10;
//	USART_PutString(&s);
//}


int main(void){
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
	int i;


	// Initialize GPIO
	//*******************
	InitializeIO_2();
 800100e:	f7ff ff11 	bl	8000e34 <InitializeIO_2>

	configure_PA0();
 8001012:	f7ff ff4b 	bl	8000eac <configure_PA0>

	config_UART();
 8001016:	f7ff ff85 	bl	8000f24 <config_UART>
		// Send "Hello World!" to PC


	while(1){

		if( isr_flag_0 == 1 ){
 800101a:	4b61      	ldr	r3, [pc, #388]	; (80011a0 <main+0x198>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	b2db      	uxtb	r3, r3
 8001020:	2b01      	cmp	r3, #1
 8001022:	d111      	bne.n	8001048 <main+0x40>

			 //Reset flag
			isr_flag_0 = 0;
 8001024:	4b5e      	ldr	r3, [pc, #376]	; (80011a0 <main+0x198>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
			password_1 = 1;
 800102a:	4b5e      	ldr	r3, [pc, #376]	; (80011a4 <main+0x19c>)
 800102c:	2201      	movs	r2, #1
 800102e:	701a      	strb	r2, [r3, #0]
			password_2 = 1;
 8001030:	4b5d      	ldr	r3, [pc, #372]	; (80011a8 <main+0x1a0>)
 8001032:	2201      	movs	r2, #1
 8001034:	701a      	strb	r2, [r3, #0]
//			for(i=0; i<1800000; i++); // Poor Implementation of a Software DeBounce
			state = IDLE;
 8001036:	4b5d      	ldr	r3, [pc, #372]	; (80011ac <main+0x1a4>)
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
			GPIO_WriteBit(GPIOD, RED | GREEN | BLUE | ORANGE, Bit_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001042:	485b      	ldr	r0, [pc, #364]	; (80011b0 <main+0x1a8>)
 8001044:	f7ff fb68 	bl	8000718 <GPIO_WriteBit>
		}

		// Pattern: R  RG  RGB  GB  B  RB
		switch(state){
 8001048:	4b58      	ldr	r3, [pc, #352]	; (80011ac <main+0x1a4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b04      	cmp	r3, #4
 800104e:	f200 8095 	bhi.w	800117c <main+0x174>
 8001052:	a201      	add	r2, pc, #4	; (adr r2, 8001058 <main+0x50>)
 8001054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001058:	0800106d 	.word	0x0800106d
 800105c:	08001087 	.word	0x08001087
 8001060:	080010c9 	.word	0x080010c9
 8001064:	080010f9 	.word	0x080010f9
 8001068:	0800113b 	.word	0x0800113b
			case IDLE:
				USART_PutString("WELCOME!\n");
 800106c:	4851      	ldr	r0, [pc, #324]	; (80011b4 <main+0x1ac>)
 800106e:	f7ff ffb7 	bl	8000fe0 <USART_PutString>
				GPIO_WriteBit(GPIOD, RED, Bit_SET);
 8001072:	2201      	movs	r2, #1
 8001074:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001078:	484d      	ldr	r0, [pc, #308]	; (80011b0 <main+0x1a8>)
 800107a:	f7ff fb4d 	bl	8000718 <GPIO_WriteBit>
//				GPIO_WriteBit(GPIOD, GREEN | BLUE | ORANGE, Bit_RESET);
				state = WAIT_PASSWORD;
 800107e:	4b4b      	ldr	r3, [pc, #300]	; (80011ac <main+0x1a4>)
 8001080:	2201      	movs	r2, #1
 8001082:	601a      	str	r2, [r3, #0]
				break;
 8001084:	e081      	b.n	800118a <main+0x182>

			case WAIT_PASSWORD:
//				password_1 = 1;
//				password_2 = 1;
				GPIO_WriteBit(GPIOD, ORANGE, Bit_SET);
 8001086:	2201      	movs	r2, #1
 8001088:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800108c:	4848      	ldr	r0, [pc, #288]	; (80011b0 <main+0x1a8>)
 800108e:	f7ff fb43 	bl	8000718 <GPIO_WriteBit>
				GPIO_WriteBit(GPIOD, RED | GREEN | BLUE, Bit_RESET);
 8001092:	2200      	movs	r2, #0
 8001094:	f44f 4150 	mov.w	r1, #53248	; 0xd000
 8001098:	4845      	ldr	r0, [pc, #276]	; (80011b0 <main+0x1a8>)
 800109a:	f7ff fb3d 	bl	8000718 <GPIO_WriteBit>
				USART_PutString("Checking Authorization!\n");
 800109e:	4846      	ldr	r0, [pc, #280]	; (80011b8 <main+0x1b0>)
 80010a0:	f7ff ff9e 	bl	8000fe0 <USART_PutString>
				if((password_1== 1)&&(password_2== 1))
 80010a4:	4b3f      	ldr	r3, [pc, #252]	; (80011a4 <main+0x19c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d108      	bne.n	80010c0 <main+0xb8>
 80010ae:	4b3e      	ldr	r3, [pc, #248]	; (80011a8 <main+0x1a0>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d103      	bne.n	80010c0 <main+0xb8>
					{
					state = RIGHT_PASS;
 80010b8:	4b3c      	ldr	r3, [pc, #240]	; (80011ac <main+0x1a4>)
 80010ba:	2202      	movs	r2, #2
 80010bc:	601a      	str	r2, [r3, #0]
					}
				else
				{
					state = WRONG_PASS;
				}
				break;
 80010be:	e064      	b.n	800118a <main+0x182>
					state = WRONG_PASS;
 80010c0:	4b3a      	ldr	r3, [pc, #232]	; (80011ac <main+0x1a4>)
 80010c2:	2203      	movs	r2, #3
 80010c4:	601a      	str	r2, [r3, #0]
				break;
 80010c6:	e060      	b.n	800118a <main+0x182>

			case RIGHT_PASS:


//				GPIO_WriteBit(GPIOD, RED | GREEN | BLUE, Bit_SET);
				GPIO_WriteBit(GPIOD, RED | BLUE | ORANGE, Bit_RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80010ce:	4838      	ldr	r0, [pc, #224]	; (80011b0 <main+0x1a8>)
 80010d0:	f7ff fb22 	bl	8000718 <GPIO_WriteBit>
				GPIO_WriteBit(GPIOD, GREEN, Bit_SET);
 80010d4:	2201      	movs	r2, #1
 80010d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010da:	4835      	ldr	r0, [pc, #212]	; (80011b0 <main+0x1a8>)
 80010dc:	f7ff fb1c 	bl	8000718 <GPIO_WriteBit>
				USART_PutString("Approved\n");
 80010e0:	4836      	ldr	r0, [pc, #216]	; (80011bc <main+0x1b4>)
 80010e2:	f7ff ff7d 	bl	8000fe0 <USART_PutString>
				counter = counter +1;
 80010e6:	4b36      	ldr	r3, [pc, #216]	; (80011c0 <main+0x1b8>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	3301      	adds	r3, #1
 80010ec:	4a34      	ldr	r2, [pc, #208]	; (80011c0 <main+0x1b8>)
 80010ee:	6013      	str	r3, [r2, #0]

				state = STOP;
 80010f0:	4b2e      	ldr	r3, [pc, #184]	; (80011ac <main+0x1a4>)
 80010f2:	2204      	movs	r2, #4
 80010f4:	601a      	str	r2, [r3, #0]
				break;
 80010f6:	e048      	b.n	800118a <main+0x182>

			case WRONG_PASS:
				if((password_1== 1)&&(password_2== 1)){
 80010f8:	4b2a      	ldr	r3, [pc, #168]	; (80011a4 <main+0x19c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d108      	bne.n	8001114 <main+0x10c>
 8001102:	4b29      	ldr	r3, [pc, #164]	; (80011a8 <main+0x1a0>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2b01      	cmp	r3, #1
 800110a:	d103      	bne.n	8001114 <main+0x10c>
					state = RIGHT_PASS;
 800110c:	4b27      	ldr	r3, [pc, #156]	; (80011ac <main+0x1a4>)
 800110e:	2202      	movs	r2, #2
 8001110:	601a      	str	r2, [r3, #0]
					GPIO_WriteBit(GPIOD, BLUE, Bit_SET);
					GPIO_WriteBit(GPIOD, RED | GREEN| ORANGE , Bit_RESET);
					USART_PutString("Restricted!\n");
					state = STOP;
				}
				break;
 8001112:	e03a      	b.n	800118a <main+0x182>
					GPIO_WriteBit(GPIOD, BLUE, Bit_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800111a:	4825      	ldr	r0, [pc, #148]	; (80011b0 <main+0x1a8>)
 800111c:	f7ff fafc 	bl	8000718 <GPIO_WriteBit>
					GPIO_WriteBit(GPIOD, RED | GREEN| ORANGE , Bit_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8001126:	4822      	ldr	r0, [pc, #136]	; (80011b0 <main+0x1a8>)
 8001128:	f7ff faf6 	bl	8000718 <GPIO_WriteBit>
					USART_PutString("Restricted!\n");
 800112c:	4825      	ldr	r0, [pc, #148]	; (80011c4 <main+0x1bc>)
 800112e:	f7ff ff57 	bl	8000fe0 <USART_PutString>
					state = STOP;
 8001132:	4b1e      	ldr	r3, [pc, #120]	; (80011ac <main+0x1a4>)
 8001134:	2204      	movs	r2, #4
 8001136:	601a      	str	r2, [r3, #0]
				break;
 8001138:	e027      	b.n	800118a <main+0x182>

			case STOP:

				parking_space = parking_space - counter;
 800113a:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <main+0x1c0>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <main+0x1b8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	4a20      	ldr	r2, [pc, #128]	; (80011c8 <main+0x1c0>)
 8001146:	6013      	str	r3, [r2, #0]
				GPIO_WriteBit(GPIOD, RED, Bit_SET);
 8001148:	2201      	movs	r2, #1
 800114a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800114e:	4818      	ldr	r0, [pc, #96]	; (80011b0 <main+0x1a8>)
 8001150:	f7ff fae2 	bl	8000718 <GPIO_WriteBit>
				GPIO_WriteBit(GPIOD, ORANGE| BLUE | GREEN , Bit_RESET);
 8001154:	2200      	movs	r2, #0
 8001156:	f44f 4130 	mov.w	r1, #45056	; 0xb000
 800115a:	4815      	ldr	r0, [pc, #84]	; (80011b0 <main+0x1a8>)
 800115c:	f7ff fadc 	bl	8000718 <GPIO_WriteBit>
				sprintf(sparking_space, "%i\n\r",parking_space);
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <main+0x1c0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	4919      	ldr	r1, [pc, #100]	; (80011cc <main+0x1c4>)
 8001168:	4819      	ldr	r0, [pc, #100]	; (80011d0 <main+0x1c8>)
 800116a:	f000 fa33 	bl	80015d4 <siprintf>
				USART_PutString(sparking_space);
 800116e:	4818      	ldr	r0, [pc, #96]	; (80011d0 <main+0x1c8>)
 8001170:	f7ff ff36 	bl	8000fe0 <USART_PutString>
				state = NONE;
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <main+0x1a4>)
 8001176:	2205      	movs	r2, #5
 8001178:	601a      	str	r2, [r3, #0]

				break;
 800117a:	e006      	b.n	800118a <main+0x182>



			default:
				GPIO_WriteBit(GPIOD, RED | GREEN | BLUE| ORANGE, Bit_RESET);
 800117c:	2200      	movs	r2, #0
 800117e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001182:	480b      	ldr	r0, [pc, #44]	; (80011b0 <main+0x1a8>)
 8001184:	f7ff fac8 	bl	8000718 <GPIO_WriteBit>
				break;
 8001188:	bf00      	nop
		}
		for(i=0; i<DELAY; i++);
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	e002      	b.n	8001196 <main+0x18e>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3301      	adds	r3, #1
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a0e      	ldr	r2, [pc, #56]	; (80011d4 <main+0x1cc>)
 800119a:	4293      	cmp	r3, r2
 800119c:	ddf8      	ble.n	8001190 <main+0x188>
		if( isr_flag_0 == 1 ){
 800119e:	e73c      	b.n	800101a <main+0x12>
 80011a0:	20000048 	.word	0x20000048
 80011a4:	20000049 	.word	0x20000049
 80011a8:	2000004a 	.word	0x2000004a
 80011ac:	20000024 	.word	0x20000024
 80011b0:	40020c00 	.word	0x40020c00
 80011b4:	08001660 	.word	0x08001660
 80011b8:	0800166c 	.word	0x0800166c
 80011bc:	08001688 	.word	0x08001688
 80011c0:	20000044 	.word	0x20000044
 80011c4:	08001694 	.word	0x08001694
 80011c8:	20000020 	.word	0x20000020
 80011cc:	080016a4 	.word	0x080016a4
 80011d0:	200000d0 	.word	0x200000d0
 80011d4:	02dc6bff 	.word	0x02dc6bff

080011d8 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80011e2:	bf00      	nop
}
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80011f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001200:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001238 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001204:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001206:	e003      	b.n	8001210 <LoopCopyDataInit>

08001208 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001208:	4b0c      	ldr	r3, [pc, #48]	; (800123c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800120a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800120c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800120e:	3104      	adds	r1, #4

08001210 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001210:	480b      	ldr	r0, [pc, #44]	; (8001240 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001212:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001214:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001216:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001218:	d3f6      	bcc.n	8001208 <CopyDataInit>
  ldr  r2, =_sbss
 800121a:	4a0b      	ldr	r2, [pc, #44]	; (8001248 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800121c:	e002      	b.n	8001224 <LoopFillZerobss>

0800121e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800121e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001220:	f842 3b04 	str.w	r3, [r2], #4

08001224 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001224:	4b09      	ldr	r3, [pc, #36]	; (800124c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001226:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001228:	d3f9      	bcc.n	800121e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800122a:	f000 f841 	bl	80012b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800122e:	f000 f9e7 	bl	8001600 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001232:	f7ff fee9 	bl	8001008 <main>
  bx  lr    
 8001236:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001238:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800123c:	080016b4 	.word	0x080016b4
  ldr  r0, =_sdata
 8001240:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001244:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8001248:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 800124c:	2000010c 	.word	0x2000010c

08001250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001250:	e7fe      	b.n	8001250 <ADC_IRQHandler>

08001252 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001264:	e7fe      	b.n	8001264 <HardFault_Handler+0x4>

08001266 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800126a:	e7fe      	b.n	800126a <MemManage_Handler+0x4>

0800126c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001270:	e7fe      	b.n	8001270 <BusFault_Handler+0x4>

08001272 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001276:	e7fe      	b.n	8001276 <UsageFault_Handler+0x4>

08001278 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0
}
 800128a:	bf00      	nop
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012b4:	4a16      	ldr	r2, [pc, #88]	; (8001310 <SystemInit+0x60>)
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <SystemInit+0x60>)
 80012b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012c4:	4a13      	ldr	r2, [pc, #76]	; (8001314 <SystemInit+0x64>)
 80012c6:	4b13      	ldr	r3, [pc, #76]	; (8001314 <SystemInit+0x64>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012d0:	4b10      	ldr	r3, [pc, #64]	; (8001314 <SystemInit+0x64>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80012d6:	4a0f      	ldr	r2, [pc, #60]	; (8001314 <SystemInit+0x64>)
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <SystemInit+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80012e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <SystemInit+0x64>)
 80012e8:	4a0b      	ldr	r2, [pc, #44]	; (8001318 <SystemInit+0x68>)
 80012ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012ec:	4a09      	ldr	r2, [pc, #36]	; (8001314 <SystemInit+0x64>)
 80012ee:	4b09      	ldr	r3, [pc, #36]	; (8001314 <SystemInit+0x64>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <SystemInit+0x64>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80012fe:	f000 f80d 	bl	800131c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001302:	4b03      	ldr	r3, [pc, #12]	; (8001310 <SystemInit+0x60>)
 8001304:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001308:	609a      	str	r2, [r3, #8]
#endif
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	e000ed00 	.word	0xe000ed00
 8001314:	40023800 	.word	0x40023800
 8001318:	24003010 	.word	0x24003010

0800131c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	2300      	movs	r3, #0
 8001328:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800132a:	4a36      	ldr	r2, [pc, #216]	; (8001404 <SetSysClock+0xe8>)
 800132c:	4b35      	ldr	r3, [pc, #212]	; (8001404 <SetSysClock+0xe8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001336:	4b33      	ldr	r3, [pc, #204]	; (8001404 <SetSysClock+0xe8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3301      	adds	r3, #1
 8001344:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d103      	bne.n	8001354 <SetSysClock+0x38>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001352:	d1f0      	bne.n	8001336 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001354:	4b2b      	ldr	r3, [pc, #172]	; (8001404 <SetSysClock+0xe8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d002      	beq.n	8001366 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001360:	2301      	movs	r3, #1
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	e001      	b.n	800136a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001366:	2300      	movs	r3, #0
 8001368:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d142      	bne.n	80013f6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001370:	4a24      	ldr	r2, [pc, #144]	; (8001404 <SetSysClock+0xe8>)
 8001372:	4b24      	ldr	r3, [pc, #144]	; (8001404 <SetSysClock+0xe8>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800137c:	4a22      	ldr	r2, [pc, #136]	; (8001408 <SetSysClock+0xec>)
 800137e:	4b22      	ldr	r3, [pc, #136]	; (8001408 <SetSysClock+0xec>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001386:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001388:	4a1e      	ldr	r2, [pc, #120]	; (8001404 <SetSysClock+0xe8>)
 800138a:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <SetSysClock+0xe8>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001390:	4a1c      	ldr	r2, [pc, #112]	; (8001404 <SetSysClock+0xe8>)
 8001392:	4b1c      	ldr	r3, [pc, #112]	; (8001404 <SetSysClock+0xe8>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800139a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800139c:	4a19      	ldr	r2, [pc, #100]	; (8001404 <SetSysClock+0xe8>)
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <SetSysClock+0xe8>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80013a6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80013a8:	4b16      	ldr	r3, [pc, #88]	; (8001404 <SetSysClock+0xe8>)
 80013aa:	4a18      	ldr	r2, [pc, #96]	; (800140c <SetSysClock+0xf0>)
 80013ac:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80013ae:	4a15      	ldr	r2, [pc, #84]	; (8001404 <SetSysClock+0xe8>)
 80013b0:	4b14      	ldr	r3, [pc, #80]	; (8001404 <SetSysClock+0xe8>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013b8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013ba:	bf00      	nop
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <SetSysClock+0xe8>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0f9      	beq.n	80013bc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <SetSysClock+0xf4>)
 80013ca:	f240 6205 	movw	r2, #1541	; 0x605
 80013ce:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013d0:	4a0c      	ldr	r2, [pc, #48]	; (8001404 <SetSysClock+0xe8>)
 80013d2:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <SetSysClock+0xe8>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f023 0303 	bic.w	r3, r3, #3
 80013da:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80013dc:	4a09      	ldr	r2, [pc, #36]	; (8001404 <SetSysClock+0xe8>)
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <SetSysClock+0xe8>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f043 0302 	orr.w	r3, r3, #2
 80013e6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80013e8:	bf00      	nop
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <SetSysClock+0xe8>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d1f9      	bne.n	80013ea <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40023800 	.word	0x40023800
 8001408:	40007000 	.word	0x40007000
 800140c:	07405408 	.word	0x07405408
 8001410:	40023c00 	.word	0x40023c00

08001414 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001414:	b480      	push	{r7}
 8001416:	b087      	sub	sp, #28
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001420:	2301      	movs	r3, #1
 8001422:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001424:	e004      	b.n	8001430 <ts_itoa+0x1c>
		div *= base;
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	fb02 f303 	mul.w	r3, r2, r3
 800142e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	fbb2 f2f3 	udiv	r2, r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	429a      	cmp	r2, r3
 800143c:	d2f3      	bcs.n	8001426 <ts_itoa+0x12>

	while (div != 0)
 800143e:	e029      	b.n	8001494 <ts_itoa+0x80>
	{
		int num = d/div;
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	fbb2 f3f3 	udiv	r3, r2, r3
 8001448:	613b      	str	r3, [r7, #16]
		d = d%div;
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001452:	fb02 f201 	mul.w	r2, r2, r1
 8001456:	1a9b      	subs	r3, r3, r2
 8001458:	60bb      	str	r3, [r7, #8]
		div /= base;
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001462:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	2b09      	cmp	r3, #9
 8001468:	dd0a      	ble.n	8001480 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	1c59      	adds	r1, r3, #1
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	6011      	str	r1, [r2, #0]
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	3237      	adds	r2, #55	; 0x37
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	e009      	b.n	8001494 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	1c59      	adds	r1, r3, #1
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	6011      	str	r1, [r2, #0]
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	b2d2      	uxtb	r2, r2
 800148e:	3230      	adds	r2, #48	; 0x30
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1d2      	bne.n	8001440 <ts_itoa+0x2c>
	}
}
 800149a:	bf00      	nop
 800149c:	371c      	adds	r7, #28
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b088      	sub	sp, #32
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	60f8      	str	r0, [r7, #12]
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80014b6:	e07d      	b.n	80015b4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b25      	cmp	r3, #37	; 0x25
 80014be:	d171      	bne.n	80015a4 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	3301      	adds	r3, #1
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b64      	cmp	r3, #100	; 0x64
 80014cc:	d01e      	beq.n	800150c <ts_formatstring+0x66>
 80014ce:	2b64      	cmp	r3, #100	; 0x64
 80014d0:	dc06      	bgt.n	80014e0 <ts_formatstring+0x3a>
 80014d2:	2b58      	cmp	r3, #88	; 0x58
 80014d4:	d050      	beq.n	8001578 <ts_formatstring+0xd2>
 80014d6:	2b63      	cmp	r3, #99	; 0x63
 80014d8:	d00e      	beq.n	80014f8 <ts_formatstring+0x52>
 80014da:	2b25      	cmp	r3, #37	; 0x25
 80014dc:	d058      	beq.n	8001590 <ts_formatstring+0xea>
 80014de:	e05d      	b.n	800159c <ts_formatstring+0xf6>
 80014e0:	2b73      	cmp	r3, #115	; 0x73
 80014e2:	d02b      	beq.n	800153c <ts_formatstring+0x96>
 80014e4:	2b73      	cmp	r3, #115	; 0x73
 80014e6:	dc02      	bgt.n	80014ee <ts_formatstring+0x48>
 80014e8:	2b69      	cmp	r3, #105	; 0x69
 80014ea:	d00f      	beq.n	800150c <ts_formatstring+0x66>
 80014ec:	e056      	b.n	800159c <ts_formatstring+0xf6>
 80014ee:	2b75      	cmp	r3, #117	; 0x75
 80014f0:	d037      	beq.n	8001562 <ts_formatstring+0xbc>
 80014f2:	2b78      	cmp	r3, #120	; 0x78
 80014f4:	d040      	beq.n	8001578 <ts_formatstring+0xd2>
 80014f6:	e051      	b.n	800159c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	1c5a      	adds	r2, r3, #1
 80014fc:	60fa      	str	r2, [r7, #12]
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	1d11      	adds	r1, r2, #4
 8001502:	6079      	str	r1, [r7, #4]
 8001504:	6812      	ldr	r2, [r2, #0]
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	701a      	strb	r2, [r3, #0]
				break;
 800150a:	e047      	b.n	800159c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	1d1a      	adds	r2, r3, #4
 8001510:	607a      	str	r2, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	2b00      	cmp	r3, #0
 800151a:	da07      	bge.n	800152c <ts_formatstring+0x86>
					{
						val *= -1;
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	425b      	negs	r3, r3
 8001520:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	60fa      	str	r2, [r7, #12]
 8001528:	222d      	movs	r2, #45	; 0x2d
 800152a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800152c:	69f9      	ldr	r1, [r7, #28]
 800152e:	f107 030c 	add.w	r3, r7, #12
 8001532:	220a      	movs	r2, #10
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff ff6d 	bl	8001414 <ts_itoa>
				}
				break;
 800153a:	e02f      	b.n	800159c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	1d1a      	adds	r2, r3, #4
 8001540:	607a      	str	r2, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001546:	e007      	b.n	8001558 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	60fa      	str	r2, [r7, #12]
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	1c51      	adds	r1, r2, #1
 8001552:	61b9      	str	r1, [r7, #24]
 8001554:	7812      	ldrb	r2, [r2, #0]
 8001556:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1f3      	bne.n	8001548 <ts_formatstring+0xa2>
					}
				}
				break;
 8001560:	e01c      	b.n	800159c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	1d1a      	adds	r2, r3, #4
 8001566:	607a      	str	r2, [r7, #4]
 8001568:	6819      	ldr	r1, [r3, #0]
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	220a      	movs	r2, #10
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff4f 	bl	8001414 <ts_itoa>
				break;
 8001576:	e011      	b.n	800159c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	1d1a      	adds	r2, r3, #4
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4619      	mov	r1, r3
 8001582:	f107 030c 	add.w	r3, r7, #12
 8001586:	2210      	movs	r2, #16
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff ff43 	bl	8001414 <ts_itoa>
				break;
 800158e:	e005      	b.n	800159c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	1c5a      	adds	r2, r3, #1
 8001594:	60fa      	str	r2, [r7, #12]
 8001596:	2225      	movs	r2, #37	; 0x25
 8001598:	701a      	strb	r2, [r3, #0]
				  break;
 800159a:	bf00      	nop
			}
			fmt++;
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	3301      	adds	r3, #1
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	e007      	b.n	80015b4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	60fa      	str	r2, [r7, #12]
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	1c51      	adds	r1, r2, #1
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	7812      	ldrb	r2, [r2, #0]
 80015b2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	f47f af7d 	bne.w	80014b8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	461a      	mov	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	1ad3      	subs	r3, r2, r3
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3720      	adds	r7, #32
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80015d4:	b40e      	push	{r1, r2, r3}
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b085      	sub	sp, #20
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80015de:	f107 0320 	add.w	r3, r7, #32
 80015e2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	69f9      	ldr	r1, [r7, #28]
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ff5c 	bl	80014a6 <ts_formatstring>
 80015ee:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80015f0:	68fb      	ldr	r3, [r7, #12]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015fc:	b003      	add	sp, #12
 80015fe:	4770      	bx	lr

08001600 <__libc_init_array>:
 8001600:	b570      	push	{r4, r5, r6, lr}
 8001602:	4e0d      	ldr	r6, [pc, #52]	; (8001638 <__libc_init_array+0x38>)
 8001604:	4c0d      	ldr	r4, [pc, #52]	; (800163c <__libc_init_array+0x3c>)
 8001606:	1ba4      	subs	r4, r4, r6
 8001608:	10a4      	asrs	r4, r4, #2
 800160a:	2500      	movs	r5, #0
 800160c:	42a5      	cmp	r5, r4
 800160e:	d109      	bne.n	8001624 <__libc_init_array+0x24>
 8001610:	4e0b      	ldr	r6, [pc, #44]	; (8001640 <__libc_init_array+0x40>)
 8001612:	4c0c      	ldr	r4, [pc, #48]	; (8001644 <__libc_init_array+0x44>)
 8001614:	f000 f818 	bl	8001648 <_init>
 8001618:	1ba4      	subs	r4, r4, r6
 800161a:	10a4      	asrs	r4, r4, #2
 800161c:	2500      	movs	r5, #0
 800161e:	42a5      	cmp	r5, r4
 8001620:	d105      	bne.n	800162e <__libc_init_array+0x2e>
 8001622:	bd70      	pop	{r4, r5, r6, pc}
 8001624:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001628:	4798      	blx	r3
 800162a:	3501      	adds	r5, #1
 800162c:	e7ee      	b.n	800160c <__libc_init_array+0xc>
 800162e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001632:	4798      	blx	r3
 8001634:	3501      	adds	r5, #1
 8001636:	e7f2      	b.n	800161e <__libc_init_array+0x1e>
 8001638:	080016ac 	.word	0x080016ac
 800163c:	080016ac 	.word	0x080016ac
 8001640:	080016ac 	.word	0x080016ac
 8001644:	080016b0 	.word	0x080016b0

08001648 <_init>:
 8001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164a:	bf00      	nop
 800164c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800164e:	bc08      	pop	{r3}
 8001650:	469e      	mov	lr, r3
 8001652:	4770      	bx	lr

08001654 <_fini>:
 8001654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001656:	bf00      	nop
 8001658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800165a:	bc08      	pop	{r3}
 800165c:	469e      	mov	lr, r3
 800165e:	4770      	bx	lr
