

================================================================
== Vitis HLS Report for 'Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2'
================================================================
* Date:           Mon Mar 10 15:35:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2367|     2367|  23.670 us|  23.670 us|  2367|  2367|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1_VITIS_LOOP_117_2  |     2365|     2365|         9|          1|          1|  2358|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:117]   --->   Operation 12 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_read = alloca i32 1" [tools.cpp:104]   --->   Operation 14 'alloca' 'current_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [tools.cpp:100]   --->   Operation 15 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [tools.cpp:100]   --->   Operation 16 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_block_write = alloca i32 1" [tools.cpp:103]   --->   Operation 17 'alloca' 'current_block_write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [tools.cpp:100]   --->   Operation 18 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [tools.cpp:110]   --->   Operation 19 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [tools.cpp:112]   --->   Operation 20 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [tools.cpp:101]   --->   Operation 21 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_line_w = alloca i32 1" [tools.cpp:108]   --->   Operation 22 'alloca' 'current_line_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [tools.cpp:100]   --->   Operation 23 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_line_simd = alloca i32 1" [tools.cpp:109]   --->   Operation 24 'alloca' 'current_line_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 25 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_50"   --->   Operation 26 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%K_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K_1"   --->   Operation 27 'read' 'K_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln95_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln95_1"   --->   Operation 28 'read' 'add_ln95_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty_49"   --->   Operation 29 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add63_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add63"   --->   Operation 30 'read' 'add63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cycles_write_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_write_block"   --->   Operation 31 'read' 'cycles_write_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln98_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln98"   --->   Operation 32 'read' 'add_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cycles_read_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_read_block"   --->   Operation 33 'read' 'cycles_read_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%max_cycles_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_cycles"   --->   Operation 34 'read' 'max_cycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln95_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln95"   --->   Operation 35 'read' 'add_ln95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln98"   --->   Operation 36 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%baseIter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baseIter"   --->   Operation 37 'read' 'baseIter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty_48"   --->   Operation 38 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%div42_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div42_cast"   --->   Operation 39 'read' 'div42_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub143_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub143"   --->   Operation 40 'read' 'sub143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mul_ln93_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln93"   --->   Operation 41 'read' 'mul_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i28 %zext_ln98_read"   --->   Operation 42 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp_4"   --->   Operation 43 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_samepad, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_sild, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%row_buffer = alloca i64 1" [tools.cpp:93]   --->   Operation 46 'alloca' 'row_buffer' <Predicate = true> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 0, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 47 'store' 'store_ln109' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %inp" [tools.cpp:100]   --->   Operation 48 'store' 'store_ln100' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 0, i32 %current_line_w" [tools.cpp:108]   --->   Operation 49 'store' 'store_ln108' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%store_ln101 = store i32 0, i32 %counter_internal_block" [tools.cpp:101]   --->   Operation 50 'store' 'store_ln101' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 51 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 51 'store' 'store_ln112' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 0, i32 %read_block" [tools.cpp:110]   --->   Operation 52 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 53 'store' 'store_ln100' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 0, i4 %current_block_write" [tools.cpp:103]   --->   Operation 54 'store' 'store_ln103' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %ofm_x" [tools.cpp:100]   --->   Operation 55 'store' 'store_ln100' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 56 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %k_y" [tools.cpp:100]   --->   Operation 56 'store' 'store_ln100' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 57 [1/1] (0.39ns)   --->   "%store_ln104 = store i4 0, i4 %current_block_read" [tools.cpp:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 58 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 59 [1/1] (0.36ns)   --->   "%store_ln117 = store i32 0, i32 %rep" [tools.cpp:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i60 %indvar_flatten" [tools.cpp:114]   --->   Operation 61 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%read_block_3 = load i32 %read_block" [tools.cpp:131]   --->   Operation 62 'load' 'read_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%counter_internal_block_3 = load i32 %counter_internal_block" [tools.cpp:182]   --->   Operation 63 'load' 'counter_internal_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%inp_2 = load i32 %inp" [tools.cpp:124]   --->   Operation 64 'load' 'inp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.94ns)   --->   "%icmp_ln114 = icmp_eq  i60 %indvar_flatten_load, i60 %mul_ln93_read" [tools.cpp:114]   --->   Operation 65 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.94ns)   --->   "%add_ln114 = add i60 %indvar_flatten_load, i60 1" [tools.cpp:114]   --->   Operation 66 'add' 'add_ln114' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc150.loopexit, void %return.loopexit.exitStub" [tools.cpp:114]   --->   Operation 67 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%rep_load = load i32 %rep" [tools.cpp:117]   --->   Operation 68 'load' 'rep_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [tools.cpp:117]   --->   Operation 69 'load' 'ofm_x_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [tools.cpp:117]   --->   Operation 70 'load' 'count_simd_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%cnt_load = load i32 %cnt" [tools.cpp:117]   --->   Operation 71 'load' 'cnt_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%current_line_w_load = load i32 %current_line_w" [tools.cpp:117]   --->   Operation 72 'load' 'current_line_w_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%current_line_simd_load = load i32 %current_line_simd" [tools.cpp:117]   --->   Operation 73 'load' 'current_line_simd_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_1_VITIS_LOOP_117_2_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2358, i64 2358, i64 2358"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln117 = icmp_ult  i32 %rep_load, i32 %baseIter_read" [tools.cpp:117]   --->   Operation 76 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.21ns)   --->   "%select_ln103 = select i1 %icmp_ln117, i32 %rep_load, i32 0" [tools.cpp:103]   --->   Operation 77 'select' 'select_ln103' <Predicate = (!icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %count_simd_load" [tools.cpp:117]   --->   Operation 78 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i32 %ofm_x_load" [tools.cpp:117]   --->   Operation 79 'trunc' 'trunc_ln117_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i32 %cnt_load" [tools.cpp:117]   --->   Operation 80 'trunc' 'trunc_ln117_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i32 %current_line_simd_load" [tools.cpp:117]   --->   Operation 81 'trunc' 'trunc_ln117_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i32 %current_line_w_load" [tools.cpp:117]   --->   Operation 82 'trunc' 'trunc_ln117_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:120]   --->   Operation 83 'specpipeline' 'specpipeline_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%icmp_ln121 = icmp_ult  i32 %inp_2, i32 %zext_ln98_cast" [tools.cpp:121]   --->   Operation 84 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %if.else, void %if.then41" [tools.cpp:121]   --->   Operation 85 'br' 'br_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln138 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_write_block_read" [tools.cpp:138]   --->   Operation 86 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.end104, void %if.then59" [tools.cpp:138]   --->   Operation 87 'br' 'br_ln138' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%current_block_read_load_1 = load i4 %current_block_read" [tools.cpp:140]   --->   Operation 88 'load' 'current_block_read_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [tools.cpp:140]   --->   Operation 89 'load' 'k_y_load' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%cnt_load_1 = load i32 %cnt" [tools.cpp:144]   --->   Operation 90 'load' 'cnt_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %k_y_load" [tools.cpp:140]   --->   Operation 91 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.64ns)   --->   "%block_read_K = add i4 %current_block_read_load_1, i4 %trunc_ln140" [tools.cpp:140]   --->   Operation 92 'add' 'block_read_K' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %block_read_K" [tools.cpp:141]   --->   Operation 93 'zext' 'zext_ln141' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 94 [8/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 94 'urem' 'block_read_K_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.64ns)   --->   "%mul_ln143 = mul i12 %trunc_ln117_2, i12 %tmp_3" [tools.cpp:143]   --->   Operation 95 'mul' 'mul_ln143' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 1.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.64ns) (grouped into DSP with root node add_ln143)   --->   "%tmp = add i12 %trunc_ln117_1, i12 %mul_ln143" [tools.cpp:117]   --->   Operation 96 'add' 'tmp' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 1.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [3/3] (0.94ns) (grouped into DSP with root node add_ln143)   --->   "%tmp1 = mul i12 %tmp, i12 %div42_cast_read" [tools.cpp:117]   --->   Operation 97 'mul' 'tmp1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%cnt_1 = add i32 %cnt_load_1, i32 1" [tools.cpp:144]   --->   Operation 98 'add' 'cnt_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%icmp_ln144 = icmp_eq  i32 %cnt_1, i32 %add_ln95_1_read" [tools.cpp:144]   --->   Operation 99 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.then59.if.end104_crit_edge, void %if.then82" [tools.cpp:144]   --->   Operation 100 'br' 'br_ln144' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 %cnt_1, i32 %cnt" [tools.cpp:112]   --->   Operation 101 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & !icmp_ln144)> <Delay = 0.36>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end104" [tools.cpp:144]   --->   Operation 102 'br' 'br_ln144' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & !icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%count_simd_load_1 = load i32 %count_simd" [tools.cpp:147]   --->   Operation 103 'load' 'count_simd_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%count_simd_1 = add i32 %count_simd_load_1, i32 1" [tools.cpp:147]   --->   Operation 104 'add' 'count_simd_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.79ns)   --->   "%icmp_ln147 = icmp_eq  i32 %count_simd_1, i32 %p_cast" [tools.cpp:147]   --->   Operation 105 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %if.then82.if.end104_crit_edge, void %if.then86" [tools.cpp:147]   --->   Operation 106 'br' 'br_ln147' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 107 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & !icmp_ln147)> <Delay = 0.36>
ST_2 : Operation 108 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 %count_simd_1, i32 %count_simd" [tools.cpp:100]   --->   Operation 108 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & !icmp_ln147)> <Delay = 0.36>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln147 = br void %if.end104" [tools.cpp:147]   --->   Operation 109 'br' 'br_ln147' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ofm_x_load_1 = load i32 %ofm_x" [tools.cpp:150]   --->   Operation 110 'load' 'ofm_x_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.79ns)   --->   "%ofm_x_1 = add i32 %ofm_x_load_1, i32 1" [tools.cpp:150]   --->   Operation 111 'add' 'ofm_x_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%icmp_ln150 = icmp_eq  i32 %ofm_x_1, i32 %K_1_read" [tools.cpp:150]   --->   Operation 112 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %if.then86.if.end104_crit_edge, void %if.then89" [tools.cpp:150]   --->   Operation 113 'br' 'br_ln150' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 114 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 115 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 115 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 116 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 %ofm_x_1, i32 %ofm_x" [tools.cpp:100]   --->   Operation 116 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln150 = br void %if.end104" [tools.cpp:150]   --->   Operation 117 'br' 'br_ln150' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%k_y_load_1 = load i32 %k_y" [tools.cpp:153]   --->   Operation 118 'load' 'k_y_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.79ns)   --->   "%k_y_1 = add i32 %k_y_load_1, i32 1" [tools.cpp:153]   --->   Operation 119 'add' 'k_y_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%icmp_ln153 = icmp_eq  i32 %k_y_1, i32 %K_1_read" [tools.cpp:153]   --->   Operation 120 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %ofm_x" [tools.cpp:100]   --->   Operation 121 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %if.then89.if.end104_crit_edge, void %if.then92" [tools.cpp:153]   --->   Operation 122 'br' 'br_ln153' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 123 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 124 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 124 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 125 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 %k_y_1, i32 %k_y" [tools.cpp:100]   --->   Operation 125 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end104" [tools.cpp:153]   --->   Operation 126 'br' 'br_ln153' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%current_block_read_load = load i4 %current_block_read" [tools.cpp:156]   --->   Operation 127 'load' 'current_block_read_load' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.64ns)   --->   "%current_block_read_1 = add i4 %current_block_read_load, i4 %tmp_2" [tools.cpp:156]   --->   Operation 128 'add' 'current_block_read_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %current_block_read_1" [tools.cpp:157]   --->   Operation 129 'zext' 'zext_ln157' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%icmp_ln157 = icmp_ult  i32 %zext_ln157, i32 %add63_read" [tools.cpp:157]   --->   Operation 130 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node current_block_read_3)   --->   "%xor_ln157 = xor i1 %icmp_ln157, i1 1" [tools.cpp:157]   --->   Operation 131 'xor' 'xor_ln157' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.64ns)   --->   "%current_block_read_2 = sub i4 %current_block_read_1, i4 %tmp_1" [tools.cpp:158]   --->   Operation 132 'sub' 'current_block_read_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.17ns) (out node of the LUT)   --->   "%current_block_read_3 = select i1 %xor_ln157, i4 %current_block_read_2, i4 %current_block_read_1" [tools.cpp:157]   --->   Operation 133 'select' 'current_block_read_3' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 134 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 135 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 135 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 136 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %k_y" [tools.cpp:100]   --->   Operation 136 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 137 [1/1] (0.39ns)   --->   "%store_ln104 = store i4 %current_block_read_3, i4 %current_block_read" [tools.cpp:104]   --->   Operation 137 'store' 'store_ln104' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.39>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln159 = br void %if.end104" [tools.cpp:159]   --->   Operation 138 'br' 'br_ln159' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.79ns)   --->   "%icmp_ln164 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_read_block_read" [tools.cpp:164]   --->   Operation 139 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.79ns)   --->   "%icmp_ln164_1 = icmp_ult  i32 %read_block_3, i32 %add_ln98_read" [tools.cpp:164]   --->   Operation 140 'icmp' 'icmp_ln164_1' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.11ns)   --->   "%and_ln164 = and i1 %icmp_ln164, i1 %icmp_ln164_1" [tools.cpp:164]   --->   Operation 141 'and' 'and_ln164' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %and_ln164, void %if.end137, void %if.then109" [tools.cpp:164]   --->   Operation 142 'br' 'br_ln164' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%current_line_simd_load_1 = load i32 %current_line_simd" [tools.cpp:168]   --->   Operation 143 'load' 'current_line_simd_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_2 : Operation 144 [3/3] (0.94ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:166]   --->   Operation 144 'mul' 'mul_ln166' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.79ns)   --->   "%current_line_simd_2 = add i32 %current_line_simd_load_1, i32 1" [tools.cpp:168]   --->   Operation 145 'add' 'current_line_simd_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln168 = icmp_eq  i32 %current_line_simd_2, i32 %p_cast" [tools.cpp:168]   --->   Operation 146 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %if.then109.if.end137_crit_edge, void %if.then121" [tools.cpp:168]   --->   Operation 147 'br' 'br_ln168' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 %current_line_simd_2, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 148 'store' 'store_ln109' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & !icmp_ln168)> <Delay = 0.39>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln168 = br void %if.end137" [tools.cpp:168]   --->   Operation 149 'br' 'br_ln168' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & !icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%current_line_w_load_2 = load i32 %current_line_w" [tools.cpp:171]   --->   Operation 150 'load' 'current_line_w_load_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.79ns)   --->   "%current_line_w_2 = add i32 %current_line_w_load_2, i32 1" [tools.cpp:171]   --->   Operation 151 'add' 'current_line_w_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%icmp_ln171 = icmp_eq  i32 %current_line_w_2, i32 %add_ln95_read" [tools.cpp:171]   --->   Operation 152 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 0, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 153 'store' 'store_ln109' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.39>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %if.then121.if.end137_crit_edge, void %if.then126" [tools.cpp:171]   --->   Operation 154 'br' 'br_ln171' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 %current_line_w_2, i32 %current_line_w" [tools.cpp:108]   --->   Operation 155 'store' 'store_ln108' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & !icmp_ln171)> <Delay = 0.39>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end137" [tools.cpp:171]   --->   Operation 156 'br' 'br_ln171' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & !icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.79ns)   --->   "%read_block_6 = add i32 %read_block_3, i32 1" [tools.cpp:174]   --->   Operation 157 'add' 'read_block_6' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 0, i32 %current_line_w" [tools.cpp:108]   --->   Operation 158 'store' 'store_ln108' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.39>
ST_2 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 %read_block_6, i32 %read_block" [tools.cpp:110]   --->   Operation 159 'store' 'store_ln110' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.42>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%counter_internal_block_4 = add i32 %counter_internal_block_3, i32 1" [tools.cpp:182]   --->   Operation 160 'add' 'counter_internal_block_4' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.79ns)   --->   "%icmp_ln182 = icmp_eq  i32 %counter_internal_block_4, i32 %max_cycles_read" [tools.cpp:182]   --->   Operation 161 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.21ns)   --->   "%counter_internal_block_5 = select i1 %icmp_ln182, i32 0, i32 %counter_internal_block_4" [tools.cpp:182]   --->   Operation 162 'select' 'counter_internal_block_5' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.36ns)   --->   "%store_ln101 = store i32 %counter_internal_block_5, i32 %counter_internal_block" [tools.cpp:101]   --->   Operation 163 'store' 'store_ln101' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.36>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end142"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 165 [3/3] (0.94ns) (grouped into DSP with root node add_ln123)   --->   "%mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:123]   --->   Operation 165 'mul' 'mul_ln123' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.79ns)   --->   "%inp_4 = add i32 %inp_2, i32 1" [tools.cpp:124]   --->   Operation 166 'add' 'inp_4' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.79ns)   --->   "%current_line_simd_1 = add i32 %current_line_simd_load, i32 1" [tools.cpp:125]   --->   Operation 167 'add' 'current_line_simd_1' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.79ns)   --->   "%icmp_ln125 = icmp_eq  i32 %current_line_simd_1, i32 %p_cast" [tools.cpp:125]   --->   Operation 168 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.then41.if.end142_crit_edge, void %if.then49" [tools.cpp:125]   --->   Operation 169 'br' 'br_ln125' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 %current_line_simd_1, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 170 'store' 'store_ln109' <Predicate = (!icmp_ln114 & icmp_ln121 & !icmp_ln125)> <Delay = 0.39>
ST_2 : Operation 171 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_4, i32 %inp" [tools.cpp:100]   --->   Operation 171 'store' 'store_ln100' <Predicate = (!icmp_ln114 & icmp_ln121 & !icmp_ln125)> <Delay = 0.39>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln125 = br void %if.end142" [tools.cpp:125]   --->   Operation 172 'br' 'br_ln125' <Predicate = (!icmp_ln114 & icmp_ln121 & !icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%current_line_w_load_1 = load i32 %current_line_w" [tools.cpp:128]   --->   Operation 173 'load' 'current_line_w_load_1' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.79ns)   --->   "%current_line_w_1 = add i32 %current_line_w_load_1, i32 1" [tools.cpp:128]   --->   Operation 174 'add' 'current_line_w_1' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.79ns)   --->   "%icmp_ln128 = icmp_eq  i32 %current_line_w_1, i32 %add_ln95_read" [tools.cpp:128]   --->   Operation 175 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 0, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 176 'store' 'store_ln109' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.39>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %if.then49.if.end142_crit_edge, void %if.then54" [tools.cpp:128]   --->   Operation 177 'br' 'br_ln128' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_4, i32 %inp" [tools.cpp:100]   --->   Operation 178 'store' 'store_ln100' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & !icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 179 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 %current_line_w_1, i32 %current_line_w" [tools.cpp:108]   --->   Operation 179 'store' 'store_ln108' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & !icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln128 = br void %if.end142" [tools.cpp:128]   --->   Operation 180 'br' 'br_ln128' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & !icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.79ns)   --->   "%read_block_4 = add i32 %read_block_3, i32 1" [tools.cpp:131]   --->   Operation 181 'add' 'read_block_4' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_4, i32 %inp" [tools.cpp:100]   --->   Operation 182 'store' 'store_ln100' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 183 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 0, i32 %current_line_w" [tools.cpp:108]   --->   Operation 183 'store' 'store_ln108' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 %read_block_4, i32 %read_block" [tools.cpp:110]   --->   Operation 184 'store' 'store_ln110' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.42>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%current_block_read_4 = load i4 %current_block_read" [tools.cpp:187]   --->   Operation 185 'load' 'current_block_read_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%read_block_7 = load i32 %read_block" [tools.cpp:187]   --->   Operation 186 'load' 'read_block_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp" [tools.cpp:187]   --->   Operation 187 'load' 'inp_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.79ns)   --->   "%icmp_ln187 = icmp_eq  i32 %select_ln103, i32 %sub143_read" [tools.cpp:187]   --->   Operation 188 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.17ns)   --->   "%current_block_read_5 = select i1 %icmp_ln187, i4 0, i4 %current_block_read_4" [tools.cpp:187]   --->   Operation 189 'select' 'current_block_read_5' <Predicate = (!icmp_ln114)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.21ns)   --->   "%inp_6 = select i1 %icmp_ln187, i32 0, i32 %inp_5" [tools.cpp:187]   --->   Operation 190 'select' 'inp_6' <Predicate = (!icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.21ns)   --->   "%read_block_8 = select i1 %icmp_ln187, i32 0, i32 %read_block_7" [tools.cpp:187]   --->   Operation 191 'select' 'read_block_8' <Predicate = (!icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.79ns)   --->   "%rep_1 = add i32 %select_ln103, i32 1" [tools.cpp:117]   --->   Operation 192 'add' 'rep_1' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_6, i32 %inp" [tools.cpp:100]   --->   Operation 193 'store' 'store_ln100' <Predicate = (!icmp_ln114)> <Delay = 0.39>
ST_2 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 %read_block_8, i32 %read_block" [tools.cpp:110]   --->   Operation 194 'store' 'store_ln110' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 195 [1/1] (0.39ns)   --->   "%store_ln104 = store i4 %current_block_read_5, i4 %current_block_read" [tools.cpp:104]   --->   Operation 195 'store' 'store_ln104' <Predicate = (!icmp_ln114)> <Delay = 0.39>
ST_2 : Operation 196 [1/1] (0.36ns)   --->   "%store_ln114 = store i60 %add_ln114, i60 %indvar_flatten" [tools.cpp:114]   --->   Operation 196 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.36>
ST_2 : Operation 197 [1/1] (0.36ns)   --->   "%store_ln117 = store i32 %rep_1, i32 %rep" [tools.cpp:117]   --->   Operation 197 'store' 'store_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 198 [7/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 198 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [2/3] (0.94ns) (grouped into DSP with root node add_ln143)   --->   "%tmp1 = mul i12 %tmp, i12 %div42_cast_read" [tools.cpp:117]   --->   Operation 199 'mul' 'tmp1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [2/3] (0.94ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:166]   --->   Operation 200 'mul' 'mul_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [2/3] (0.94ns) (grouped into DSP with root node add_ln123)   --->   "%mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:123]   --->   Operation 201 'mul' 'mul_ln123' <Predicate = (icmp_ln121)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 202 [6/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 202 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln143)   --->   "%tmp1 = mul i12 %tmp, i12 %div42_cast_read" [tools.cpp:117]   --->   Operation 203 'mul' 'tmp1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln143 = add i12 %tmp1, i12 %trunc_ln117" [tools.cpp:143]   --->   Operation 204 'add' 'add_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%current_block_write_load_2 = load i4 %current_block_write" [tools.cpp:166]   --->   Operation 205 'load' 'current_block_write_load_2' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_4 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:166]   --->   Operation 206 'mul' 'mul_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln166 = add i12 %mul_ln166, i12 %trunc_ln117_3" [tools.cpp:166]   --->   Operation 207 'add' 'add_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%current_block_write_load42 = load i4 %current_block_write" [tools.cpp:176]   --->   Operation 208 'load' 'current_block_write_load42' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.64ns)   --->   "%current_block_write_2 = add i4 %current_block_write_load42, i4 1" [tools.cpp:176]   --->   Operation 209 'add' 'current_block_write_2' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i4 %current_block_write_2" [tools.cpp:177]   --->   Operation 210 'zext' 'zext_ln177' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.79ns)   --->   "%icmp_ln177 = icmp_ult  i32 %zext_ln177, i32 %add63_read" [tools.cpp:177]   --->   Operation 211 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node current_block_write_4)   --->   "%xor_ln177 = xor i1 %icmp_ln177, i1 1" [tools.cpp:177]   --->   Operation 212 'xor' 'xor_ln177' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.64ns)   --->   "%current_block_write_3 = sub i4 %current_block_write_2, i4 %tmp_1" [tools.cpp:178]   --->   Operation 213 'sub' 'current_block_write_3' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.17ns) (out node of the LUT)   --->   "%current_block_write_4 = select i1 %xor_ln177, i4 %current_block_write_3, i4 %current_block_write_2" [tools.cpp:177]   --->   Operation 214 'select' 'current_block_write_4' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 %current_block_write_4, i4 %current_block_write" [tools.cpp:103]   --->   Operation 215 'store' 'store_ln103' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.42>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln179 = br void %if.end137" [tools.cpp:179]   --->   Operation 216 'br' 'br_ln179' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%current_block_write_load_1 = load i4 %current_block_write" [tools.cpp:123]   --->   Operation 217 'load' 'current_block_write_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln123)   --->   "%mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:123]   --->   Operation 218 'mul' 'mul_ln123' <Predicate = (icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln123 = add i12 %mul_ln123, i12 %trunc_ln117_3" [tools.cpp:123]   --->   Operation 219 'add' 'add_ln123' <Predicate = (icmp_ln121)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%current_block_write_load = load i4 %current_block_write" [tools.cpp:132]   --->   Operation 220 'load' 'current_block_write_load' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.64ns)   --->   "%current_block_write_1 = add i4 %current_block_write_load, i4 1" [tools.cpp:132]   --->   Operation 221 'add' 'current_block_write_1' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 %current_block_write_1, i4 %current_block_write" [tools.cpp:103]   --->   Operation 222 'store' 'store_ln103' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.42>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln133 = br void %if.end142" [tools.cpp:133]   --->   Operation 223 'br' 'br_ln133' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%current_block_write_5 = load i4 %current_block_write" [tools.cpp:187]   --->   Operation 224 'load' 'current_block_write_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.17ns)   --->   "%current_block_write_6 = select i1 %icmp_ln187, i4 0, i4 %current_block_write_5" [tools.cpp:187]   --->   Operation 225 'select' 'current_block_write_6' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 %current_block_write_6, i4 %current_block_write" [tools.cpp:103]   --->   Operation 226 'store' 'store_ln103' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body34" [tools.cpp:117]   --->   Operation 227 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 228 [5/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 228 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln143 = add i12 %tmp1, i12 %trunc_ln117" [tools.cpp:143]   --->   Operation 229 'add' 'add_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %current_block_write_load_2, i4 %current_block_write_load_2, i4 0" [tools.cpp:166]   --->   Operation 230 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_5 : Operation 231 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln166 = add i12 %mul_ln166, i12 %trunc_ln117_3" [tools.cpp:166]   --->   Operation 231 'add' 'add_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.68ns)   --->   "%add_ln166_1 = add i12 %or_ln1, i12 %add_ln166" [tools.cpp:166]   --->   Operation 232 'add' 'add_ln166_1' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %current_block_write_load_1, i4 %current_block_write_load_1, i4 0" [tools.cpp:123]   --->   Operation 233 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 234 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln123 = add i12 %mul_ln123, i12 %trunc_ln117_3" [tools.cpp:123]   --->   Operation 234 'add' 'add_ln123' <Predicate = (icmp_ln121)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (0.68ns)   --->   "%add_ln123_1 = add i12 %or_ln, i12 %add_ln123" [tools.cpp:123]   --->   Operation 235 'add' 'add_ln123_1' <Predicate = (icmp_ln121)> <Delay = 0.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 236 [4/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 236 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 237 [3/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 237 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 238 [2/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 238 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.76>
ST_9 : Operation 239 [1/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 239 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i4 %block_read_K_1" [tools.cpp:105]   --->   Operation 240 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %trunc_ln105, i4 %trunc_ln105, i4 0" [tools.cpp:143]   --->   Operation 241 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.68ns)   --->   "%add_ln143_1 = add i12 %tmp_5, i12 %add_ln143" [tools.cpp:143]   --->   Operation 242 'add' 'add_ln143_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i12 %add_ln143_1" [tools.cpp:143]   --->   Operation 243 'zext' 'zext_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%row_buffer_addr_1 = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln143" [tools.cpp:143]   --->   Operation 244 'getelementptr' 'row_buffer_addr_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 245 [2/2] (1.02ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr_1" [tools.cpp:143]   --->   Operation 245 'load' 'row_buffer_load' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_9 : Operation 246 [1/1] (1.36ns)   --->   "%conv3_samepad_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_samepad" [tools.cpp:166]   --->   Operation 246 'read' 'conv3_samepad_read_1' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i12 %add_ln166_1" [tools.cpp:166]   --->   Operation 247 'zext' 'zext_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%row_buffer_addr_2 = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln166" [tools.cpp:166]   --->   Operation 248 'getelementptr' 'row_buffer_addr_2' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.02ns)   --->   "%store_ln166 = store i512 %conv3_samepad_read_1, i12 %row_buffer_addr_2" [tools.cpp:166]   --->   Operation 249 'store' 'store_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_9 : Operation 250 [1/1] (1.36ns)   --->   "%conv3_samepad_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_samepad" [tools.cpp:123]   --->   Operation 250 'read' 'conv3_samepad_read' <Predicate = (icmp_ln121)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i12 %add_ln123_1" [tools.cpp:123]   --->   Operation 251 'zext' 'zext_ln123' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln123" [tools.cpp:123]   --->   Operation 252 'getelementptr' 'row_buffer_addr' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.02ns)   --->   "%store_ln123 = store i512 %conv3_samepad_read, i12 %row_buffer_addr" [tools.cpp:123]   --->   Operation 253 'store' 'store_ln123' <Predicate = (icmp_ln121)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 254 [1/2] (1.02ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr_1" [tools.cpp:143]   --->   Operation 254 'load' 'row_buffer_load' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_10 : Operation 255 [1/1] (1.29ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %conv3_sild, i512 %row_buffer_load" [tools.cpp:143]   --->   Operation 255 'write' 'write_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.29> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln93]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_samepad]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ div42_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ baseIter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln98]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_cycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_read_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln98]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_write_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_sild]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_ln95_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                        (alloca           ) [ 01100000000]
indvar_flatten             (alloca           ) [ 01100000000]
current_block_read         (alloca           ) [ 01100000000]
k_y                        (alloca           ) [ 01100000000]
ofm_x                      (alloca           ) [ 01100000000]
current_block_write        (alloca           ) [ 01111000000]
count_simd                 (alloca           ) [ 01100000000]
read_block                 (alloca           ) [ 01100000000]
cnt                        (alloca           ) [ 01100000000]
counter_internal_block     (alloca           ) [ 01100000000]
current_line_w             (alloca           ) [ 01100000000]
inp                        (alloca           ) [ 01100000000]
current_line_simd          (alloca           ) [ 01100000000]
tmp_1                      (read             ) [ 01111000000]
tmp_2                      (read             ) [ 01100000000]
K_1_read                   (read             ) [ 01100000000]
add_ln95_1_read            (read             ) [ 01100000000]
tmp_3                      (read             ) [ 01100000000]
add63_read                 (read             ) [ 01111111110]
cycles_write_block_read    (read             ) [ 01100000000]
add_ln98_read              (read             ) [ 01100000000]
cycles_read_block_read     (read             ) [ 01100000000]
max_cycles_read            (read             ) [ 01100000000]
add_ln95_read              (read             ) [ 01100000000]
zext_ln98_read             (read             ) [ 00000000000]
baseIter_read              (read             ) [ 01100000000]
tmp_4                      (read             ) [ 00000000000]
div42_cast_read            (read             ) [ 01111000000]
sub143_read                (read             ) [ 01100000000]
mul_ln93_read              (read             ) [ 01100000000]
zext_ln98_cast             (zext             ) [ 01100000000]
p_cast                     (zext             ) [ 01100000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
row_buffer                 (alloca           ) [ 01111111110]
store_ln109                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln108                (store            ) [ 00000000000]
store_ln101                (store            ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
store_ln110                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln103                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln104                (store            ) [ 00000000000]
store_ln0                  (store            ) [ 00000000000]
store_ln117                (store            ) [ 00000000000]
br_ln0                     (br               ) [ 00000000000]
indvar_flatten_load        (load             ) [ 00000000000]
read_block_3               (load             ) [ 00000000000]
counter_internal_block_3   (load             ) [ 00000000000]
inp_2                      (load             ) [ 00000000000]
icmp_ln114                 (icmp             ) [ 01111111110]
add_ln114                  (add              ) [ 00000000000]
br_ln114                   (br               ) [ 00000000000]
rep_load                   (load             ) [ 00000000000]
ofm_x_load                 (load             ) [ 00000000000]
count_simd_load            (load             ) [ 00000000000]
cnt_load                   (load             ) [ 00000000000]
current_line_w_load        (load             ) [ 00000000000]
current_line_simd_load     (load             ) [ 00000000000]
specloopname_ln0           (specloopname     ) [ 00000000000]
speclooptripcount_ln0      (speclooptripcount) [ 00000000000]
icmp_ln117                 (icmp             ) [ 00000000000]
select_ln103               (select           ) [ 00000000000]
trunc_ln117                (trunc            ) [ 01011100000]
trunc_ln117_1              (trunc            ) [ 00000000000]
trunc_ln117_2              (trunc            ) [ 00000000000]
trunc_ln117_3              (trunc            ) [ 01011100000]
trunc_ln117_4              (trunc            ) [ 01011000000]
specpipeline_ln120         (specpipeline     ) [ 00000000000]
icmp_ln121                 (icmp             ) [ 01111111111]
br_ln121                   (br               ) [ 00000000000]
icmp_ln138                 (icmp             ) [ 01111111111]
br_ln138                   (br               ) [ 00000000000]
current_block_read_load_1  (load             ) [ 00000000000]
k_y_load                   (load             ) [ 00000000000]
cnt_load_1                 (load             ) [ 00000000000]
trunc_ln140                (trunc            ) [ 00000000000]
block_read_K               (add              ) [ 00000000000]
zext_ln141                 (zext             ) [ 01011111110]
mul_ln143                  (mul              ) [ 00000000000]
tmp                        (add              ) [ 01011000000]
cnt_1                      (add              ) [ 00000000000]
icmp_ln144                 (icmp             ) [ 01100000000]
br_ln144                   (br               ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
br_ln144                   (br               ) [ 00000000000]
count_simd_load_1          (load             ) [ 00000000000]
count_simd_1               (add              ) [ 00000000000]
icmp_ln147                 (icmp             ) [ 01100000000]
br_ln147                   (br               ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
br_ln147                   (br               ) [ 00000000000]
ofm_x_load_1               (load             ) [ 00000000000]
ofm_x_1                    (add              ) [ 00000000000]
icmp_ln150                 (icmp             ) [ 01100000000]
br_ln150                   (br               ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
br_ln150                   (br               ) [ 00000000000]
k_y_load_1                 (load             ) [ 00000000000]
k_y_1                      (add              ) [ 00000000000]
icmp_ln153                 (icmp             ) [ 01100000000]
store_ln100                (store            ) [ 00000000000]
br_ln153                   (br               ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
br_ln153                   (br               ) [ 00000000000]
current_block_read_load    (load             ) [ 00000000000]
current_block_read_1       (add              ) [ 00000000000]
zext_ln157                 (zext             ) [ 00000000000]
icmp_ln157                 (icmp             ) [ 00000000000]
xor_ln157                  (xor              ) [ 00000000000]
current_block_read_2       (sub              ) [ 00000000000]
current_block_read_3       (select           ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln104                (store            ) [ 00000000000]
br_ln159                   (br               ) [ 00000000000]
icmp_ln164                 (icmp             ) [ 00000000000]
icmp_ln164_1               (icmp             ) [ 00000000000]
and_ln164                  (and              ) [ 01111111110]
br_ln164                   (br               ) [ 00000000000]
current_line_simd_load_1   (load             ) [ 00000000000]
current_line_simd_2        (add              ) [ 00000000000]
icmp_ln168                 (icmp             ) [ 01111000000]
br_ln168                   (br               ) [ 00000000000]
store_ln109                (store            ) [ 00000000000]
br_ln168                   (br               ) [ 00000000000]
current_line_w_load_2      (load             ) [ 00000000000]
current_line_w_2           (add              ) [ 00000000000]
icmp_ln171                 (icmp             ) [ 01111000000]
store_ln109                (store            ) [ 00000000000]
br_ln171                   (br               ) [ 00000000000]
store_ln108                (store            ) [ 00000000000]
br_ln171                   (br               ) [ 00000000000]
read_block_6               (add              ) [ 00000000000]
store_ln108                (store            ) [ 00000000000]
store_ln110                (store            ) [ 00000000000]
counter_internal_block_4   (add              ) [ 00000000000]
icmp_ln182                 (icmp             ) [ 00000000000]
counter_internal_block_5   (select           ) [ 00000000000]
store_ln101                (store            ) [ 00000000000]
br_ln0                     (br               ) [ 00000000000]
inp_4                      (add              ) [ 00000000000]
current_line_simd_1        (add              ) [ 00000000000]
icmp_ln125                 (icmp             ) [ 01111000000]
br_ln125                   (br               ) [ 00000000000]
store_ln109                (store            ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
br_ln125                   (br               ) [ 00000000000]
current_line_w_load_1      (load             ) [ 00000000000]
current_line_w_1           (add              ) [ 00000000000]
icmp_ln128                 (icmp             ) [ 01111000000]
store_ln109                (store            ) [ 00000000000]
br_ln128                   (br               ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln108                (store            ) [ 00000000000]
br_ln128                   (br               ) [ 00000000000]
read_block_4               (add              ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln108                (store            ) [ 00000000000]
store_ln110                (store            ) [ 00000000000]
current_block_read_4       (load             ) [ 00000000000]
read_block_7               (load             ) [ 00000000000]
inp_5                      (load             ) [ 00000000000]
icmp_ln187                 (icmp             ) [ 01011000000]
current_block_read_5       (select           ) [ 00000000000]
inp_6                      (select           ) [ 00000000000]
read_block_8               (select           ) [ 00000000000]
rep_1                      (add              ) [ 00000000000]
store_ln100                (store            ) [ 00000000000]
store_ln110                (store            ) [ 00000000000]
store_ln104                (store            ) [ 00000000000]
store_ln114                (store            ) [ 00000000000]
store_ln117                (store            ) [ 00000000000]
tmp1                       (mul              ) [ 01000100000]
current_block_write_load_2 (load             ) [ 01000100000]
mul_ln166                  (mul              ) [ 01000100000]
current_block_write_load42 (load             ) [ 00000000000]
current_block_write_2      (add              ) [ 00000000000]
zext_ln177                 (zext             ) [ 00000000000]
icmp_ln177                 (icmp             ) [ 00000000000]
xor_ln177                  (xor              ) [ 00000000000]
current_block_write_3      (sub              ) [ 00000000000]
current_block_write_4      (select           ) [ 00000000000]
store_ln103                (store            ) [ 00000000000]
br_ln179                   (br               ) [ 00000000000]
current_block_write_load_1 (load             ) [ 01000100000]
mul_ln123                  (mul              ) [ 01000100000]
current_block_write_load   (load             ) [ 00000000000]
current_block_write_1      (add              ) [ 00000000000]
store_ln103                (store            ) [ 00000000000]
br_ln133                   (br               ) [ 00000000000]
current_block_write_5      (load             ) [ 00000000000]
current_block_write_6      (select           ) [ 00000000000]
store_ln103                (store            ) [ 00000000000]
br_ln117                   (br               ) [ 00000000000]
add_ln143                  (add              ) [ 01000011110]
or_ln1                     (bitconcatenate   ) [ 00000000000]
add_ln166                  (add              ) [ 00000000000]
add_ln166_1                (add              ) [ 01000011110]
or_ln                      (bitconcatenate   ) [ 00000000000]
add_ln123                  (add              ) [ 00000000000]
add_ln123_1                (add              ) [ 01000011110]
block_read_K_1             (urem             ) [ 00000000000]
trunc_ln105                (trunc            ) [ 00000000000]
tmp_5                      (bitconcatenate   ) [ 00000000000]
add_ln143_1                (add              ) [ 00000000000]
zext_ln143                 (zext             ) [ 00000000000]
row_buffer_addr_1          (getelementptr    ) [ 01000000001]
conv3_samepad_read_1       (read             ) [ 00000000000]
zext_ln166                 (zext             ) [ 00000000000]
row_buffer_addr_2          (getelementptr    ) [ 00000000000]
store_ln166                (store            ) [ 00000000000]
conv3_samepad_read         (read             ) [ 00000000000]
zext_ln123                 (zext             ) [ 00000000000]
row_buffer_addr            (getelementptr    ) [ 00000000000]
store_ln123                (store            ) [ 00000000000]
row_buffer_load            (load             ) [ 00000000000]
write_ln143                (write            ) [ 00000000000]
ret_ln0                    (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln93">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_samepad">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_samepad"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="div42_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div42_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_48">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="baseIter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baseIter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln98">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_ln95">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln95"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_cycles">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_cycles"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cycles_read_block">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_read_block"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add_ln98">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln98"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cycles_write_block">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_write_block"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="add63">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add63"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="empty_49">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv3_sild">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_sild"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add_ln95_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="empty_50">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="empty">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_114_1_VITIS_LOOP_117_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="rep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="current_block_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_y_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ofm_x_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="current_block_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="count_simd_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_simd/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="read_block_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cnt_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="counter_internal_block_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_block/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="current_line_w_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_w/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="current_line_simd_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_simd/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="row_buffer_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="K_1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln95_1_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln95_1_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_3_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add63_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add63_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="cycles_write_block_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_write_block_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln98_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln98_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="cycles_read_block_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_read_block_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="max_cycles_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_cycles_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln95_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln95_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln98_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="28" slack="0"/>
<pin id="214" dir="0" index="1" bw="28" slack="0"/>
<pin id="215" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln98_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="baseIter_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="baseIter_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_4_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="28" slack="0"/>
<pin id="226" dir="0" index="1" bw="28" slack="0"/>
<pin id="227" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="div42_cast_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div42_cast_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub143_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub143_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln93_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="60" slack="0"/>
<pin id="244" dir="0" index="1" bw="60" slack="0"/>
<pin id="245" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln93_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="512" slack="0"/>
<pin id="250" dir="0" index="1" bw="512" slack="0"/>
<pin id="251" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_samepad_read_1/9 conv3_samepad_read/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="write_ln143_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="512" slack="0"/>
<pin id="257" dir="0" index="2" bw="512" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="row_buffer_addr_1_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr_1/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="512" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="273" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="512" slack="2147483647"/>
<pin id="275" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="row_buffer_load/9 store_ln166/9 store_ln123/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="row_buffer_addr_2_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="12" slack="0"/>
<pin id="282" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr_2/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="row_buffer_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="12" slack="0"/>
<pin id="290" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_w_load_2/2 current_line_w_load_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_w_2/2 current_line_w_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 icmp_ln128/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_6/2 read_block_4/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="3"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_load_2/4 current_block_write_load_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="3"/>
<pin id="317" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_load42/4 current_block_write_load/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_2/4 current_block_write_1/4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="current_block_write_load_2 current_block_write_load_1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln98_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="28" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_cast/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="28" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln109_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln100_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln108_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln101_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln112_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln110_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln100_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln103_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln100_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln100_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln104_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln0_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="60" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln117_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="indvar_flatten_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="60" slack="1"/>
<pin id="403" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="read_block_3_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_3/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="counter_internal_block_3_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_block_3/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="inp_2_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln114_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="60" slack="0"/>
<pin id="416" dir="0" index="1" bw="60" slack="1"/>
<pin id="417" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln114_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="60" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="rep_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_load/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="ofm_x_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="count_simd_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="cnt_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="current_line_w_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_w_load/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="current_line_simd_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_simd_load/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln117_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln103_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln117_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln117_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln117_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln117_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_3/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln117_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_4/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln121_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="28" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln138_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="current_block_read_load_1_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_read_load_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="k_y_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="cnt_load_1_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln140_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="block_read_K_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block_read_K/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln141_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="block_read_K_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mul_ln143_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="0" index="1" bw="12" slack="1"/>
<pin id="517" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln143/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="cnt_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln144_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="1"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln112_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="count_simd_load_1_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="count_simd_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_simd_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln147_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="28" slack="1"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln112_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln100_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="ofm_x_load_1_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="ofm_x_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_1/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln150_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln112_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="1"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln100_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln100_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="1"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="k_y_load_1_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load_1/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="k_y_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln153_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln100_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln112_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="1"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln100_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln100_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="current_block_read_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="1"/>
<pin id="624" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_read_load/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="current_block_read_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="1"/>
<pin id="628" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_read_1/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln157_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln157_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln157_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln157/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="current_block_read_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="4" slack="1"/>
<pin id="648" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_block_read_2/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="current_block_read_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_read_3/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln112_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln100_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="1"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln100_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="1"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln104_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="1"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln164_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="1"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln164_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="1"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164_1/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="and_ln164_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln164/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="current_line_simd_load_1_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_simd_load_1/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="current_line_simd_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_simd_2/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln168_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="28" slack="1"/>
<pin id="706" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln109_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln109_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="1"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln108_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln108_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="1"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln110_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="counter_internal_block_4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_block_4/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln182_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="1"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="counter_internal_block_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="0" index="2" bw="32" slack="0"/>
<pin id="748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_internal_block_5/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln101_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="1"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="inp_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_4/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="current_line_simd_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_simd_1/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln125_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="28" slack="1"/>
<pin id="772" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="store_ln109_store_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="1"/>
<pin id="777" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="store_ln100_store_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="1"/>
<pin id="782" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="store_ln109_store_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="1"/>
<pin id="787" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="store_ln100_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="1"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="store_ln108_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="1"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="store_ln100_store_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="store_ln108_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="1"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln110_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="1"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="current_block_read_4_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="1"/>
<pin id="816" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_read_4/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="read_block_7_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_7/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="inp_5_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_5/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="icmp_ln187_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="1"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="current_block_read_5_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="0" index="2" bw="4" slack="0"/>
<pin id="832" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_read_5/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="inp_6_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="0" index="2" bw="32" slack="0"/>
<pin id="840" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_6/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="read_block_8_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="0" index="2" bw="32" slack="0"/>
<pin id="848" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_block_8/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="rep_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_1/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln100_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="1"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln110_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="1"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln104_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="0"/>
<pin id="870" dir="0" index="1" bw="4" slack="1"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="873" class="1004" name="store_ln114_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="60" slack="0"/>
<pin id="875" dir="0" index="1" bw="60" slack="1"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="store_ln117_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="1"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln177_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="icmp_ln177_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="3"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="xor_ln177_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln177/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="current_block_write_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="0"/>
<pin id="900" dir="0" index="1" bw="4" slack="3"/>
<pin id="901" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_block_write_3/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="current_block_write_4_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="4" slack="0"/>
<pin id="906" dir="0" index="2" bw="4" slack="0"/>
<pin id="907" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_4/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="store_ln103_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="0" index="1" bw="4" slack="3"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln103_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="0"/>
<pin id="918" dir="0" index="1" bw="4" slack="3"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="current_block_write_5_load_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="3"/>
<pin id="923" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_5/4 "/>
</bind>
</comp>

<comp id="924" class="1004" name="current_block_write_6_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="2"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="0" index="2" bw="4" slack="0"/>
<pin id="928" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_6/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln103_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="0" index="1" bw="4" slack="3"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="or_ln1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="12" slack="0"/>
<pin id="938" dir="0" index="1" bw="4" slack="1"/>
<pin id="939" dir="0" index="2" bw="4" slack="1"/>
<pin id="940" dir="0" index="3" bw="1" slack="0"/>
<pin id="941" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln166_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="12" slack="0"/>
<pin id="948" dir="0" index="1" bw="12" slack="0"/>
<pin id="949" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166_1/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="12" slack="0"/>
<pin id="953" dir="0" index="1" bw="4" slack="1"/>
<pin id="954" dir="0" index="2" bw="4" slack="1"/>
<pin id="955" dir="0" index="3" bw="1" slack="0"/>
<pin id="956" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln123_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="0"/>
<pin id="963" dir="0" index="1" bw="12" slack="0"/>
<pin id="964" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123_1/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="trunc_ln105_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="4" slack="0"/>
<pin id="968" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="12" slack="0"/>
<pin id="972" dir="0" index="1" bw="4" slack="0"/>
<pin id="973" dir="0" index="2" bw="4" slack="0"/>
<pin id="974" dir="0" index="3" bw="1" slack="0"/>
<pin id="975" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln143_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="0"/>
<pin id="982" dir="0" index="1" bw="12" slack="4"/>
<pin id="983" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_1/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln143_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="12" slack="0"/>
<pin id="987" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/9 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln166_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="12" slack="4"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/9 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln123_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="12" slack="4"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/9 "/>
</bind>
</comp>

<comp id="998" class="1007" name="grp_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="0"/>
<pin id="1000" dir="0" index="1" bw="12" slack="0"/>
<pin id="1001" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1002" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="1003" dir="1" index="4" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp/2 tmp1/2 add_ln143/4 "/>
</bind>
</comp>

<comp id="1006" class="1007" name="grp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="12" slack="0"/>
<pin id="1008" dir="0" index="1" bw="12" slack="1"/>
<pin id="1009" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1010" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166/2 add_ln166/4 "/>
</bind>
</comp>

<comp id="1013" class="1007" name="grp_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="0"/>
<pin id="1015" dir="0" index="1" bw="12" slack="1"/>
<pin id="1016" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1017" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln123/2 add_ln123/4 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="rep_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="1027" class="1005" name="indvar_flatten_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="60" slack="0"/>
<pin id="1029" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1034" class="1005" name="current_block_read_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="current_block_read "/>
</bind>
</comp>

<comp id="1044" class="1005" name="k_y_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y "/>
</bind>
</comp>

<comp id="1053" class="1005" name="ofm_x_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x "/>
</bind>
</comp>

<comp id="1062" class="1005" name="current_block_write_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="0"/>
<pin id="1064" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write "/>
</bind>
</comp>

<comp id="1073" class="1005" name="count_simd_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_simd "/>
</bind>
</comp>

<comp id="1084" class="1005" name="read_block_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block "/>
</bind>
</comp>

<comp id="1094" class="1005" name="cnt_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="1106" class="1005" name="counter_internal_block_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_block "/>
</bind>
</comp>

<comp id="1113" class="1005" name="current_line_w_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="0"/>
<pin id="1115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_w "/>
</bind>
</comp>

<comp id="1124" class="1005" name="inp_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp "/>
</bind>
</comp>

<comp id="1135" class="1005" name="current_line_simd_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_simd "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="4" slack="1"/>
<pin id="1148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="4" slack="1"/>
<pin id="1154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="K_1_read_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_1_read "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln95_1_read_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95_1_read "/>
</bind>
</comp>

<comp id="1168" class="1005" name="tmp_3_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="12" slack="1"/>
<pin id="1170" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add63_read_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add63_read "/>
</bind>
</comp>

<comp id="1180" class="1005" name="cycles_write_block_read_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cycles_write_block_read "/>
</bind>
</comp>

<comp id="1185" class="1005" name="add_ln98_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98_read "/>
</bind>
</comp>

<comp id="1190" class="1005" name="cycles_read_block_read_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cycles_read_block_read "/>
</bind>
</comp>

<comp id="1195" class="1005" name="max_cycles_read_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="1"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_cycles_read "/>
</bind>
</comp>

<comp id="1200" class="1005" name="add_ln95_read_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="baseIter_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="1"/>
<pin id="1207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baseIter_read "/>
</bind>
</comp>

<comp id="1210" class="1005" name="div42_cast_read_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="12" slack="1"/>
<pin id="1212" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="div42_cast_read "/>
</bind>
</comp>

<comp id="1217" class="1005" name="sub143_read_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub143_read "/>
</bind>
</comp>

<comp id="1222" class="1005" name="mul_ln93_read_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="60" slack="1"/>
<pin id="1224" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln93_read "/>
</bind>
</comp>

<comp id="1227" class="1005" name="zext_ln98_cast_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_cast "/>
</bind>
</comp>

<comp id="1232" class="1005" name="p_cast_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1239" class="1005" name="icmp_ln114_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="7"/>
<pin id="1241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="trunc_ln117_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="12" slack="2"/>
<pin id="1245" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln117 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="trunc_ln117_3_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="12" slack="2"/>
<pin id="1250" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln117_3 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="trunc_ln117_4_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="12" slack="1"/>
<pin id="1256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117_4 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="icmp_ln121_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="icmp_ln138_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="1"/>
<pin id="1266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="zext_ln141_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="1"/>
<pin id="1270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="and_ln164_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln164 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="icmp_ln168_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="2"/>
<pin id="1291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="icmp_ln171_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="2"/>
<pin id="1295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="icmp_ln125_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="2"/>
<pin id="1299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="icmp_ln128_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="2"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="icmp_ln187_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="2"/>
<pin id="1307" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="add_ln143_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="12" slack="4"/>
<pin id="1312" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="add_ln143 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="add_ln166_1_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="12" slack="4"/>
<pin id="1317" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="add_ln166_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln123_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="12" slack="4"/>
<pin id="1322" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="add_ln123_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="row_buffer_addr_1_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="12" slack="1"/>
<pin id="1327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="276"><net_src comp="267" pin="7"/><net_sink comp="254" pin=2"/></net>

<net id="277"><net_src comp="261" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="283"><net_src comp="84" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="248" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="291"><net_src comp="84" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="80" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="312" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="212" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="224" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="54" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="418"><net_src comp="401" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="401" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="447"><net_src comp="425" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="425" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="431" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="428" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="434" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="440" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="437" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="411" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="408" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="486" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="464" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="492" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="38" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="519" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="38" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="538" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="38" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="562" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="595"><net_src comp="588" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="38" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="54" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="54" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="54" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="591" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="78" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="625" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="639" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="625" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="54" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="54" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="54" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="650" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="408" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="404" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="678" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="38" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="697" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="54" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="296" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="54" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="307" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="408" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="38" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="54" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="733" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="411" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="38" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="440" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="38" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="763" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="757" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="54" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="757" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="296" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="757" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="54" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="307" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="827"><net_src comp="448" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="62" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="814" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="841"><net_src comp="823" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="54" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="820" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="849"><net_src comp="823" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="54" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="817" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="448" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="38" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="836" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="844" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="828" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="419" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="852" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="318" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="78" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="318" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="908"><net_src comp="892" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="318" pin="2"/><net_sink comp="903" pin=2"/></net>

<net id="915"><net_src comp="903" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="318" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="929"><net_src comp="62" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="935"><net_src comp="924" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="942"><net_src comp="82" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="324" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="324" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="945"><net_src comp="62" pin="0"/><net_sink comp="936" pin=3"/></net>

<net id="950"><net_src comp="936" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="957"><net_src comp="82" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="324" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="324" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="960"><net_src comp="62" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="965"><net_src comp="951" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="509" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="976"><net_src comp="82" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="966" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="62" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="984"><net_src comp="970" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="980" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="993"><net_src comp="990" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="997"><net_src comp="994" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1004"><net_src comp="460" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="514" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1011"><net_src comp="472" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="1006" pin="3"/><net_sink comp="946" pin=1"/></net>

<net id="1018"><net_src comp="472" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="1023"><net_src comp="90" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1030"><net_src comp="94" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1037"><net_src comp="98" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1047"><net_src comp="102" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1051"><net_src comp="1044" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1056"><net_src comp="106" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1065"><net_src comp="110" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1068"><net_src comp="1062" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1072"><net_src comp="1062" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1076"><net_src comp="114" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1082"><net_src comp="1073" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1083"><net_src comp="1073" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1087"><net_src comp="118" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1091"><net_src comp="1084" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1092"><net_src comp="1084" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1093"><net_src comp="1084" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1097"><net_src comp="122" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1100"><net_src comp="1094" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1101"><net_src comp="1094" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1103"><net_src comp="1094" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1104"><net_src comp="1094" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1105"><net_src comp="1094" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1109"><net_src comp="126" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1116"><net_src comp="130" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1121"><net_src comp="1113" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1122"><net_src comp="1113" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1123"><net_src comp="1113" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1127"><net_src comp="134" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1134"><net_src comp="1124" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1138"><net_src comp="138" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1142"><net_src comp="1135" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1143"><net_src comp="1135" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1144"><net_src comp="1135" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1145"><net_src comp="1135" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1149"><net_src comp="146" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1155"><net_src comp="152" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="1160"><net_src comp="158" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1166"><net_src comp="164" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1171"><net_src comp="170" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1176"><net_src comp="176" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1183"><net_src comp="182" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1188"><net_src comp="188" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1193"><net_src comp="194" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1198"><net_src comp="200" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1203"><net_src comp="206" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1208"><net_src comp="218" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1213"><net_src comp="230" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1220"><net_src comp="236" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1225"><net_src comp="242" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1230"><net_src comp="328" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1235"><net_src comp="332" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1242"><net_src comp="414" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="456" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1251"><net_src comp="468" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1257"><net_src comp="472" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1263"><net_src comp="476" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="481" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="505" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1288"><net_src comp="688" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="703" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="302" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="769" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="302" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="823" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1313"><net_src comp="998" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1318"><net_src comp="946" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1323"><net_src comp="961" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1328"><net_src comp="261" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="267" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_sild | {10 }
 - Input state : 
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : mul_ln93 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : sub143 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : conv3_samepad | {9 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : div42_cast | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : empty_48 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : baseIter | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : zext_ln98 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : add_ln95 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : max_cycles | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : cycles_read_block | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : add_ln98 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : cycles_write_block | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : add63 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : empty_49 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : add_ln95_1 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : K_1 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : empty_50 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 : empty | {1 }
  - Chain level:
	State 1
		store_ln109 : 1
		store_ln100 : 1
		store_ln108 : 1
		store_ln101 : 1
		store_ln112 : 1
		store_ln110 : 1
		store_ln100 : 1
		store_ln103 : 1
		store_ln100 : 1
		store_ln100 : 1
		store_ln104 : 1
		store_ln0 : 1
		store_ln117 : 1
	State 2
		icmp_ln114 : 1
		add_ln114 : 1
		br_ln114 : 2
		icmp_ln117 : 1
		select_ln103 : 2
		trunc_ln117 : 1
		trunc_ln117_1 : 1
		trunc_ln117_2 : 1
		trunc_ln117_3 : 1
		trunc_ln117_4 : 1
		icmp_ln121 : 1
		br_ln121 : 2
		icmp_ln138 : 1
		br_ln138 : 2
		trunc_ln140 : 1
		block_read_K : 2
		zext_ln141 : 3
		block_read_K_1 : 4
		mul_ln143 : 2
		tmp : 3
		tmp1 : 4
		cnt_1 : 1
		icmp_ln144 : 2
		br_ln144 : 3
		store_ln112 : 2
		count_simd_1 : 1
		icmp_ln147 : 2
		br_ln147 : 3
		store_ln100 : 2
		ofm_x_1 : 1
		icmp_ln150 : 2
		br_ln150 : 3
		store_ln100 : 2
		k_y_1 : 1
		icmp_ln153 : 2
		br_ln153 : 3
		store_ln100 : 2
		current_block_read_1 : 1
		zext_ln157 : 2
		icmp_ln157 : 3
		xor_ln157 : 4
		current_block_read_2 : 2
		current_block_read_3 : 4
		store_ln104 : 5
		icmp_ln164 : 1
		icmp_ln164_1 : 1
		and_ln164 : 2
		br_ln164 : 2
		mul_ln166 : 2
		current_line_simd_2 : 1
		icmp_ln168 : 2
		br_ln168 : 3
		store_ln109 : 2
		current_line_w_2 : 1
		icmp_ln171 : 2
		br_ln171 : 3
		store_ln108 : 2
		read_block_6 : 1
		store_ln110 : 2
		counter_internal_block_4 : 1
		icmp_ln182 : 2
		counter_internal_block_5 : 3
		store_ln101 : 4
		mul_ln123 : 2
		inp_4 : 1
		current_line_simd_1 : 1
		icmp_ln125 : 2
		br_ln125 : 3
		store_ln109 : 2
		store_ln100 : 2
		current_line_w_1 : 1
		icmp_ln128 : 2
		br_ln128 : 3
		store_ln100 : 2
		store_ln108 : 2
		read_block_4 : 1
		store_ln100 : 2
		store_ln110 : 2
		icmp_ln187 : 3
		current_block_read_5 : 4
		inp_6 : 4
		read_block_8 : 4
		rep_1 : 3
		store_ln100 : 5
		store_ln110 : 5
		store_ln104 : 5
		store_ln114 : 2
		store_ln117 : 4
	State 3
	State 4
		add_ln143 : 1
		add_ln166 : 1
		current_block_write_2 : 1
		zext_ln177 : 2
		icmp_ln177 : 3
		xor_ln177 : 4
		current_block_write_3 : 2
		current_block_write_4 : 4
		store_ln103 : 5
		add_ln123 : 1
		current_block_write_1 : 1
		store_ln103 : 2
		current_block_write_6 : 1
		store_ln103 : 2
	State 5
		add_ln166_1 : 1
		add_ln123_1 : 1
	State 6
	State 7
	State 8
	State 9
		trunc_ln105 : 1
		tmp_5 : 2
		add_ln143_1 : 3
		zext_ln143 : 4
		row_buffer_addr_1 : 5
		row_buffer_load : 6
		row_buffer_addr_2 : 1
		store_ln166 : 2
		row_buffer_addr : 1
		store_ln123 : 2
	State 10
		write_ln143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   urem   |              grp_fu_509             |    0    |   2283  |   1738  |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_302             |    0    |    0    |    39   |
|          |          icmp_ln114_fu_414          |    0    |    0    |    67   |
|          |          icmp_ln117_fu_443          |    0    |    0    |    39   |
|          |          icmp_ln121_fu_476          |    0    |    0    |    39   |
|          |          icmp_ln138_fu_481          |    0    |    0    |    39   |
|          |          icmp_ln144_fu_525          |    0    |    0    |    39   |
|          |          icmp_ln147_fu_544          |    0    |    0    |    39   |
|          |          icmp_ln150_fu_568          |    0    |    0    |    39   |
|   icmp   |          icmp_ln153_fu_597          |    0    |    0    |    39   |
|          |          icmp_ln157_fu_634          |    0    |    0    |    39   |
|          |          icmp_ln164_fu_678          |    0    |    0    |    39   |
|          |         icmp_ln164_1_fu_683         |    0    |    0    |    39   |
|          |          icmp_ln168_fu_703          |    0    |    0    |    39   |
|          |          icmp_ln182_fu_739          |    0    |    0    |    39   |
|          |          icmp_ln125_fu_769          |    0    |    0    |    39   |
|          |          icmp_ln187_fu_823          |    0    |    0    |    39   |
|          |          icmp_ln177_fu_887          |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_296             |    0    |    0    |    39   |
|          |              grp_fu_307             |    0    |    0    |    39   |
|          |              grp_fu_318             |    0    |    0    |    12   |
|          |           add_ln114_fu_419          |    0    |    0    |    67   |
|          |         block_read_K_fu_499         |    0    |    0    |    12   |
|          |             cnt_1_fu_519            |    0    |    0    |    39   |
|          |         count_simd_1_fu_538         |    0    |    0    |    39   |
|          |            ofm_x_1_fu_562           |    0    |    0    |    39   |
|    add   |             k_y_1_fu_591            |    0    |    0    |    39   |
|          |     current_block_read_1_fu_625     |    0    |    0    |    12   |
|          |      current_line_simd_2_fu_697     |    0    |    0    |    39   |
|          |   counter_internal_block_4_fu_733   |    0    |    0    |    39   |
|          |             inp_4_fu_757            |    0    |    0    |    39   |
|          |      current_line_simd_1_fu_763     |    0    |    0    |    39   |
|          |             rep_1_fu_852            |    0    |    0    |    39   |
|          |          add_ln166_1_fu_946         |    0    |    0    |    19   |
|          |          add_ln123_1_fu_961         |    0    |    0    |    19   |
|          |          add_ln143_1_fu_980         |    0    |    0    |    19   |
|----------|-------------------------------------|---------|---------|---------|
|          |         select_ln103_fu_448         |    0    |    0    |    32   |
|          |     current_block_read_3_fu_650     |    0    |    0    |    4    |
|          |   counter_internal_block_5_fu_744   |    0    |    0    |    32   |
|  select  |     current_block_read_5_fu_828     |    0    |    0    |    4    |
|          |             inp_6_fu_836            |    0    |    0    |    32   |
|          |         read_block_8_fu_844         |    0    |    0    |    32   |
|          |     current_block_write_4_fu_903    |    0    |    0    |    4    |
|          |     current_block_write_6_fu_924    |    0    |    0    |    4    |
|----------|-------------------------------------|---------|---------|---------|
|    sub   |     current_block_read_2_fu_645     |    0    |    0    |    12   |
|          |     current_block_write_3_fu_898    |    0    |    0    |    12   |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |           mul_ln143_fu_514          |    1    |    0    |    5    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln157_fu_639          |    0    |    0    |    2    |
|          |           xor_ln177_fu_892          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln164_fu_688          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_1006             |    1    |    0    |    0    |
|          |             grp_fu_1013             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| addmuladd|              grp_fu_998             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          tmp_1_read_fu_146          |    0    |    0    |    0    |
|          |          tmp_2_read_fu_152          |    0    |    0    |    0    |
|          |         K_1_read_read_fu_158        |    0    |    0    |    0    |
|          |     add_ln95_1_read_read_fu_164     |    0    |    0    |    0    |
|          |          tmp_3_read_fu_170          |    0    |    0    |    0    |
|          |        add63_read_read_fu_176       |    0    |    0    |    0    |
|          | cycles_write_block_read_read_fu_182 |    0    |    0    |    0    |
|          |      add_ln98_read_read_fu_188      |    0    |    0    |    0    |
|   read   |  cycles_read_block_read_read_fu_194 |    0    |    0    |    0    |
|          |     max_cycles_read_read_fu_200     |    0    |    0    |    0    |
|          |      add_ln95_read_read_fu_206      |    0    |    0    |    0    |
|          |      zext_ln98_read_read_fu_212     |    0    |    0    |    0    |
|          |      baseIter_read_read_fu_218      |    0    |    0    |    0    |
|          |          tmp_4_read_fu_224          |    0    |    0    |    0    |
|          |     div42_cast_read_read_fu_230     |    0    |    0    |    0    |
|          |       sub143_read_read_fu_236       |    0    |    0    |    0    |
|          |      mul_ln93_read_read_fu_242      |    0    |    0    |    0    |
|          |           grp_read_fu_248           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln143_write_fu_254      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |        zext_ln98_cast_fu_328        |    0    |    0    |    0    |
|          |            p_cast_fu_332            |    0    |    0    |    0    |
|          |          zext_ln141_fu_505          |    0    |    0    |    0    |
|   zext   |          zext_ln157_fu_630          |    0    |    0    |    0    |
|          |          zext_ln177_fu_883          |    0    |    0    |    0    |
|          |          zext_ln143_fu_985          |    0    |    0    |    0    |
|          |          zext_ln166_fu_990          |    0    |    0    |    0    |
|          |          zext_ln123_fu_994          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln117_fu_456         |    0    |    0    |    0    |
|          |         trunc_ln117_1_fu_460        |    0    |    0    |    0    |
|          |         trunc_ln117_2_fu_464        |    0    |    0    |    0    |
|   trunc  |         trunc_ln117_3_fu_468        |    0    |    0    |    0    |
|          |         trunc_ln117_4_fu_472        |    0    |    0    |    0    |
|          |          trunc_ln140_fu_495         |    0    |    0    |    0    |
|          |          trunc_ln105_fu_966         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            or_ln1_fu_936            |    0    |    0    |    0    |
|bitconcatenate|             or_ln_fu_951            |    0    |    0    |    0    |
|          |             tmp_5_fu_970            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    4    |   2283  |   3197  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|row_buffer|   88   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   88   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        K_1_read_reg_1157       |   32   |
|       add63_read_reg_1173      |   32   |
|      add_ln123_1_reg_1320      |   12   |
|       add_ln143_reg_1310       |   12   |
|      add_ln166_1_reg_1315      |   12   |
|    add_ln95_1_read_reg_1163    |   32   |
|     add_ln95_read_reg_1200     |   32   |
|     add_ln98_read_reg_1185     |   32   |
|       and_ln164_reg_1285       |    1   |
|     baseIter_read_reg_1205     |   32   |
|          cnt_reg_1094          |   32   |
|       count_simd_reg_1073      |   32   |
| counter_internal_block_reg_1106|   32   |
|   current_block_read_reg_1034  |    4   |
|  current_block_write_reg_1062  |    4   |
|   current_line_simd_reg_1135   |   32   |
|     current_line_w_reg_1113    |   32   |
| cycles_read_block_read_reg_1190|   32   |
|cycles_write_block_read_reg_1180|   32   |
|    div42_cast_read_reg_1210    |   12   |
|       icmp_ln114_reg_1239      |    1   |
|       icmp_ln121_reg_1260      |    1   |
|       icmp_ln125_reg_1297      |    1   |
|       icmp_ln128_reg_1301      |    1   |
|       icmp_ln138_reg_1264      |    1   |
|       icmp_ln168_reg_1289      |    1   |
|       icmp_ln171_reg_1293      |    1   |
|       icmp_ln187_reg_1305      |    1   |
|     indvar_flatten_reg_1027    |   60   |
|          inp_reg_1124          |   32   |
|          k_y_reg_1044          |   32   |
|    max_cycles_read_reg_1195    |   32   |
|     mul_ln93_read_reg_1222     |   60   |
|         ofm_x_reg_1053         |   32   |
|         p_cast_reg_1232        |   32   |
|       read_block_reg_1084      |   32   |
|             reg_324            |    4   |
|          rep_reg_1020          |   32   |
|   row_buffer_addr_1_reg_1325   |   12   |
|      sub143_read_reg_1217      |   32   |
|         tmp_1_reg_1146         |    4   |
|         tmp_2_reg_1152         |    4   |
|         tmp_3_reg_1168         |   12   |
|     trunc_ln117_3_reg_1248     |   12   |
|     trunc_ln117_4_reg_1254     |   12   |
|      trunc_ln117_reg_1243      |   12   |
|       zext_ln141_reg_1268      |   32   |
|     zext_ln98_cast_reg_1227    |   32   |
+--------------------------------+--------+
|              Total             |   993  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_267 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_267 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_509    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_998    |  p1  |   3  |  12  |   36   ||    14   |
|    grp_fu_1006    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1006    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_1013    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1013    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  2.925  ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |  2283  |  3197  |    -   |
|   Memory  |   88   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   77   |    -   |
|  Register |    -   |    -   |    -   |   993  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   88   |    4   |    2   |  3276  |  3274  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
