# Reading pref.tcl
# do Decoder_2x4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/College/3rd\ Year\ CpE/CPE\ 3101L/Lab\ #3 {G:/College/3rd Year CpE/CPE 3101L/Lab #3/Decoder_2x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:56 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/College/3rd Year CpE/CPE 3101L/Lab #3" G:/College/3rd Year CpE/CPE 3101L/Lab #3/Decoder_2x4.v 
# -- Compiling module Tri_And
# -- Compiling module Decoder_2x4
# 
# Top level modules:
# 	Decoder_2x4
# End time: 07:56:57 on Sep 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/College/3rd\ Year\ CpE/CPE\ 3101L/Lab\ #3 {G:/College/3rd Year CpE/CPE 3101L/Lab #3/tb_Decoder_2x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:57 on Sep 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/College/3rd Year CpE/CPE 3101L/Lab #3" G:/College/3rd Year CpE/CPE 3101L/Lab #3/tb_Decoder_2x4.v 
# -- Compiling module tb_Decoder_2x4
# 
# Top level modules:
# 	tb_Decoder_2x4
# End time: 07:56:57 on Sep 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Decoder_2x4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Decoder_2x4 
# Start time: 07:56:57 on Sep 23,2023
# Loading work.tb_Decoder_2x4
# Loading work.Decoder_2x4
# Loading work.Tri_And
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/College/3rd Year CpE/CPE 3101L/Lab #3/tb_Decoder_2x4.v(33)
#    Time: 90 ns  Iteration: 0  Instance: /tb_Decoder_2x4
# Break in Module tb_Decoder_2x4 at G:/College/3rd Year CpE/CPE 3101L/Lab #3/tb_Decoder_2x4.v line 33
# End time: 07:57:23 on Sep 23,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
