INFO-FLOW: Workspace /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1 opened at Fri Aug 13 11:22:11 CEST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.17 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -library=PH920 
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
Execute     config_export -library=PH920 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=Boutigny_L 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
Execute     config_export -vendor=Boutigny_L 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
Execute     config_export -version=1.0 
Command   open_solution done; 1.35 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute   config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
Execute   source ./Data_Mover_MM2S/solution1/directives.tcl 
Execute     set_directive_top -name DataMoverUnit_mm2s_32bits DataMoverUnit_mm2s_32bits 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_mm2s_32bits DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.860 MB.
INFO: [HLS 200-10] Analyzing design file 'src/data_mover_mm2s.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/data_mover_mm2s.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang src/data_mover_mm2s.cpp -foptimization-record-file=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.data_mover_mm2s.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.data_mover_mm2s.cpp.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.data_mover_mm2s.cpp.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top DataMoverUnit_mm2s_32bits -name=DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/all.directive.json -fix-errors /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang-tidy.data_mover_mm2s.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang-tidy.data_mover_mm2s.pp.0.cpp.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang-tidy.data_mover_mm2s.pp.0.cpp.err.log 
Command         ap_eval done; 0.67 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.7 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/xilinx-dataflow-lawyer.data_mover_mm2s.pp.0.cpp.diag.yml /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/xilinx-dataflow-lawyer.data_mover_mm2s.pp.0.cpp.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/xilinx-dataflow-lawyer.data_mover_mm2s.pp.0.cpp.err.log 
Command       ap_eval done; 0.43 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_mm2s.cpp:20:24
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_mm2s.cpp:20:43
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_mm2s.cpp:21:25
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_mm2s.cpp:21:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_mm2s.cpp:22:20
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: src/data_mover_mm2s.cpp:22:67
Execute       send_msg_by_id WARNING @200-471@%s%s 6 src/data_mover_mm2s.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/data_mover_mm2s.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.data_mover_mm2s.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.data_mover_mm2s.pp.0.cpp.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.data_mover_mm2s.pp.0.cpp.err.log 
Command       ap_eval done; 0.49 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.07 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.3 seconds; current allocated memory: 193.159 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/data_mover_mm2s.g.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.0.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.98 sec.
Execute       run_link_or_opt -opt -out /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=DataMoverUnit_mm2s_32bits -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=DataMoverUnit_mm2s_32bits -reflow-float-conversion -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.83 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.83 sec.
Execute       run_link_or_opt -out /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=DataMoverUnit_mm2s_32bits 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=DataMoverUnit_mm2s_32bits -mllvm -hls-db-dir -mllvm /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -x ir /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.lto.bc > /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.18 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'EmptyLocalBuffer(ap_uint<8> volatile*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<1>)' (src/data_mover_mm2s.cpp:34:17)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'DataMoverUnit_mm2s_32bits(ap_uint<32>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<16>*)' (src/data_mover_mm2s.cpp:3:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_54_1'(src/data_mover_mm2s.cpp:54:19) has been inferred on port 'MM_video_in' (src/data_mover_mm2s.cpp:54:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.3 seconds; current allocated memory: 195.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 195.397 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DataMoverUnit_mm2s_32bits -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.0.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 203.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.1.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.976 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.g.1.bc to /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.1.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_39_1' (src/data_mover_mm2s.cpp:39) in function 'M2S_FormatLocalBuffer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_2' (src/data_mover_mm2s.cpp:45) in function 'M2S_FormatLocalBuffer' completely with a factor of 4.
INFO: [XFORM 203-721] Extract dataflow region from loop M2S (src/data_mover_mm2s.cpp:20)  of function 'DataMover_mm2s_32bits'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_M2S' (src/data_mover_mm2s.cpp:20:3), detected/extracted 3 process function(s): 
	 'DMAReadMM'
	 'M2S_FormatLocalBuffer'
	 'EmptyLocalBuffer'.
Command         transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 244.662 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.2.bc -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'stream_elt_dma_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'axi_elt_dma_buffer.V' (src/data_mover_mm2s.cpp:57:21)
WARNING: [HLS 200-1449] Process DMAReadMM has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_M2S has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 300.653 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.74 sec.
Command     elaborate done; 7.35 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DataMoverUnit_mm2s_32bits' ...
Execute       ap_set_top_model DataMoverUnit_mm2s_32bits 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_M2S.entry3' to 'dataflow_in_loop_M2S_entry3'.
Execute       get_model_list DataMoverUnit_mm2s_32bits -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DataMoverUnit_mm2s_32bits 
Execute       preproc_iomode -model DataMover_mm2s_32bits 
Execute       preproc_iomode -model dataflow_in_loop_M2S 
Execute       preproc_iomode -model EmptyLocalBuffer 
Execute       preproc_iomode -model M2S_FormatLocalBuffer 
Execute       preproc_iomode -model DMAReadMM 
Execute       preproc_iomode -model dataflow_in_loop_M2S.entry3 
Execute       get_model_list DataMoverUnit_mm2s_32bits -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop_M2S.entry3 DMAReadMM M2S_FormatLocalBuffer EmptyLocalBuffer dataflow_in_loop_M2S DataMover_mm2s_32bits DataMoverUnit_mm2s_32bits
INFO-FLOW: Configuring Module : dataflow_in_loop_M2S.entry3 ...
Execute       set_default_model dataflow_in_loop_M2S.entry3 
Execute       apply_spec_resource_limit dataflow_in_loop_M2S.entry3 
INFO-FLOW: Configuring Module : DMAReadMM ...
Execute       set_default_model DMAReadMM 
Execute       apply_spec_resource_limit DMAReadMM 
INFO-FLOW: Configuring Module : M2S_FormatLocalBuffer ...
Execute       set_default_model M2S_FormatLocalBuffer 
Execute       apply_spec_resource_limit M2S_FormatLocalBuffer 
INFO-FLOW: Configuring Module : EmptyLocalBuffer ...
Execute       set_default_model EmptyLocalBuffer 
Execute       apply_spec_resource_limit EmptyLocalBuffer 
INFO-FLOW: Configuring Module : dataflow_in_loop_M2S ...
Execute       set_default_model dataflow_in_loop_M2S 
Execute       apply_spec_resource_limit dataflow_in_loop_M2S 
INFO-FLOW: Configuring Module : DataMover_mm2s_32bits ...
Execute       set_default_model DataMover_mm2s_32bits 
Execute       apply_spec_resource_limit DataMover_mm2s_32bits 
INFO-FLOW: Configuring Module : DataMoverUnit_mm2s_32bits ...
Execute       set_default_model DataMoverUnit_mm2s_32bits 
Execute       apply_spec_resource_limit DataMoverUnit_mm2s_32bits 
INFO-FLOW: Model list for preprocess: dataflow_in_loop_M2S.entry3 DMAReadMM M2S_FormatLocalBuffer EmptyLocalBuffer dataflow_in_loop_M2S DataMover_mm2s_32bits DataMoverUnit_mm2s_32bits
INFO-FLOW: Preprocessing Module: dataflow_in_loop_M2S.entry3 ...
Execute       set_default_model dataflow_in_loop_M2S.entry3 
Execute       cdfg_preprocess -model dataflow_in_loop_M2S.entry3 
Execute       rtl_gen_preprocess dataflow_in_loop_M2S.entry3 
INFO-FLOW: Preprocessing Module: DMAReadMM ...
Execute       set_default_model DMAReadMM 
Execute       cdfg_preprocess -model DMAReadMM 
Execute       rtl_gen_preprocess DMAReadMM 
INFO-FLOW: Preprocessing Module: M2S_FormatLocalBuffer ...
Execute       set_default_model M2S_FormatLocalBuffer 
Execute       cdfg_preprocess -model M2S_FormatLocalBuffer 
Execute       rtl_gen_preprocess M2S_FormatLocalBuffer 
INFO-FLOW: Preprocessing Module: EmptyLocalBuffer ...
Execute       set_default_model EmptyLocalBuffer 
Execute       cdfg_preprocess -model EmptyLocalBuffer 
Execute       rtl_gen_preprocess EmptyLocalBuffer 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_M2S ...
Execute       set_default_model dataflow_in_loop_M2S 
Execute       cdfg_preprocess -model dataflow_in_loop_M2S 
Execute       rtl_gen_preprocess dataflow_in_loop_M2S 
INFO-FLOW: Preprocessing Module: DataMover_mm2s_32bits ...
Execute       set_default_model DataMover_mm2s_32bits 
Execute       cdfg_preprocess -model DataMover_mm2s_32bits 
Execute       rtl_gen_preprocess DataMover_mm2s_32bits 
INFO-FLOW: Preprocessing Module: DataMoverUnit_mm2s_32bits ...
Execute       set_default_model DataMoverUnit_mm2s_32bits 
Execute       cdfg_preprocess -model DataMoverUnit_mm2s_32bits 
Execute       rtl_gen_preprocess DataMoverUnit_mm2s_32bits 
INFO-FLOW: Model list for synthesis: dataflow_in_loop_M2S.entry3 DMAReadMM M2S_FormatLocalBuffer EmptyLocalBuffer dataflow_in_loop_M2S DataMover_mm2s_32bits DataMoverUnit_mm2s_32bits
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_M2S_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_M2S.entry3 
Execute       schedule -model dataflow_in_loop_M2S.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 300.841 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_M2S.entry3.
Execute       set_default_model dataflow_in_loop_M2S.entry3 
Execute       bind -model dataflow_in_loop_M2S.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 300.987 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_M2S.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DMAReadMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DMAReadMM 
Execute       schedule -model DMAReadMM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 301.218 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.sched.adb -f 
INFO-FLOW: Finish scheduling DMAReadMM.
Execute       set_default_model DMAReadMM 
Execute       bind -model DMAReadMM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 301.559 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.bind.adb -f 
INFO-FLOW: Finish binding DMAReadMM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model M2S_FormatLocalBuffer 
Execute       schedule -model M2S_FormatLocalBuffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('stream_elt_dma_buffer_V_addr_2_write_ln329') of variable 'p_Result_2_i' on array 'stream_elt_dma_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'stream_elt_dma_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 301.707 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_FormatLocalBuffer.
Execute       set_default_model M2S_FormatLocalBuffer 
Execute       bind -model M2S_FormatLocalBuffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 301.915 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.bind.adb -f 
INFO-FLOW: Finish binding M2S_FormatLocalBuffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EmptyLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model EmptyLocalBuffer 
Execute       schedule -model EmptyLocalBuffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 302.033 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.sched.adb -f 
INFO-FLOW: Finish scheduling EmptyLocalBuffer.
Execute       set_default_model EmptyLocalBuffer 
Execute       bind -model EmptyLocalBuffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 302.237 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.bind.adb -f 
INFO-FLOW: Finish binding EmptyLocalBuffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_M2S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_M2S 
Execute       schedule -model dataflow_in_loop_M2S 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 302.345 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_M2S.
Execute       set_default_model dataflow_in_loop_M2S 
Execute       bind -model dataflow_in_loop_M2S 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 302.560 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_M2S.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMover_mm2s_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DataMover_mm2s_32bits 
Execute       schedule -model DataMover_mm2s_32bits 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.704 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.sched.adb -f 
INFO-FLOW: Finish scheduling DataMover_mm2s_32bits.
Execute       set_default_model DataMover_mm2s_32bits 
Execute       bind -model DataMover_mm2s_32bits 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 302.846 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.bind.adb -f 
INFO-FLOW: Finish binding DataMover_mm2s_32bits.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DataMoverUnit_mm2s_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DataMoverUnit_mm2s_32bits 
Execute       schedule -model DataMoverUnit_mm2s_32bits 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 302.937 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.sched.adb -f 
INFO-FLOW: Finish scheduling DataMoverUnit_mm2s_32bits.
Execute       set_default_model DataMoverUnit_mm2s_32bits 
Execute       bind -model DataMoverUnit_mm2s_32bits 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.082 MB.
Execute       syn_report -verbosereport -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.bind.adb -f 
INFO-FLOW: Finish binding DataMoverUnit_mm2s_32bits.
Execute       get_model_list DataMoverUnit_mm2s_32bits -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop_M2S.entry3 
Execute       rtl_gen_preprocess DMAReadMM 
Execute       rtl_gen_preprocess M2S_FormatLocalBuffer 
Execute       rtl_gen_preprocess EmptyLocalBuffer 
Execute       rtl_gen_preprocess dataflow_in_loop_M2S 
Execute       rtl_gen_preprocess DataMover_mm2s_32bits 
Execute       rtl_gen_preprocess DataMoverUnit_mm2s_32bits 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop_M2S.entry3 DMAReadMM M2S_FormatLocalBuffer EmptyLocalBuffer dataflow_in_loop_M2S DataMover_mm2s_32bits DataMoverUnit_mm2s_32bits
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_M2S_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_M2S.entry3 -top_prefix DataMoverUnit_mm2s_32bits_ -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_M2S_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 303.364 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_M2S.entry3 -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_entry3 
Execute       gen_rtl dataflow_in_loop_M2S.entry3 -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_entry3 
Execute       syn_report -csynth -model dataflow_in_loop_M2S.entry3 -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/dataflow_in_loop_M2S_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_M2S.entry3 -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/dataflow_in_loop_M2S_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_M2S.entry3 -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_M2S.entry3 -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.adb 
Execute       gen_tb_info dataflow_in_loop_M2S.entry3 -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DMAReadMM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DMAReadMM -top_prefix DataMoverUnit_mm2s_32bits_ -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DMAReadMM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.289 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl DMAReadMM -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits_DMAReadMM 
Execute       gen_rtl DMAReadMM -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits_DMAReadMM 
Execute       syn_report -csynth -model DMAReadMM -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/DMAReadMM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DMAReadMM -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/DMAReadMM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DMAReadMM -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DMAReadMM -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.adb 
Execute       gen_tb_info DMAReadMM -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_FormatLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model M2S_FormatLocalBuffer -top_prefix DataMoverUnit_mm2s_32bits_ -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_FormatLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 305.648 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl M2S_FormatLocalBuffer -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits_M2S_FormatLocalBuffer 
Execute       gen_rtl M2S_FormatLocalBuffer -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits_M2S_FormatLocalBuffer 
Execute       syn_report -csynth -model M2S_FormatLocalBuffer -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/M2S_FormatLocalBuffer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model M2S_FormatLocalBuffer -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/M2S_FormatLocalBuffer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model M2S_FormatLocalBuffer -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model M2S_FormatLocalBuffer -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.adb 
Execute       gen_tb_info M2S_FormatLocalBuffer -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EmptyLocalBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model EmptyLocalBuffer -top_prefix DataMoverUnit_mm2s_32bits_ -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'EmptyLocalBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 306.675 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl EmptyLocalBuffer -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits_EmptyLocalBuffer 
Execute       gen_rtl EmptyLocalBuffer -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits_EmptyLocalBuffer 
Execute       syn_report -csynth -model EmptyLocalBuffer -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/EmptyLocalBuffer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model EmptyLocalBuffer -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/EmptyLocalBuffer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model EmptyLocalBuffer -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model EmptyLocalBuffer -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.adb 
Execute       gen_tb_info EmptyLocalBuffer -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_M2S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_M2S -top_prefix DataMoverUnit_mm2s_32bits_ -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_M2S/m_axi_MM_video_in_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_M2S'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 308.242 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_M2S -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S 
Execute       gen_rtl dataflow_in_loop_M2S -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S 
Execute       syn_report -csynth -model dataflow_in_loop_M2S -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/dataflow_in_loop_M2S_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_M2S -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/dataflow_in_loop_M2S_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_M2S -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_M2S -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.adb 
Execute       gen_tb_info dataflow_in_loop_M2S -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMover_mm2s_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DataMover_mm2s_32bits -top_prefix DataMoverUnit_mm2s_32bits_ -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DataMover_mm2s_32bits/m_axi_MM_video_in_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMover_mm2s_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 309.343 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl DataMover_mm2s_32bits -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits_DataMover_mm2s_32bits 
Execute       gen_rtl DataMover_mm2s_32bits -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits_DataMover_mm2s_32bits 
Execute       syn_report -csynth -model DataMover_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/DataMover_mm2s_32bits_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DataMover_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/DataMover_mm2s_32bits_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DataMover_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DataMover_mm2s_32bits -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.adb 
Execute       gen_tb_info DataMover_mm2s_32bits -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DataMoverUnit_mm2s_32bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DataMoverUnit_mm2s_32bits -top_prefix  -sub_prefix DataMoverUnit_mm2s_32bits_ -mg_file /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/MM_video_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/MM_video_in_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/STR_video_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/STR_video_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/STR_video_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/STR_video_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/STR_video_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DataMoverUnit_mm2s_32bits/mm2s_line_buffer_size' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'mm2s_line_buffer_size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'DataMoverUnit_mm2s_32bits' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DataMoverUnit_mm2s_32bits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 310.661 MB.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       gen_rtl DataMoverUnit_mm2s_32bits -istop -style xilinx -f -lang vhdl -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/vhdl/DataMoverUnit_mm2s_32bits 
Execute       gen_rtl DataMoverUnit_mm2s_32bits -istop -style xilinx -f -lang vlog -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/verilog/DataMoverUnit_mm2s_32bits 
Execute       syn_report -csynth -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/DataMoverUnit_mm2s_32bits_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/DataMoverUnit_mm2s_32bits_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DataMoverUnit_mm2s_32bits -f -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.adb 
Execute       gen_tb_info DataMoverUnit_mm2s_32bits -p /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits 
Execute       export_constraint_db -f -tool general -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
Execute       syn_report -designview -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.design.xml 
Execute       syn_report -csynthDesign -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DataMoverUnit_mm2s_32bits -o /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DataMoverUnit_mm2s_32bits 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain DataMoverUnit_mm2s_32bits 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop_M2S.entry3 DMAReadMM M2S_FormatLocalBuffer EmptyLocalBuffer dataflow_in_loop_M2S DataMover_mm2s_32bits DataMoverUnit_mm2s_32bits
INFO-FLOW: Handling components in module [dataflow_in_loop_M2S_entry3] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [DMAReadMM] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_FormatLocalBuffer] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
INFO-FLOW: Handling components in module [EmptyLocalBuffer] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_M2S] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_fifo_w32_d2_S.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_fifo_w32_d2_S
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_fifo_w32_d2_S.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_fifo_w32_d2_S
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_fifo_w31_d2_S.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_fifo_w31_d2_S
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_fifo_w32_d3_S.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_fifo_w32_d3_S
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_fifo_w31_d3_S.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_fifo_w31_d3_S
INFO-FLOW: Handling components in module [DataMover_mm2s_32bits] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
INFO-FLOW: Handling components in module [DataMoverUnit_mm2s_32bits] ... 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_MM_video_in_m_axi.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_MM_video_in_m_axi
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_regslice_both.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_regslice_both.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_regslice_both.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_regslice_both.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: Found component DataMoverUnit_mm2s_32bits_regslice_both.
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: Append model dataflow_in_loop_M2S_entry3
INFO-FLOW: Append model DMAReadMM
INFO-FLOW: Append model M2S_FormatLocalBuffer
INFO-FLOW: Append model EmptyLocalBuffer
INFO-FLOW: Append model dataflow_in_loop_M2S
INFO-FLOW: Append model DataMover_mm2s_32bits
INFO-FLOW: Append model DataMoverUnit_mm2s_32bits
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DataMoverUnit_mm2s_32bits_fifo_w32_d2_S DataMoverUnit_mm2s_32bits_fifo_w32_d2_S DataMoverUnit_mm2s_32bits_fifo_w31_d2_S DataMoverUnit_mm2s_32bits_fifo_w32_d3_S DataMoverUnit_mm2s_32bits_fifo_w31_d3_S DataMoverUnit_mm2s_32bits_MM_video_in_m_axi DataMoverUnit_mm2s_32bits_regslice_both DataMoverUnit_mm2s_32bits_regslice_both DataMoverUnit_mm2s_32bits_regslice_both DataMoverUnit_mm2s_32bits_regslice_both DataMoverUnit_mm2s_32bits_regslice_both dataflow_in_loop_M2S_entry3 DMAReadMM M2S_FormatLocalBuffer EmptyLocalBuffer dataflow_in_loop_M2S DataMover_mm2s_32bits DataMoverUnit_mm2s_32bits
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_fifo_w32_d2_S
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_fifo_w32_d2_S
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_fifo_w31_d2_S
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_fifo_w32_d3_S
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_fifo_w31_d3_S
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_MM_video_in_m_axi
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits_regslice_both
INFO-FLOW: To file: write model dataflow_in_loop_M2S_entry3
INFO-FLOW: To file: write model DMAReadMM
INFO-FLOW: To file: write model M2S_FormatLocalBuffer
INFO-FLOW: To file: write model EmptyLocalBuffer
INFO-FLOW: To file: write model dataflow_in_loop_M2S
INFO-FLOW: To file: write model DataMover_mm2s_32bits
INFO-FLOW: To file: write model DataMoverUnit_mm2s_32bits
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): DataMoverUnit_mm2s_32bits
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore 
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore 
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'MM_video_in_2_c_U(DataMoverUnit_mm2s_32bits_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c1_U(DataMoverUnit_mm2s_32bits_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_c2_U(DataMoverUnit_mm2s_32bits_fifo_w31_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'image_w_c_U(DataMoverUnit_mm2s_32bits_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(DataMoverUnit_mm2s_32bits_fifo_w31_d3_S)' using Shift Registers.
Command       ap_source done; 0.18 sec.
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DataMoverUnit_mm2s_32bits xml_exists=0
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore 
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore 
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore 
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore 
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=18 #gSsdmPorts=20
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
Execute       sc_get_clocks DataMoverUnit_mm2s_32bits 
Execute       source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 320.452 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for DataMoverUnit_mm2s_32bits.
INFO: [VLOG 209-307] Generating Verilog RTL for DataMoverUnit_mm2s_32bits.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model DataMoverUnit_mm2s_32bits -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.5 sec.
Command   csynth_design done; 9.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.12 seconds. CPU system time: 0.74 seconds. Elapsed time: 9.85 seconds; current allocated memory: 321.741 MB.
Command ap_source done; 11.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1 opened at Fri Aug 13 11:22:36 CEST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.2 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.41 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -library=PH920 
INFO: [HLS 200-1464] Running solution command: config_export -library=PH920
Execute     config_export -library=PH920 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=Boutigny_L 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Boutigny_L
Execute     config_export -vendor=Boutigny_L 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
Execute     config_export -version=1.0 
Command   open_solution done; 1.58 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute   config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library PH920 -rtl vhdl -vendor Boutigny_L -version 1.0 
Execute   source ./Data_Mover_MM2S/solution1/directives.tcl 
Execute     set_directive_top -name DataMoverUnit_mm2s_32bits DataMoverUnit_mm2s_32bits 
INFO: [HLS 200-1510] Running: set_directive_top -name DataMoverUnit_mm2s_32bits DataMoverUnit_mm2s_32bits 
INFO-FLOW: Setting directive 'TOP' name=DataMoverUnit_mm2s_32bits 
Execute   export_design -rtl vhdl -format ip_catalog -vendor Deverne -library DVR-002 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -vendor Deverne -library DVR-002 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -library=DVR-002 -rtl=vhdl -vendor=Deverne 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl -vendor Deverne -library DVR-002 -version 1.0
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): DataMoverUnit_mm2s_32bits
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DataMoverUnit_mm2s_32bits xml_exists=1
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore 
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore 
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to DataMoverUnit_mm2s_32bits
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.29 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore 
INFO: [HLS 200-741] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_axi_elt_dma_buffer_V_memcore using a single memory for all blocks
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore 
INFO: [HLS 200-740] Implementing PIPO DataMoverUnit_mm2s_32bits_dataflow_in_loop_M2S_stream_elt_dma_buffer_V_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.compgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to DataMoverUnit_mm2s_32bits
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=18 #gSsdmPorts=20
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S_entry3.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DMAReadMM.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/M2S_FormatLocalBuffer.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/EmptyLocalBuffer.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/dataflow_in_loop_M2S.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMover_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
Execute     sc_get_clocks DataMoverUnit_mm2s_32bits 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=20 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DataMoverUnit_mm2s_32bits
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DataMoverUnit_mm2s_32bits
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.rtl_wrap.cfg.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.constraint.tcl 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/DataMoverUnit_mm2s_32bits.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/lbo/Projects/esiee/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s Data_Mover_MM2S/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Data_Mover_MM2S/solution1/impl/export.zip
Command   export_design done; 16.61 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.04 seconds. CPU system time: 1.18 seconds. Elapsed time: 16.61 seconds; current allocated memory: 204.872 MB.
Command ap_source done; 18.36 sec.
Execute cleanup_all 
