//Verilog
module full_subtractor( input a, b, bin,output difference, borrow);
    assign difference = a ^ b ^ bin;
    assign borrow = (~a & b) | (b & bin) | (~a & bin) ;
endmodule

