Info (10281): Verilog HDL Declaration information at SimpleProcessor.v(26): object "AddSub" differs only in case from object "Addsub" in the same scope File: C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/SimpleProcessor.v Line: 26
