// Copyright 2017 The Fuchsia Authors. All rights reserved.
// This is a GENERATED file. The license governing this file can be found in the LICENSE file.

#define MDI_CPU_COUNT                                      0x00000065
#define MDI_IRQ                                            0x0100000D
#define MDI_PLATFORM_DEVICE_VID                            0x010000C9
#define MDI_PLATFORM_DEVICE_PID                            0x010000CA
#define MDI_PLATFORM_DEVICE_DID                            0x010000CB
#define MDI_ARM_GIC_V3_IPI_BASE                            0x010003F6
#define MDI_ARM_TIMER_IRQ_PHYS                             0x01000407
#define MDI_ARM_TIMER_IRQ_VIRT                             0x01000408
#define MDI_ARM_TIMER_IRQ_SPHYS                            0x01000409
#define MDI_ARM_TIMER_FREQ_OVERRIDE                        0x0100040A
#define MDI_ARM_GIC_V2_IPI_BASE                            0x01000431
#define MDI_BASE_VIRT                                      0x0180000B
#define MDI_BASE_PHYS                                      0x0180000C
#define MDI_ARM_GIC_V3_GICD_OFFSET                         0x018003F3
#define MDI_ARM_GIC_V3_GICR_OFFSET                         0x018003F4
#define MDI_ARM_GIC_V3_GICR_STRIDE                         0x018003F5
#define MDI_ARM_GIC_V2_GICD_OFFSET                         0x0180042F
#define MDI_ARM_GIC_V2_GICC_OFFSET                         0x01800430
#define MDI_ARM_GIC_V2_MSI_FRAME_PHYS                      0x01800432
#define MDI_ARM_GIC_V2_MSI_FRAME_VIRT                      0x01800433
#define MDI_ARM_PSCI_USE_SMC                               0x020003E9
#define MDI_ARM_PSCI_USE_HVC                               0x020003EA
#define MDI_KERNEL                                         0x08000001
#define MDI_CPU_MAP                                        0x08000002
#define MDI_PLATFORM                                       0x08000003
#define MDI_CPU_CLUSTERS                                   0x08000064
#define MDI_PLATFORM_DEVICE                                0x080000C8
#define MDI_ARM_PSCI                                       0x080003E8
#define MDI_ARM_GIC_V3                                     0x080003F2
#define MDI_ARM_TIMER                                      0x08000406
#define MDI_BCM28XX_INTERRUPT                              0x08000410
#define MDI_BCM28XX_UART                                   0x08000411
#define MDI_ARM_PL011_UART                                 0x0800041A
#define MDI_QEMU_PCIE                                      0x08000424
#define MDI_ARM_GIC_V2                                     0x0800042E
#define MDI_NAME                                           0x0900000A
