
*** Running vivado
    with args -log Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.tcl -notrace
Command: synth_design -top Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24373 
WARNING: [Synth 8-2611] redeclaration of ansi port MCK_int is not allowed [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:56]
WARNING: [Synth 8-976] MCK_int has already been declared [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:56]
WARNING: [Synth 8-2654] second declaration of MCK_int ignored [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:56]
INFO: [Synth 8-994] MCK_int is declared here [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port LRCK_int is not allowed [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:57]
WARNING: [Synth 8-976] LRCK_int has already been declared [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:57]
WARNING: [Synth 8-2654] second declaration of LRCK_int ignored [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:57]
INFO: [Synth 8-994] LRCK_int is declared here [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port BCK_int is not allowed [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:58]
WARNING: [Synth 8-976] BCK_int has already been declared [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:58]
WARNING: [Synth 8-2654] second declaration of BCK_int ignored [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:58]
INFO: [Synth 8-994] BCK_int is declared here [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.961 ; gain = 91.141 ; free physical = 14215 ; free virtual = 23789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0/synth/Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'DSP_Serializer_16_Combined' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:24]
WARNING: [Synth 8-567] referenced signal 'Signal_In' should be on the sensitivity list [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:74]
INFO: [Synth 8-6157] synthesizing module 'Parallel_Signal_Tap' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Parallel_Signal_Tap.v:24]
INFO: [Synth 8-6157] synthesizing module 'Signal_Tap_Logic' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Signal_Tap_Logic.v:23]
	Parameter WAIT bound to: 6'b010000 
	Parameter DONE bound to: 6'b010001 
INFO: [Synth 8-6155] done synthesizing module 'Signal_Tap_Logic' (1#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Signal_Tap_Logic.v:23]
INFO: [Synth 8-6157] synthesizing module 'Demux_RAM_Parallel_Output' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Demux_RAM_Parallel_Output.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Demux_RAM_Parallel_Output' (2#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Demux_RAM_Parallel_Output.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_Signal_Tap' (3#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Parallel_Signal_Tap.v:24]
INFO: [Synth 8-6157] synthesizing module 'Signal_Buffer' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Sigal_Buffer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Signal_Buffer' (4#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Sigal_Buffer.v:24]
INFO: [Synth 8-6157] synthesizing module 'PCM_Transmitter_16' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/PCM_Transmitter_16.v:24]
INFO: [Synth 8-6157] synthesizing module 'Serial_Clock_Divider' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Serial_Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'SR_Clock_Div_4' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/SR_Clock_Div_4.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (5#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SR_Clock_Div_4' (6#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/SR_Clock_Div_4.v:24]
INFO: [Synth 8-6157] synthesizing module 'SR_Clock_Div_256' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/SR_Clock_Div_256.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SR_Clock_Div_256' (7#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/SR_Clock_Div_256.v:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Latch_Clock' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/FIFO_Latch_Clock.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized1' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b1100000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized1' (7#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Latch_Clock' (8#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/FIFO_Latch_Clock.v:24]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (9#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'Serial_Clock_Divider' (10#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Serial_Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Serial_FIFO' [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Serial_FIFO.v:22]
WARNING: [Synth 8-5788] Register Data_Out_reg in module Serial_FIFO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Serial_FIFO.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Serial_FIFO' (11#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/Serial_FIFO.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCM_Transmitter_16' (12#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/PCM_Transmitter_16.v:24]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27275]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (13#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27275]
WARNING: [Synth 8-3848] Net MCK_int in module/entity DSP_Serializer_16_Combined does not have driver. [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DSP_Serializer_16_Combined' (14#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0' (15#1) [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0/synth/Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.v:57]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[32]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[7]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[6]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[5]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[4]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[3]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[2]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[1]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port Signal_In[0]
WARNING: [Synth 8-3331] design DSP_Serializer_16_Combined has unconnected port MCK_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.086 ; gain = 127.266 ; free physical = 14071 ; free virtual = 23647
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line103:MCK_in to constant 0 [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:103]
WARNING: [Synth 8-3295] tying undriven pin SigBuff:Tap_CLK to constant 0 [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:128]
WARNING: [Synth 8-3295] tying undriven pin PCM_TX:Clock_In to constant 0 [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:148]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.086 ; gain = 127.266 ; free physical = 14033 ; free virtual = 23610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.086 ; gain = 127.266 ; free physical = 14032 ; free virtual = 23609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1718.727 ; gain = 4.000 ; free physical = 12447 ; free virtual = 22054
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 12536 ; free virtual = 22147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 12535 ; free virtual = 22146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 12537 ; free virtual = 22148
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "State" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Write_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 12572 ; free virtual = 22185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               24 Bit    Registers := 273   
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Signal_Tap_Logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module Demux_RAM_Parallel_Output 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Signal_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 257   
Module Serial_FIFO 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port MCK_int
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[32]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[7]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[6]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[5]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[4]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[3]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[2]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[1]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port Signal_In[0]
WARNING: [Synth 8-3331] design Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 has unconnected port MCK_IN
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[1]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nolabel_line103/Tapper/State_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[2]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[3]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[4]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[5]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[6]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_H/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[7]' (FDCP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/State_reg[5]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_A/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_B/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_C/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_D/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_E/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_F/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_G/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_H/Data_Out_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_H/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_G/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_F/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_E/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_D/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_C/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_B/Data_Out_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[8]_C )
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_A/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_B/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_C/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_D/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_E/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_F/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_G/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PCM_TX/FIFO_H/Data_Out_reg[8]_C) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 13119 ; free virtual = 22746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------------------+-----------------------------------+---------------+----------------+
|Module Name                                     | RTL Object                        | Depth x Width | Implemented As | 
+------------------------------------------------+-----------------------------------+---------------+----------------+
|Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 | inst/nolabel_line103/Tapper/State | 32x5          | LUT            | 
+------------------------------------------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 14692 ; free virtual = 24317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15260 ; free virtual = 24882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/State_reg[4]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/State_reg[3]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/State_reg[2]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/State_reg[1]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/State_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Write_Channel_reg[3]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Write_Channel_reg[2]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Write_Channel_reg[1]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Write_Channel_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Write_En_reg) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[7]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[6]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[5]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[4]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[3]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[2]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[1]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Tapper/Read_Addr_reg[0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][23]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][22]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][21]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][20]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][19]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][18]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][17]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][16]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][15]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][14]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][13]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][12]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][11]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][10]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][9]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][8]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][7]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][6]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][5]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][4]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][3]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][2]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][1]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[0][0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][23]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][22]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][21]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][20]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][19]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][18]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][17]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][16]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][15]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][14]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][13]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][12]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][11]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][10]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][9]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][8]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][7]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][6]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][5]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][4]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][3]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][2]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][1]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[1][0]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][23]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][22]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][21]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][20]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][19]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][18]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][17]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][16]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][15]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][14]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][13]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][12]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][11]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][10]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][9]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][8]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nolabel_line103/Parallel_RAM/DATA_Buff_reg[2][7]) is unused and will be removed from module Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[8]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[8]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[8]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[8]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[8]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[8]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[8]_P'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[8]_P )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[8]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[9]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[9]_P'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[9]_P )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[9]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[10]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[10]_P'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[10]_P )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[10]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[11]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[11]_P'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[11]_P )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[11]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_D/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_C/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_C/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_B/Data_Out_reg[12]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_B/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_A/Data_Out_reg[12]_P'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[12]_P )
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_H/Data_Out_reg[13]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[13]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_A/Data_Out_reg[12]_P' (FDP_1) to 'inst/PCM_TX/FIFO_G/Data_Out_reg[13]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_G/Data_Out_reg[13]_P' (FDP_1) to 'inst/PCM_TX/FIFO_F/Data_Out_reg[13]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_F/Data_Out_reg[13]_P' (FDP_1) to 'inst/PCM_TX/FIFO_E/Data_Out_reg[13]_P'
INFO: [Synth 8-3886] merging instance 'inst/PCM_TX/FIFO_E/Data_Out_reg[13]_P' (FDP_1) to 'inst/PCM_TX/FIFO_D/Data_Out_reg[13]_P'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[13]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[14]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[15]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[16]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[17]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[18]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[19]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[20]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[21]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[22]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[23]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[24]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[25]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[26]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[27]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[28]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[29]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[30]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[31]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[40]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[41]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PCM_TX/FIFO_A/Data_Out_reg[42]_P )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15207 ; free virtual = 24830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin PCM_TX:UNCONN_IN to constant 0 [/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ipshared/53c0/DAC_Array_Tester.v:148]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |LUT1   |     2|
|3     |SRL16E |    25|
|4     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------------------+------+
|      |Instance            |Module                     |Cells |
+------+--------------------+---------------------------+------+
|1     |top                 |                           |    41|
|2     |  inst              |DSP_Serializer_16_Combined |    41|
|3     |    PCM_TX          |PCM_Transmitter_16         |    30|
|4     |      Clock_Divider |Serial_Clock_Divider       |    30|
|5     |        DIV_BCK     |SR_Clock_Div_4             |     2|
|6     |        DIV_LRCK    |SR_Clock_Div_256           |     9|
|7     |        DIV_Latch   |FIFO_Latch_Clock           |    16|
+------+--------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15799 ; free virtual = 25419
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1718.727 ; gain = 127.266 ; free physical = 15858 ; free virtual = 25478
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 1718.727 ; gain = 489.906 ; free physical = 15858 ; free virtual = 25479
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
367 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:18 . Memory (MB): peak = 1718.727 ; gain = 501.594 ; free physical = 15854 ; free virtual = 25475
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/2018.2/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.runs/Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0_synth_1/Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0.dcp' has been generated.
