Assembler report for dds_and_nios_lab
Sun Apr 04 17:25:07 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun Apr 04 17:25:07 2021 ;
; Revision Name         ; dds_and_nios_lab                      ;
; Top-level Entity Name ; dds_and_nios_lab                      ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                  ;
+--------+-------------------------------+--------------+
; Vendor ; IP Core Name                  ; License Type ;
+--------+-------------------------------+--------------+
; Altera ; Nios II Processor (6AF7 00A2) ; Unlicensed   ;
; Altera ; Signal Tap (6AF7 BCE1)        ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC)        ; Licensed     ;
+--------+-------------------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Apr 04 17:24:59 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab
Warning (115003): Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores.
    Warning (115005): Unlicensed IP: "Nios II Processor(6AF7 00A2)"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/nickz/Desktop/YEAR_3/TERM_2/CPEN_311/Labs/Lab5/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v"
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Sun Apr 04 17:25:07 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


