/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     d8_rx_2x block
 *****************************************************************************/
#ifndef _D8_RX_2X_REGS_H
#define _D8_RX_2X_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL                    0x00000000
#define PMC_SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL                 0x00000004
#define PMC_SFI51_RX_2X_SLICE_REG_INT_REG_1                        0x00000008
#define PMC_SFI51_RX_2X_SLICE_REG_INT_EN_REG_1                     0x0000000c
#define PMC_SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1                   0x00000010
#define PMC_SFI51_RX_2X_SLICE_REG_INT_REG_2                        0x00000014
#define PMC_SFI51_RX_2X_SLICE_REG_INT_EN_REG_2                     0x00000018
#define PMC_SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2                   0x0000001c
#define PMC_SFI51_RX_2X_SLICE_REG_INT_SUMMARY_REG                  0x00000020
#define PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG( N )           (0x00000024 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG( N )         (0x0000002c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1( N )                (0x00000034 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2( N )                (0x0000003c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3( N )                (0x00000044 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG_( N )                   (0x0000004c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1( N ) (0x00000054 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2( N ) (0x0000005c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3( N ) (0x00000064 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG( N )           (0x0000006c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG( N )                (0x00000074 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1( N )     (0x0000007c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1( N )  (0x00000084 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2( N )  (0x0000008c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1( N )           (0x00000094 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1( N )  (0x0000009c + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2( N )  (0x000000a4 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1( N )       (0x000000ac + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG( N )        (0x000000b4 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG( N )   (0x000000bc + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG( N )              (0x000000c4 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2( N )       (0x000000cc + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG( N )          (0x000000d4 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG( N )      (0x000000dc + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG( N )      (0x000000e4 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1( N )     (0x000000ec + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG              0x000000f4
#define PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG( N )      (0x000000f8 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1( N )                (0x00000100 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2( N )                (0x00000108 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG_( N )                    (0x00000110 + (N) * 0x4)
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_( N )                (0x00000118 + (N) * 0x4)

/*---------------------------------------.
 | Register 0x00000000 SW_RESET_CTRL     |
 +---------------------------------------+
 | bit  26 R/W  LOS_FLT_B_RSTB           |
 | bit  25 R/W  LOS_FLT_A_RSTB           |
 | bit  24 R/W  LOS_OC_B_RSTB            |
 | bit  23 R/W  LOS_OC_A_RSTB            |
 | bit  22 R/W  DIAGNOSTIC_B_RSTB        |
 | bit  21 R/W  DIAGNOSTIC_A_RSTB        |
 | bit  20 R/W  LB_CLK_DEGLITCH_B_RSTB   |
 | bit  19 R/W  LB_CLK_DEGLITCH_A_RSTB   |
 | bit  18 R/W  EFUSE_INT_B_RSTB         |
 | bit  17 R/W  EFUSE_INT_A_RSTB         |
 | bit  16 R/W  GCOC_B_RSTB              |
 | bit  15 R/W  GCOC_A_RSTB              |
 | bit  14 R/W  SIPO_BIST_B_RSTB         |
 | bit  13 R/W  SIPO_BIST_A_RSTB         |
 | bit  12 R/W  BADJ_CLK_DEGLITCH_B_RSTB |
 | bit  11 R/W  BADJ_CLK_DEGLITCH_A_RSTB |
 | bit  10 R/W  ADC_CLK_DEGLITCH_B_RSTB  |
 | bit  9  R/W  ADC_CLK_DEGLITCH_A_RSTB  |
 | bit  8  R/W  PATT_MON_B_RSTB          |
 | bit  7  R/W  PATT_MON_A_RSTB          |
 | bit  6  R/W  PATT_GEN_B_RSTB          |
 | bit  5  R/W  PATT_GEN_A_RSTB          |
 | bit  4  R/W  GEN_SIPO_B_RSTB          |
 | bit  3  R/W  GEN_SIPO_A_RSTB          |
 | bit  2  R/W  RXCPGEN_LOCKDET_B_RSTB   |
 | bit  1  R/W  RXCPGEN_LOCKDET_A_RSTB   |
 | bit  0  R/W  DIGITAL_RSTB             |
 +--------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_UNUSED_MASK                  0xf8000000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_FLT_B_RSTB_MSK           0x04000000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_FLT_B_RSTB_OFF           26
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_FLT_A_RSTB_MSK           0x02000000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_FLT_A_RSTB_OFF           25
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_OC_B_RSTB_MSK            0x01000000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_OC_B_RSTB_OFF            24
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_OC_A_RSTB_MSK            0x00800000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LOS_OC_A_RSTB_OFF            23
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_DIAGNOSTIC_B_RSTB_MSK        0x00400000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_DIAGNOSTIC_B_RSTB_OFF        22
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_DIAGNOSTIC_A_RSTB_MSK        0x00200000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_DIAGNOSTIC_A_RSTB_OFF        21
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LB_CLK_DEGLITCH_B_RSTB_MSK   0x00100000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LB_CLK_DEGLITCH_B_RSTB_OFF   20
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LB_CLK_DEGLITCH_A_RSTB_MSK   0x00080000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_LB_CLK_DEGLITCH_A_RSTB_OFF   19
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_EFUSE_INT_B_RSTB_MSK         0x00040000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_EFUSE_INT_B_RSTB_OFF         18
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_EFUSE_INT_A_RSTB_MSK         0x00020000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_EFUSE_INT_A_RSTB_OFF         17
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GCOC_B_RSTB_MSK              0x00010000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GCOC_B_RSTB_OFF              16
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GCOC_A_RSTB_MSK              0x00008000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GCOC_A_RSTB_OFF              15
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_SIPO_BIST_B_RSTB_MSK         0x00004000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_SIPO_BIST_B_RSTB_OFF         14
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_SIPO_BIST_A_RSTB_MSK         0x00002000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_SIPO_BIST_A_RSTB_OFF         13
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_BADJ_CLK_DEGLITCH_B_RSTB_MSK 0x00001000
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_BADJ_CLK_DEGLITCH_B_RSTB_OFF 12
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_BADJ_CLK_DEGLITCH_A_RSTB_MSK 0x00000800
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_BADJ_CLK_DEGLITCH_A_RSTB_OFF 11
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_ADC_CLK_DEGLITCH_B_RSTB_MSK  0x00000400
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_ADC_CLK_DEGLITCH_B_RSTB_OFF  10
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_ADC_CLK_DEGLITCH_A_RSTB_MSK  0x00000200
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_ADC_CLK_DEGLITCH_A_RSTB_OFF  9
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_MON_B_RSTB_MSK          0x00000100
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_MON_B_RSTB_OFF          8
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_MON_A_RSTB_MSK          0x00000080
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_MON_A_RSTB_OFF          7
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_GEN_B_RSTB_MSK          0x00000040
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_GEN_B_RSTB_OFF          6
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_GEN_A_RSTB_MSK          0x00000020
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_PATT_GEN_A_RSTB_OFF          5
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GEN_SIPO_B_RSTB_MSK          0x00000010
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GEN_SIPO_B_RSTB_OFF          4
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GEN_SIPO_A_RSTB_MSK          0x00000008
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_GEN_SIPO_A_RSTB_OFF          3
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_RXCPGEN_LOCKDET_B_RSTB_MSK   0x00000004
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_RXCPGEN_LOCKDET_B_RSTB_OFF   2
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_RXCPGEN_LOCKDET_A_RSTB_MSK   0x00000002
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_RXCPGEN_LOCKDET_A_RSTB_OFF   1
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_DIGITAL_RSTB_MSK             0x00000001
#define SFI51_RX_2X_SLICE_REG_SW_RESET_CTRL_BIT_DIGITAL_RSTB_OFF             0

/*--------------------------------------.
 | Register 0x00000004 ANALOG_TEST_CTRL |
 +--------------------------------------+
 | bit  13:12 R/W  TEST_DIVMODE         |
 | bit  11:8  R/W  RX_MODE              |
 | bit  7     R/W  TEST_SLICE_EN        |
 | bit  5     R/W  RS_ATMSB             |
 | bit  4:0   R/W  ATIN                 |
 +-------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_UNUSED_MASK       0xffffc040
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_TEST_DIVMODE_MSK  0x00003000
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_TEST_DIVMODE_OFF  12
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_RX_MODE_MSK       0x00000f00
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_RX_MODE_OFF       8
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_TEST_SLICE_EN_MSK 0x00000080
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_TEST_SLICE_EN_OFF 7
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_RS_ATMSB_MSK      0x00000020
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_RS_ATMSB_OFF      5
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_ATIN_MSK          0x0000001f
#define SFI51_RX_2X_SLICE_REG_ANALOG_TEST_CTRL_BIT_ATIN_OFF          0

/*---------------------------------------.
 | Register 0x00000008 INT_REG_1         |
 +---------------------------------------+
 | bit  29 R/W  CALIB_PASS_INT_B_I       |
 | bit  28 R/W  CALIB_PASS_INT_A_I       |
 | bit  27 R/W  ADC_BIST_ERR_B_I         |
 | bit  26 R/W  ADC_BIST_ERR_A_I         |
 | bit  25 R/W  ADC_BIST_DONE_B_I        |
 | bit  24 R/W  ADC_BIST_DONE_A_I        |
 | bit  23 R/W  RAM_PARITY_ERR_B_I       |
 | bit  22 R/W  RAM_PARITY_ERR_A_I       |
 | bit  21 R/W  SIPO_BIST_SYNC_B_I       |
 | bit  20 R/W  SIPO_BIST_SYNC_A_I       |
 | bit  19 R/W  SIPO_BIST_ERR_B_I        |
 | bit  18 R/W  SIPO_BIST_ERR_A_I        |
 | bit  17 R/W  DIVCLK_DEAD_B_I          |
 | bit  16 R/W  DIVCLK_DEAD_A_I          |
 | bit  15 R/W  IN_RANGEN_FAILS_INT_B_I  |
 | bit  14 R/W  IN_RANGEN_FAILS_INT_A_I  |
 | bit  13 R/W  IN_RANGEN_PASSES_INT_B_I |
 | bit  12 R/W  IN_RANGEN_PASSES_INT_A_I |
 | bit  11 R/W  PLL_LOCK_LOSS_INT_B_I    |
 | bit  10 R/W  PLL_LOCK_LOSS_INT_A_I    |
 | bit  9  R/W  PLL_LOCK_GAIN_INT_B_I    |
 | bit  8  R/W  PLL_LOCK_GAIN_INT_A_I    |
 | bit  7  R/W  ADCOC_FSM_ERR_INT_B_I    |
 | bit  6  R/W  ADCOC_FSM_ERR_INT_A_I    |
 | bit  5  R/W  PROG_REF_DONE_INT_B_I    |
 | bit  4  R/W  PROG_REF_DONE_INT_A_I    |
 | bit  3  R/W  CALIB_DONE_INT_B_I       |
 | bit  2  R/W  CALIB_DONE_INT_A_I       |
 | bit  1  R/W  PATT_MON_ERR_B_I         |
 | bit  0  R/W  PATT_MON_ERR_A_I         |
 +--------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_REG_1_UNUSED_MASK                  0xc0000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_PASS_INT_B_I_MSK       0x20000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_PASS_INT_B_I_OFF       29
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_PASS_INT_A_I_MSK       0x10000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_PASS_INT_A_I_OFF       28
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_ERR_B_I_MSK         0x08000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_ERR_B_I_OFF         27
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_ERR_A_I_MSK         0x04000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_ERR_A_I_OFF         26
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_DONE_B_I_MSK        0x02000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_DONE_B_I_OFF        25
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_DONE_A_I_MSK        0x01000000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADC_BIST_DONE_A_I_OFF        24
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_RAM_PARITY_ERR_B_I_MSK       0x00800000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_RAM_PARITY_ERR_B_I_OFF       23
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_RAM_PARITY_ERR_A_I_MSK       0x00400000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_RAM_PARITY_ERR_A_I_OFF       22
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_SYNC_B_I_MSK       0x00200000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_SYNC_B_I_OFF       21
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_SYNC_A_I_MSK       0x00100000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_SYNC_A_I_OFF       20
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_ERR_B_I_MSK        0x00080000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_ERR_B_I_OFF        19
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_ERR_A_I_MSK        0x00040000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_SIPO_BIST_ERR_A_I_OFF        18
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_DIVCLK_DEAD_B_I_MSK          0x00020000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_DIVCLK_DEAD_B_I_OFF          17
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_DIVCLK_DEAD_A_I_MSK          0x00010000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_DIVCLK_DEAD_A_I_OFF          16
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_FAILS_INT_B_I_MSK  0x00008000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_FAILS_INT_B_I_OFF  15
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_FAILS_INT_A_I_MSK  0x00004000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_FAILS_INT_A_I_OFF  14
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_PASSES_INT_B_I_MSK 0x00002000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_PASSES_INT_B_I_OFF 13
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_PASSES_INT_A_I_MSK 0x00001000
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_IN_RANGEN_PASSES_INT_A_I_OFF 12
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_LOSS_INT_B_I_MSK    0x00000800
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_LOSS_INT_B_I_OFF    11
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_LOSS_INT_A_I_MSK    0x00000400
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_LOSS_INT_A_I_OFF    10
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_GAIN_INT_B_I_MSK    0x00000200
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_GAIN_INT_B_I_OFF    9
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_GAIN_INT_A_I_MSK    0x00000100
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PLL_LOCK_GAIN_INT_A_I_OFF    8
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADCOC_FSM_ERR_INT_B_I_MSK    0x00000080
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADCOC_FSM_ERR_INT_B_I_OFF    7
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADCOC_FSM_ERR_INT_A_I_MSK    0x00000040
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_ADCOC_FSM_ERR_INT_A_I_OFF    6
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PROG_REF_DONE_INT_B_I_MSK    0x00000020
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PROG_REF_DONE_INT_B_I_OFF    5
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PROG_REF_DONE_INT_A_I_MSK    0x00000010
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PROG_REF_DONE_INT_A_I_OFF    4
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_DONE_INT_B_I_MSK       0x00000008
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_DONE_INT_B_I_OFF       3
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_DONE_INT_A_I_MSK       0x00000004
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_CALIB_DONE_INT_A_I_OFF       2
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PATT_MON_ERR_B_I_MSK         0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PATT_MON_ERR_B_I_OFF         1
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PATT_MON_ERR_A_I_MSK         0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_REG_1_BIT_PATT_MON_ERR_A_I_OFF         0

/*---------------------------------------.
 | Register 0x0000000c INT_EN_REG_1      |
 +---------------------------------------+
 | bit  29 R/W  CALIB_PASS_INT_B_E       |
 | bit  28 R/W  CALIB_PASS_INT_A_E       |
 | bit  27 R/W  ADC_BIST_ERR_B_E         |
 | bit  26 R/W  ADC_BIST_ERR_A_E         |
 | bit  25 R/W  ADC_BIST_DONE_B_E        |
 | bit  24 R/W  ADC_BIST_DONE_A_E        |
 | bit  23 R/W  RAM_PARITY_ERR_B_E       |
 | bit  22 R/W  RAM_PARITY_ERR_A_E       |
 | bit  21 R/W  SIPO_BIST_SYNC_B_E       |
 | bit  20 R/W  SIPO_BIST_SYNC_A_E       |
 | bit  19 R/W  SIPO_BIST_ERR_B_E        |
 | bit  18 R/W  SIPO_BIST_ERR_A_E        |
 | bit  17 R/W  DIVCLK_DEAD_B_E          |
 | bit  16 R/W  DIVCLK_DEAD_A_E          |
 | bit  15 R/W  IN_RANGEN_FAILS_INT_B_E  |
 | bit  14 R/W  IN_RANGEN_FAILS_INT_A_E  |
 | bit  13 R/W  IN_RANGEN_PASSES_INT_B_E |
 | bit  12 R/W  IN_RANGEN_PASSES_INT_A_E |
 | bit  11 R/W  PLL_LOCK_LOSS_INT_B_E    |
 | bit  10 R/W  PLL_LOCK_LOSS_INT_A_E    |
 | bit  9  R/W  PLL_LOCK_GAIN_INT_B_E    |
 | bit  8  R/W  PLL_LOCK_GAIN_INT_A_E    |
 | bit  7  R/W  ADCOC_FSM_ERR_INT_B_E    |
 | bit  6  R/W  ADCOC_FSM_ERR_INT_A_E    |
 | bit  5  R/W  PROG_REF_DONE_INT_B_E    |
 | bit  4  R/W  PROG_REF_DONE_INT_A_E    |
 | bit  3  R/W  CALIB_DONE_INT_B_E       |
 | bit  2  R/W  CALIB_DONE_INT_A_E       |
 | bit  1  R/W  PATT_MON_ERR_B_E         |
 | bit  0  R/W  PATT_MON_ERR_A_E         |
 +--------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_UNUSED_MASK                  0xc0000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_PASS_INT_B_E_MSK       0x20000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_PASS_INT_B_E_OFF       29
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_PASS_INT_A_E_MSK       0x10000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_PASS_INT_A_E_OFF       28
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_ERR_B_E_MSK         0x08000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_ERR_B_E_OFF         27
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_ERR_A_E_MSK         0x04000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_ERR_A_E_OFF         26
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_DONE_B_E_MSK        0x02000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_DONE_B_E_OFF        25
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_DONE_A_E_MSK        0x01000000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADC_BIST_DONE_A_E_OFF        24
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_RAM_PARITY_ERR_B_E_MSK       0x00800000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_RAM_PARITY_ERR_B_E_OFF       23
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_RAM_PARITY_ERR_A_E_MSK       0x00400000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_RAM_PARITY_ERR_A_E_OFF       22
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_SYNC_B_E_MSK       0x00200000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_SYNC_B_E_OFF       21
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_SYNC_A_E_MSK       0x00100000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_SYNC_A_E_OFF       20
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_ERR_B_E_MSK        0x00080000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_ERR_B_E_OFF        19
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_ERR_A_E_MSK        0x00040000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_SIPO_BIST_ERR_A_E_OFF        18
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_DIVCLK_DEAD_B_E_MSK          0x00020000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_DIVCLK_DEAD_B_E_OFF          17
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_DIVCLK_DEAD_A_E_MSK          0x00010000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_DIVCLK_DEAD_A_E_OFF          16
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_FAILS_INT_B_E_MSK  0x00008000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_FAILS_INT_B_E_OFF  15
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_FAILS_INT_A_E_MSK  0x00004000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_FAILS_INT_A_E_OFF  14
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_PASSES_INT_B_E_MSK 0x00002000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_PASSES_INT_B_E_OFF 13
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_PASSES_INT_A_E_MSK 0x00001000
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_IN_RANGEN_PASSES_INT_A_E_OFF 12
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_LOSS_INT_B_E_MSK    0x00000800
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_LOSS_INT_B_E_OFF    11
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_LOSS_INT_A_E_MSK    0x00000400
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_LOSS_INT_A_E_OFF    10
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_GAIN_INT_B_E_MSK    0x00000200
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_GAIN_INT_B_E_OFF    9
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_GAIN_INT_A_E_MSK    0x00000100
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PLL_LOCK_GAIN_INT_A_E_OFF    8
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADCOC_FSM_ERR_INT_B_E_MSK    0x00000080
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADCOC_FSM_ERR_INT_B_E_OFF    7
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADCOC_FSM_ERR_INT_A_E_MSK    0x00000040
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_ADCOC_FSM_ERR_INT_A_E_OFF    6
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PROG_REF_DONE_INT_B_E_MSK    0x00000020
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PROG_REF_DONE_INT_B_E_OFF    5
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PROG_REF_DONE_INT_A_E_MSK    0x00000010
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PROG_REF_DONE_INT_A_E_OFF    4
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_DONE_INT_B_E_MSK       0x00000008
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_DONE_INT_B_E_OFF       3
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_DONE_INT_A_E_MSK       0x00000004
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_CALIB_DONE_INT_A_E_OFF       2
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PATT_MON_ERR_B_E_MSK         0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PATT_MON_ERR_B_E_OFF         1
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PATT_MON_ERR_A_E_MSK         0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_1_BIT_PATT_MON_ERR_A_E_OFF         0

/*-------------------------------------.
 | Register 0x00000010 INT_STAT_REG_1  |
 +-------------------------------------+
 | bit  29 R  CALIB_PASS_INT_B_V       |
 | bit  28 R  CALIB_PASS_INT_A_V       |
 | bit  27 R  ADC_BIST_ERR_B_V         |
 | bit  26 R  ADC_BIST_ERR_A_V         |
 | bit  25 R  ADC_BIST_DONE_B_V        |
 | bit  24 R  ADC_BIST_DONE_A_V        |
 | bit  23 R  RAM_PARITY_ERR_B_V       |
 | bit  22 R  RAM_PARITY_ERR_A_V       |
 | bit  21 R  SIPO_BIST_SYNC_B_V       |
 | bit  20 R  SIPO_BIST_SYNC_A_V       |
 | bit  19 R  SIPO_BIST_ERR_B_V        |
 | bit  18 R  SIPO_BIST_ERR_A_V        |
 | bit  17 R  DIVCLK_DEAD_B_V          |
 | bit  16 R  DIVCLK_DEAD_A_V          |
 | bit  15 R  IN_RANGEN_FAILS_INT_B_V  |
 | bit  14 R  IN_RANGEN_FAILS_INT_A_V  |
 | bit  13 R  IN_RANGEN_PASSES_INT_B_V |
 | bit  12 R  IN_RANGEN_PASSES_INT_A_V |
 | bit  11 R  PLL_LOCK_LOSS_INT_B_V    |
 | bit  10 R  PLL_LOCK_LOSS_INT_A_V    |
 | bit  9  R  PLL_LOCK_GAIN_INT_B_V    |
 | bit  8  R  PLL_LOCK_GAIN_INT_A_V    |
 | bit  7  R  ADCOC_FSM_ERR_INT_B_V    |
 | bit  6  R  ADCOC_FSM_ERR_INT_A_V    |
 | bit  5  R  PROG_REF_DONE_INT_B_V    |
 | bit  4  R  PROG_REF_DONE_INT_A_V    |
 | bit  3  R  CALIB_DONE_INT_B_V       |
 | bit  2  R  CALIB_DONE_INT_A_V       |
 | bit  1  R  PATT_MON_ERR_B_V         |
 | bit  0  R  PATT_MON_ERR_A_V         |
 +------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_UNUSED_MASK                  0xc0000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_PASS_INT_B_V_MSK       0x20000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_PASS_INT_B_V_OFF       29
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_PASS_INT_A_V_MSK       0x10000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_PASS_INT_A_V_OFF       28
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_ERR_B_V_MSK         0x08000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_ERR_B_V_OFF         27
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_ERR_A_V_MSK         0x04000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_ERR_A_V_OFF         26
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_DONE_B_V_MSK        0x02000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_DONE_B_V_OFF        25
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_DONE_A_V_MSK        0x01000000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADC_BIST_DONE_A_V_OFF        24
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_RAM_PARITY_ERR_B_V_MSK       0x00800000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_RAM_PARITY_ERR_B_V_OFF       23
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_RAM_PARITY_ERR_A_V_MSK       0x00400000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_RAM_PARITY_ERR_A_V_OFF       22
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_SYNC_B_V_MSK       0x00200000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_SYNC_B_V_OFF       21
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_SYNC_A_V_MSK       0x00100000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_SYNC_A_V_OFF       20
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_ERR_B_V_MSK        0x00080000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_ERR_B_V_OFF        19
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_ERR_A_V_MSK        0x00040000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_SIPO_BIST_ERR_A_V_OFF        18
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_DIVCLK_DEAD_B_V_MSK          0x00020000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_DIVCLK_DEAD_B_V_OFF          17
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_DIVCLK_DEAD_A_V_MSK          0x00010000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_DIVCLK_DEAD_A_V_OFF          16
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_FAILS_INT_B_V_MSK  0x00008000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_FAILS_INT_B_V_OFF  15
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_FAILS_INT_A_V_MSK  0x00004000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_FAILS_INT_A_V_OFF  14
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_PASSES_INT_B_V_MSK 0x00002000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_PASSES_INT_B_V_OFF 13
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_PASSES_INT_A_V_MSK 0x00001000
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_IN_RANGEN_PASSES_INT_A_V_OFF 12
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_LOSS_INT_B_V_MSK    0x00000800
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_LOSS_INT_B_V_OFF    11
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_LOSS_INT_A_V_MSK    0x00000400
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_LOSS_INT_A_V_OFF    10
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_GAIN_INT_B_V_MSK    0x00000200
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_GAIN_INT_B_V_OFF    9
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_GAIN_INT_A_V_MSK    0x00000100
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PLL_LOCK_GAIN_INT_A_V_OFF    8
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADCOC_FSM_ERR_INT_B_V_MSK    0x00000080
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADCOC_FSM_ERR_INT_B_V_OFF    7
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADCOC_FSM_ERR_INT_A_V_MSK    0x00000040
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_ADCOC_FSM_ERR_INT_A_V_OFF    6
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PROG_REF_DONE_INT_B_V_MSK    0x00000020
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PROG_REF_DONE_INT_B_V_OFF    5
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PROG_REF_DONE_INT_A_V_MSK    0x00000010
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PROG_REF_DONE_INT_A_V_OFF    4
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_DONE_INT_B_V_MSK       0x00000008
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_DONE_INT_B_V_OFF       3
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_DONE_INT_A_V_MSK       0x00000004
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_CALIB_DONE_INT_A_V_OFF       2
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PATT_MON_ERR_B_V_MSK         0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PATT_MON_ERR_B_V_OFF         1
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PATT_MON_ERR_A_V_MSK         0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_1_BIT_PATT_MON_ERR_A_V_OFF         0

/*-------------------------------.
 | Register 0x00000014 INT_REG_2 |
 +-------------------------------+
 | bit  3 R/W  LOS_OC_FAIL_B_I   |
 | bit  2 R/W  LOS_OC_FAIL_A_I   |
 | bit  1 R/W  LOS_OC_PASS_B_I   |
 | bit  0 R/W  LOS_OC_PASS_A_I   |
 +------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_REG_2_UNUSED_MASK         0xfffffff0
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_FAIL_B_I_MSK 0x00000008
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_FAIL_B_I_OFF 3
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_FAIL_A_I_MSK 0x00000004
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_FAIL_A_I_OFF 2
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_PASS_B_I_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_PASS_B_I_OFF 1
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_PASS_A_I_MSK 0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_REG_2_BIT_LOS_OC_PASS_A_I_OFF 0

/*----------------------------------.
 | Register 0x00000018 INT_EN_REG_2 |
 +----------------------------------+
 | bit  3 R/W  LOS_OC_FAIL_B_E      |
 | bit  2 R/W  LOS_OC_FAIL_A_E      |
 | bit  1 R/W  LOS_OC_PASS_B_E      |
 | bit  0 R/W  LOS_OC_PASS_A_E      |
 +---------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_UNUSED_MASK         0xfffffff0
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_FAIL_B_E_MSK 0x00000008
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_FAIL_B_E_OFF 3
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_FAIL_A_E_MSK 0x00000004
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_FAIL_A_E_OFF 2
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_PASS_B_E_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_PASS_B_E_OFF 1
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_PASS_A_E_MSK 0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_EN_REG_2_BIT_LOS_OC_PASS_A_E_OFF 0

/*------------------------------------.
 | Register 0x0000001c INT_STAT_REG_2 |
 +------------------------------------+
 | bit  3 R  LOS_OC_FAIL_B_V          |
 | bit  2 R  LOS_OC_FAIL_A_V          |
 | bit  1 R  LOS_OC_PASS_B_V          |
 | bit  0 R  LOS_OC_PASS_A_V          |
 +-----------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_UNUSED_MASK         0xfffffff0
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_FAIL_B_V_MSK 0x00000008
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_FAIL_B_V_OFF 3
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_FAIL_A_V_MSK 0x00000004
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_FAIL_A_V_OFF 2
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_PASS_B_V_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_PASS_B_V_OFF 1
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_PASS_A_V_MSK 0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_STAT_REG_2_BIT_LOS_OC_PASS_A_V_OFF 0

/*-------------------------------------.
 | Register 0x00000020 INT_SUMMARY_REG |
 +-------------------------------------+
 | bit  1 R  INT1_SUMMARY              |
 | bit  0 R  INT0_SUMMARY              |
 +------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_INT_SUMMARY_REG_UNUSED_MASK      0xfffffffc
#define SFI51_RX_2X_SLICE_REG_INT_SUMMARY_REG_BIT_INT1_SUMMARY_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_INT_SUMMARY_REG_BIT_INT1_SUMMARY_OFF 1
#define SFI51_RX_2X_SLICE_REG_INT_SUMMARY_REG_BIT_INT0_SUMMARY_MSK 0x00000001
#define SFI51_RX_2X_SLICE_REG_INT_SUMMARY_REG_BIT_INT0_SUMMARY_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_INDEX_N_OFFSET      0x4

/*-----------------------------------------------------.
 | Register (0x00000024 + (N) * 0x4) EFUSE_INT_CFG_REG |
 +-----------------------------------------------------+
 | bit  27:20 R    RAMS_DATA_RD                        |
 | bit  19:12 R/W  RAMS_DATA_WR                        |
 | bit  11:8  R/W  RAMS_ADDR                           |
 | bit  4     R/W  RAMS_RD_EN                          |
 | bit  3     R/W  RAMS_WR_EN                          |
 | bit  2     R/W  PCLK_EN                             |
 | bit  1:0   R/W  RAM_EXT_INT_SEL                     |
 +----------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_UNUSED_MASK         0xf00000e0
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_RD_MSK    0x0ff00000
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_RD_OFF    20
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_WR_MSK    0x000ff000
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_WR_OFF    12
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_ADDR_MSK       0x00000f00
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_ADDR_OFF       8
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_RD_EN_MSK      0x00000010
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_RD_EN_OFF      4
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_WR_EN_MSK      0x00000008
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_WR_EN_OFF      3
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_PCLK_EN_MSK         0x00000004
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_PCLK_EN_OFF         2
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAM_EXT_INT_SEL_MSK 0x00000003
#define SFI51_RX_2X_SLICE_REG_EFUSE_INT_CFG_REG_BIT_RAM_EXT_INT_SEL_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_INDEX_N_MIN               0
#define PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_INDEX_N_MAX               1
#define PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_INDEX_N_SIZE              2
#define PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_INDEX_N_OFFSET            0x4

/*-------------------------------------------------------.
 | Register (0x0000002c + (N) * 0x4) GCOC_MEMORY_CFG_REG |
 +-------------------------------------------------------+
 | bit  10:4 R/W  GCOC_MEM_DEGLITCH_DLY                  |
 | bit  0    R/W  GCOC_MEM_CLK_SEL                       |
 +------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_UNUSED_MASK               0xfffff80e
#define SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_BIT_GCOC_MEM_DEGLITCH_DLY_MSK 0x000007f0
#define SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_BIT_GCOC_MEM_DEGLITCH_DLY_OFF 4
#define SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_BIT_GCOC_MEM_CLK_SEL_MSK      0x00000001
#define SFI51_RX_2X_SLICE_REG_GCOC_MEMORY_CFG_REG_BIT_GCOC_MEM_CLK_SEL_OFF      0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_INDEX_N_MIN        0
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_INDEX_N_MAX        1
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_INDEX_N_SIZE       2
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_INDEX_N_OFFSET     0x4

/*------------------------------------------------.
 | Register (0x00000034 + (N) * 0x4) ADC_OC_CFG_1 |
 +------------------------------------------------+
 | bit  28    R/W  ADC_BIST_START                 |
 | bit  27    R/W  CALIB_PROG_EN                  |
 | bit  26:11 R/W  N_ACCUM_CYCLES                 |
 | bit  10:3  R/W  AUX_OFFSET                     |
 | bit  2     R/W  OFFSET_EN                      |
 | bit  1     R/W  PROG_REF                       |
 | bit  0     R/W  CALIB                          |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_UNUSED_MASK        0xe0000000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_ADC_BIST_START_MSK 0x10000000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_ADC_BIST_START_OFF 28
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_CALIB_PROG_EN_MSK  0x08000000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_CALIB_PROG_EN_OFF  27
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_N_ACCUM_CYCLES_MSK 0x07fff800
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_N_ACCUM_CYCLES_OFF 11
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_AUX_OFFSET_MSK     0x000007f8
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_AUX_OFFSET_OFF     3
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_OFFSET_EN_MSK      0x00000004
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_OFFSET_EN_OFF      2
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_PROG_REF_MSK       0x00000002
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_PROG_REF_OFF       1
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_CALIB_MSK          0x00000001
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_1_BIT_CALIB_OFF          0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2 */
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_INDEX_N_MIN       0
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_INDEX_N_MAX       1
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_INDEX_N_SIZE      2
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_INDEX_N_OFFSET    0x4

/*------------------------------------------------.
 | Register (0x0000003c + (N) * 0x4) ADC_OC_CFG_2 |
 +------------------------------------------------+
 | bit  31:24 R/W  MAX_THRESHOLD                  |
 | bit  23:16 R/W  MIN_THRESHOLD                  |
 | bit  15:12 R/W  ACC_DELAY                      |
 | bit  11:8  R/W  LIN_STEP                       |
 | bit  7:0   R/W  DAC_DELAY                      |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_UNUSED_MASK       0x00000000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_MAX_THRESHOLD_MSK 0xff000000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_MAX_THRESHOLD_OFF 24
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_MIN_THRESHOLD_MSK 0x00ff0000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_MIN_THRESHOLD_OFF 16
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_ACC_DELAY_MSK     0x0000f000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_ACC_DELAY_OFF     12
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_LIN_STEP_MSK      0x00000f00
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_LIN_STEP_OFF      8
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_DAC_DELAY_MSK     0x000000ff
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_2_BIT_DAC_DELAY_OFF     0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3 */
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_INDEX_N_OFFSET      0x4

/*------------------------------------------------.
 | Register (0x00000044 + (N) * 0x4) ADC_OC_CFG_3 |
 +------------------------------------------------+
 | bit  31:24 R    ADC_Q                          |
 | bit  23:16 R/W  ADC_A_OVR                      |
 | bit  15:8  R/W  ADC_D_OVR                      |
 | bit  2     R/W  ADC_RD_OVR                     |
 | bit  1     R/W  ADC_WR_OVR                     |
 | bit  0     R/W  MABC_INT_OVR_EN                |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_UNUSED_MASK         0x000000f8
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_Q_MSK           0xff000000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_Q_OFF           24
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_A_OVR_MSK       0x00ff0000
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_A_OVR_OFF       16
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_D_OVR_MSK       0x0000ff00
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_D_OVR_OFF       8
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_RD_OVR_MSK      0x00000004
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_RD_OVR_OFF      2
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_WR_OVR_MSK      0x00000002
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_ADC_WR_OVR_OFF      1
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_MABC_INT_OVR_EN_MSK 0x00000001
#define SFI51_RX_2X_SLICE_REG_ADC_OC_CFG_3_BIT_MABC_INT_OVR_EN_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG_ */
#define PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG__INDEX_N_MIN    0
#define PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG__INDEX_N_MAX    1
#define PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG__INDEX_N_SIZE   2
#define PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG__INDEX_N_OFFSET 0x4

/*---------------------------------------------.
 | Register (0x0000004c + (N) * 0x4) CDRU_CFG_ |
 +---------------------------------------------+
 | bit  2:0 R/W  DECIM_FACT                    |
 +--------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_CDRU_CFG_UNUSED_MASK     0xfffffff8
#define SFI51_RX_2X_SLICE_REG_CDRU_CFG_BIT_DECIM_FACT_MSK  0x00000007
#define SFI51_RX_2X_SLICE_REG_CDRU_CFG_BIT_DECIM_FACT_OFF  0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_INDEX_N_MIN        0
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_INDEX_N_MAX        1
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_INDEX_N_SIZE       2
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_INDEX_N_OFFSET     0x4

/*---------------------------------------------------------------.
 | Register (0x00000054 + (N) * 0x4) RXCPGEN_LOCK_DETECTOR_CFG_1 |
 +---------------------------------------------------------------+
 | bit  29:26 R/W  LOCK_PRECISION                                |
 | bit  25:20 R/W  LOCK_CNT_MAX                                  |
 | bit  19:2  R/W  CLK_CNT_MAX                                   |
 | bit  1     R/W  LOAD_CLK_CNTRS                                |
 | bit  0     R/W  RESET_HISTORY                                 |
 +--------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_UNUSED_MASK        0xc0000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_LOCK_PRECISION_MSK 0x3c000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_LOCK_PRECISION_OFF 26
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_LOCK_CNT_MAX_MSK   0x03f00000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_LOCK_CNT_MAX_OFF   20
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_CLK_CNT_MAX_MSK    0x000ffffc
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_CLK_CNT_MAX_OFF    2
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_LOAD_CLK_CNTRS_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_LOAD_CLK_CNTRS_OFF 1
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_RESET_HISTORY_MSK  0x00000001
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_1_BIT_RESET_HISTORY_OFF  0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2 */
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_INDEX_N_MIN      0
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_INDEX_N_MAX      1
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_INDEX_N_SIZE     2
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_INDEX_N_OFFSET   0x4

/*---------------------------------------------------------------.
 | Register (0x0000005c + (N) * 0x4) RXCPGEN_LOCK_DETECTOR_CFG_2 |
 +---------------------------------------------------------------+
 | bit  31:26 R/W  FAIL_CNT_MAX                                  |
 | bit  25:20 R/W  PASS_CNT_MAX                                  |
 +--------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_UNUSED_MASK      0x000fffff
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_BIT_FAIL_CNT_MAX_MSK 0xfc000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_BIT_FAIL_CNT_MAX_OFF 26
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_BIT_PASS_CNT_MAX_MSK 0x03f00000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_2_BIT_PASS_CNT_MAX_OFF 20

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3 */
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_INDEX_N_MIN      0
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_INDEX_N_MAX      1
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_INDEX_N_SIZE     2
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_INDEX_N_OFFSET   0x4

/*---------------------------------------------------------------.
 | Register (0x00000064 + (N) * 0x4) RXCPGEN_LOCK_DETECTOR_CFG_3 |
 +---------------------------------------------------------------+
 | bit  20   R    PPM_OFF_SIGN                                   |
 | bit  19:1 R    PPM_OFF_VAL                                    |
 | bit  0    R/W  PLL_RD                                         |
 +--------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_UNUSED_MASK      0xffe00000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_BIT_PPM_OFF_SIGN_MSK 0x00100000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_BIT_PPM_OFF_SIGN_OFF 20
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_BIT_PPM_OFF_VAL_MSK  0x000ffffe
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_BIT_PPM_OFF_VAL_OFF  1
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_BIT_PLL_RD_MSK       0x00000001
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_LOCK_DETECTOR_CFG_3_BIT_PLL_RD_OFF       0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_INDEX_N_MIN                0
#define PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_INDEX_N_MAX                1
#define PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_INDEX_N_SIZE               2
#define PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_INDEX_N_OFFSET             0x4

/*-----------------------------------------------------.
 | Register (0x0000006c + (N) * 0x4) SIPO_BIST_CFG_REG |
 +-----------------------------------------------------+
 | bit  6:2 R/W  SIPO_BIST_SELECT                      |
 | bit  1   R/W  SIPO_BIST_TIME_REVERSE                |
 | bit  0   R/W  SIPO_BIST_ENABLE                      |
 +----------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_UNUSED_MASK                0xffffff80
#define SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_BIT_SIPO_BIST_SELECT_MSK       0x0000007c
#define SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_BIT_SIPO_BIST_SELECT_OFF       2
#define SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_BIT_SIPO_BIST_TIME_REVERSE_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_BIT_SIPO_BIST_TIME_REVERSE_OFF 1
#define SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_BIT_SIPO_BIST_ENABLE_MSK       0x00000001
#define SFI51_RX_2X_SLICE_REG_SIPO_BIST_CFG_REG_BIT_SIPO_BIST_ENABLE_OFF       0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG */
#define PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_INDEX_N_MIN              0
#define PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_INDEX_N_MAX              1
#define PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_INDEX_N_SIZE             2
#define PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_INDEX_N_OFFSET           0x4

/*------------------------------------------------.
 | Register (0x00000074 + (N) * 0x4) DATAPATH_CFG |
 +------------------------------------------------+
 | bit  12:10 R/W  RCLKOUT_SEL                    |
 | bit  9     R/W  LB_CLK_DEGLITCH_EN             |
 | bit  8     R/W  BADJ_CLK_DEGLITCH_EN           |
 | bit  7     R/W  ADC_CLK_DEGLITCH_EN            |
 | bit  6     R/W  PATT_INSERT_EN                 |
 | bit  5     R/W  P2S_DLB_EN                     |
 | bit  4     R/W  RX2TX_DLB_EN                   |
 | bit  3     R/W  GEN_SIPO_BUS_WIDTH             |
 | bit  2:0   R/W  GEN_SIPO_DIV_RATIO             |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_UNUSED_MASK              0xffffe000
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_RCLKOUT_SEL_MSK          0x00001c00
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_RCLKOUT_SEL_OFF          10
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_LB_CLK_DEGLITCH_EN_MSK   0x00000200
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_LB_CLK_DEGLITCH_EN_OFF   9
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_BADJ_CLK_DEGLITCH_EN_MSK 0x00000100
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_BADJ_CLK_DEGLITCH_EN_OFF 8
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_ADC_CLK_DEGLITCH_EN_MSK  0x00000080
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_ADC_CLK_DEGLITCH_EN_OFF  7
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_PATT_INSERT_EN_MSK       0x00000040
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_PATT_INSERT_EN_OFF       6
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_P2S_DLB_EN_MSK           0x00000020
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_P2S_DLB_EN_OFF           5
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_RX2TX_DLB_EN_MSK         0x00000010
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_RX2TX_DLB_EN_OFF         4
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_GEN_SIPO_BUS_WIDTH_MSK   0x00000008
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_GEN_SIPO_BUS_WIDTH_OFF   3
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_GEN_SIPO_DIV_RATIO_MSK   0x00000007
#define SFI51_RX_2X_SLICE_REG_DATAPATH_CFG_BIT_GEN_SIPO_DIV_RATIO_OFF   0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_INDEX_N_MIN           0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_INDEX_N_MAX           1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_INDEX_N_SIZE          2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_INDEX_N_OFFSET        0x4

/*-----------------------------------------------------------.
 | Register (0x0000007c + (N) * 0x4) PATTERN_GENERATOR_CFG_1 |
 +-----------------------------------------------------------+
 | bit  13:8 R/W  GEN_MON_BUS_WIDTH                          |
 | bit  7:4  R/W  GEN_MODE                                   |
 | bit  2    R/W  GEN_ERR_INJ                                |
 | bit  1    R/W  GEN_INV                                    |
 | bit  0    R/W  GEN_EN                                     |
 +----------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_UNUSED_MASK           0xffffc008
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_MON_BUS_WIDTH_MSK 0x00003f00
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_MON_BUS_WIDTH_OFF 8
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_MODE_MSK          0x000000f0
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_MODE_OFF          4
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_ERR_INJ_MSK       0x00000004
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_ERR_INJ_OFF       2
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_INV_MSK           0x00000002
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_INV_OFF           1
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_EN_MSK            0x00000001
#define SFI51_RX_2X_SLICE_REG_PATTERN_GENERATOR_CFG_1_BIT_GEN_EN_OFF            0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_INDEX_N_OFFSET      0x4

/*--------------------------------------------------------------.
 | Register (0x00000084 + (N) * 0x4) PATTERN_GEN_USER_PATTERN_1 |
 +--------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_LSB                               |
 +-------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_UNUSED_MASK         0x00000000
#define SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_BIT_GEN_USR_PAT_LSB_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_1_BIT_GEN_USR_PAT_LSB_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_INDEX_N_OFFSET      0x4

/*--------------------------------------------------------------.
 | Register (0x0000008c + (N) * 0x4) PATTERN_GEN_USER_PATTERN_2 |
 +--------------------------------------------------------------+
 | bit  7:0 R/W  GEN_USR_PAT_MSB                                |
 +-------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_UNUSED_MASK         0xffffff00
#define SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_BIT_GEN_USR_PAT_MSB_MSK 0x000000ff
#define SFI51_RX_2X_SLICE_REG_PATTERN_GEN_USER_PATTERN_2_BIT_GEN_USR_PAT_MSB_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_INDEX_N_MIN    0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_INDEX_N_MAX    1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_INDEX_N_SIZE   2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_INDEX_N_OFFSET 0x4

/*-----------------------------------------------------.
 | Register (0x00000094 + (N) * 0x4) PATTERN_MON_CFG_1 |
 +-----------------------------------------------------+
 | bit  7:4 R/W  MON_MODE                              |
 | bit  2   R/W  MON_READ                              |
 | bit  1   R/W  MON_INV                               |
 | bit  0   R/W  MON_EN                                |
 +----------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_UNUSED_MASK    0xffffff08
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_MODE_MSK   0x000000f0
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_MODE_OFF   4
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_READ_MSK   0x00000004
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_READ_OFF   2
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_INV_MSK    0x00000002
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_INV_OFF    1
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_EN_MSK     0x00000001
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_CFG_1_BIT_MON_EN_OFF     0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_INDEX_N_OFFSET      0x4

/*--------------------------------------------------------------.
 | Register (0x0000009c + (N) * 0x4) PATTERN_MON_USER_PATTERN_1 |
 +--------------------------------------------------------------+
 | bit  31:0 R/W  MON_USR_PAT_LSB                               |
 +-------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_UNUSED_MASK         0x00000000
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_BIT_MON_USR_PAT_LSB_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_1_BIT_MON_USR_PAT_LSB_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_INDEX_N_OFFSET      0x4

/*--------------------------------------------------------------.
 | Register (0x000000a4 + (N) * 0x4) PATTERN_MON_USER_PATTERN_2 |
 +--------------------------------------------------------------+
 | bit  7:0 R/W  MON_USR_PAT_MSB                                |
 +-------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_UNUSED_MASK         0xffffff00
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_BIT_MON_USR_PAT_MSB_MSK 0x000000ff
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_USER_PATTERN_2_BIT_MON_USR_PAT_MSB_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_INDEX_N_MIN     0
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_INDEX_N_MAX     1
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_INDEX_N_SIZE    2
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_INDEX_N_OFFSET  0x4

/*---------------------------------------------------------.
 | Register (0x000000ac + (N) * 0x4) PATTERN_MON_ERR_CNT_1 |
 +---------------------------------------------------------+
 | bit  31:0 R  MON_ERR_CNT                                |
 +--------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_UNUSED_MASK     0x00000000
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_BIT_MON_ERR_CNT_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_PATTERN_MON_ERR_CNT_1_BIT_MON_ERR_CNT_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_INDEX_N_MIN               0
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_INDEX_N_MAX               1
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_INDEX_N_SIZE              2
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_INDEX_N_OFFSET            0x4

/*--------------------------------------------------------.
 | Register (0x000000b4 + (N) * 0x4) RAM_CAPTURE_CTRL_REG |
 +--------------------------------------------------------+
 | bit  10:9 R/W  RAM_PARITY_ERR_INJECT                   |
 | bit  7    R/W  RAM_SHUT_DOWN                           |
 | bit  6    R/W  RAM_LIGHT_SLEEP                         |
 | bit  5    R/W  RAMCAPT_DATA_RD_EN                      |
 | bit  4    R/W  RAMCAPT_RST_RD_ADDR                     |
 | bit  3    R/W  RAMCAPT_STOP_EVENT                      |
 | bit  2    R/W  RAMCAPT_MODE                            |
 | bit  1    R/W  RAMCAPT_START                           |
 | bit  0    R/W  RAMCAPT_ENB                             |
 +-------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_UNUSED_MASK               0xfffff800
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAM_PARITY_ERR_INJECT_MSK 0x00000600
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAM_PARITY_ERR_INJECT_OFF 9
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAM_SHUT_DOWN_MSK         0x00000080
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAM_SHUT_DOWN_OFF         7
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAM_LIGHT_SLEEP_MSK       0x00000040
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAM_LIGHT_SLEEP_OFF       6
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_DATA_RD_EN_MSK    0x00000020
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_DATA_RD_EN_OFF    5
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_RST_RD_ADDR_MSK   0x00000010
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_RST_RD_ADDR_OFF   4
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_STOP_EVENT_MSK    0x00000008
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_STOP_EVENT_OFF    3
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_MODE_MSK          0x00000004
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_MODE_OFF          2
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_START_MSK         0x00000002
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_START_OFF         1
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_ENB_MSK           0x00000001
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_CTRL_REG_BIT_RAMCAPT_ENB_OFF           0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_INDEX_N_OFFSET      0x4

/*-------------------------------------------------------------.
 | Register (0x000000bc + (N) * 0x4) RAM_CAPTURE_READ_DATA_REG |
 +-------------------------------------------------------------+
 | bit  31:0 R  RAMCAPT_RD_DATA                                |
 +------------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_UNUSED_MASK         0x00000000
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_BIT_RAMCAPT_RD_DATA_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_RAM_CAPTURE_READ_DATA_REG_BIT_RAMCAPT_RD_DATA_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_INDEX_N_MIN                   0
#define PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_INDEX_N_MAX                   1
#define PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_INDEX_N_SIZE                  2
#define PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_INDEX_N_OFFSET                0x4

/*--------------------------------------------------.
 | Register (0x000000c4 + (N) * 0x4) HHIST_CTRL_REG |
 +--------------------------------------------------+
 | bit  11:8 R    HHIST_READBACK_ADDR               |
 | bit  7    R    HHIST_PERBIN_VALUE_OVFL           |
 | bit  3    R    HHIST_CAPT_RUNNING                |
 | bit  2    R/W  HHIST_PERBIN_VALUE_RD_ENB         |
 | bit  1    R/W  HHIST_CAPT_START                  |
 | bit  0    R/W  HHIST_CAPT_ENB                    |
 +-------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_UNUSED_MASK                   0xfffff000
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_READBACK_ADDR_MSK       0x00000f00
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_READBACK_ADDR_OFF       8
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_PERBIN_VALUE_OVFL_MSK   0x00000080
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_PERBIN_VALUE_OVFL_OFF   7
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_CAPT_RUNNING_MSK        0x00000008
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_CAPT_RUNNING_OFF        3
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_PERBIN_VALUE_RD_ENB_MSK 0x00000004
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_PERBIN_VALUE_RD_ENB_OFF 2
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_CAPT_START_MSK          0x00000002
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_CAPT_START_OFF          1
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_CAPT_ENB_MSK            0x00000001
#define SFI51_RX_2X_SLICE_REG_HHIST_CTRL_REG_BIT_HHIST_CAPT_ENB_OFF            0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2 */
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_INDEX_N_MIN             0
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_INDEX_N_MAX             1
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_INDEX_N_SIZE            2
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_INDEX_N_OFFSET          0x4

/*---------------------------------------------------------.
 | Register (0x000000cc + (N) * 0x4) DIAG_HHIST_CTRL_REG_2 |
 +---------------------------------------------------------+
 | bit  31:0 R/W  HHIST_CNT_TIM_LIMIT                      |
 +--------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_UNUSED_MASK             0x00000000
#define SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_BIT_HHIST_CNT_TIM_LIMIT_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_DIAG_HHIST_CTRL_REG_2_BIT_HHIST_CNT_TIM_LIMIT_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_INDEX_N_MIN            0
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_INDEX_N_MAX            1
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_INDEX_N_SIZE           2
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_INDEX_N_OFFSET         0x4

/*------------------------------------------------------.
 | Register (0x000000d4 + (N) * 0x4) DIAG_HHIST_VAL_REG |
 +------------------------------------------------------+
 | bit  31:0 R  HHIST_PERBIN_VALUE                      |
 +-----------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_UNUSED_MASK            0x00000000
#define SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_BIT_HHIST_PERBIN_VALUE_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_DIAG_HHIST_VAL_REG_BIT_HHIST_PERBIN_VALUE_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_INDEX_N_MIN             0
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_INDEX_N_MAX             1
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_INDEX_N_SIZE            2
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_INDEX_N_OFFSET          0x4

/*----------------------------------------------------------.
 | Register (0x000000dc + (N) * 0x4) RAM_OVERWRITE_CTRL_REG |
 +----------------------------------------------------------+
 | bit  2 R/W  RAMCAPT_DATA_WR_EN                           |
 | bit  1 R/W  RAMCAPT_RST_WR_ADDR                          |
 | bit  0 R/W  RAMCAPT_PCBI_SEL                             |
 +---------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_UNUSED_MASK             0xfffffff8
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_BIT_RAMCAPT_DATA_WR_EN_MSK  0x00000004
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_BIT_RAMCAPT_DATA_WR_EN_OFF  2
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_BIT_RAMCAPT_RST_WR_ADDR_MSK 0x00000002
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_BIT_RAMCAPT_RST_WR_ADDR_OFF 1
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_BIT_RAMCAPT_PCBI_SEL_MSK    0x00000001
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_CTRL_REG_BIT_RAMCAPT_PCBI_SEL_OFF    0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG */
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_INDEX_N_OFFSET      0x4

/*----------------------------------------------------------.
 | Register (0x000000e4 + (N) * 0x4) RAM_OVERWRITE_DATA_REG |
 +----------------------------------------------------------+
 | bit  31:0 R/W  RAMCAPT_WR_DATA                           |
 +---------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_UNUSED_MASK         0x00000000
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_BIT_RAMCAPT_WR_DATA_MSK 0xffffffff
#define SFI51_RX_2X_SLICE_REG_RAM_OVERWRITE_DATA_REG_BIT_RAMCAPT_WR_DATA_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_INDEX_N_MIN          0
#define PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_INDEX_N_MAX          1
#define PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_INDEX_N_SIZE         2
#define PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_INDEX_N_OFFSET       0x4

/*-----------------------------------------------------------.
 | Register (0x000000ec + (N) * 0x4) SFI5_1_RX_2X_MABC_CFG_1 |
 +-----------------------------------------------------------+
 | bit  31   R/W  RX_LS_ENB                                  |
 | bit  30   R/W  BADJ_ENB                                   |
 | bit  29   R/W  ADC_CLK8_TEST_EN                           |
 | bit  23   R/W  ADC_BYPASS_DIV8                            |
 | bit  22   R/W  ADC_BYPASS_DIV4                            |
 | bit  21   R/W  ADC_ATMSB                                  |
 | bit  20   R/W  ADC_DAC_ENB                                |
 | bit  19   R/W  ADC_DAC_RSTB                               |
 | bit  18   R/W  ADC_DLB_EN                                 |
 | bit  17   R/W  ADC_BIST                                   |
 | bit  16   R/W  ADC_RSTB                                   |
 | bit  15   R/W  ADC_ENB                                    |
 | bit  14   R/W  RX_ADCCM_ENB                               |
 | bit  13:8 R/W  ADC_MODE                                   |
 | bit  7    R/W  JTAG_ENB                                   |
 | bit  6    R/W  JTAG_ACINIT_N                              |
 | bit  5    R/W  JTAG_ACINIT_P                              |
 | bit  4    R/W  JTAG_ACFORCE                               |
 | bit  3    R/W  JTAG_AC                                    |
 | bit  2    R    DC_JTAG_OUTN                               |
 | bit  1    R    DC_JTAG_OUTP                               |
 | bit  0    R/W  RX_ATMSB                                   |
 +----------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_UNUSED_MASK          0x1f000000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_RX_LS_ENB_MSK        0x80000000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_RX_LS_ENB_OFF        31
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_BADJ_ENB_MSK         0x40000000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_BADJ_ENB_OFF         30
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_CLK8_TEST_EN_MSK 0x20000000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_CLK8_TEST_EN_OFF 29
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_BYPASS_DIV8_MSK  0x00800000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_BYPASS_DIV8_OFF  23
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_BYPASS_DIV4_MSK  0x00400000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_BYPASS_DIV4_OFF  22
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_ATMSB_MSK        0x00200000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_ATMSB_OFF        21
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_DAC_ENB_MSK      0x00100000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_DAC_ENB_OFF      20
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_DAC_RSTB_MSK     0x00080000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_DAC_RSTB_OFF     19
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_DLB_EN_MSK       0x00040000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_DLB_EN_OFF       18
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_BIST_MSK         0x00020000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_BIST_OFF         17
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_RSTB_MSK         0x00010000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_RSTB_OFF         16
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_ENB_MSK          0x00008000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_ENB_OFF          15
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_RX_ADCCM_ENB_MSK     0x00004000
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_RX_ADCCM_ENB_OFF     14
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_MODE_MSK         0x00003f00
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_ADC_MODE_OFF         8
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ENB_MSK         0x00000080
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ENB_OFF         7
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ACINIT_N_MSK    0x00000040
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ACINIT_N_OFF    6
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ACINIT_P_MSK    0x00000020
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ACINIT_P_OFF    5
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ACFORCE_MSK     0x00000010
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_ACFORCE_OFF     4
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_AC_MSK          0x00000008
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_JTAG_AC_OFF          3
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_DC_JTAG_OUTN_MSK     0x00000004
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_DC_JTAG_OUTN_OFF     2
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_DC_JTAG_OUTP_MSK     0x00000002
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_DC_JTAG_OUTP_OFF     1
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_RX_ATMSB_MSK         0x00000001
#define SFI51_RX_2X_SLICE_REG_SFI5_1_RX_2X_MABC_CFG_1_BIT_RX_ATMSB_OFF         0

/*-----------------------------------------.
 | Register 0x000000f4 RXCPGEN_VDDBIAS_CFG |
 +-----------------------------------------+
 | bit  31    R/W  RXCPGEN_CTRL_15         |
 | bit  30    R/W  RXCPGEN_CTRL_14         |
 | bit  29    R/W  RXCPGEN_CTRL_13         |
 | bit  28    R/W  RXCPGEN_CTRL_12         |
 | bit  27    R/W  RXCPGEN_CTRL_11         |
 | bit  26    R/W  RXCPGEN_CTRL_10         |
 | bit  25:24 R/W  RXCPGEN_CTRL_9_8        |
 | bit  23    R/W  RXCPGEN_CTRL_7          |
 | bit  22    R/W  RXCPGEN_CTRL_6          |
 | bit  21:20 R/W  RXCPGEN_CTRL_5_4        |
 | bit  19:17 R/W  RXCPGEN_CTRL_3_1        |
 | bit  16    R/W  RXCPGEN_CTRL_0          |
 | bit  15    R/W  RXCPGEN_MODE_7          |
 | bit  14:13 R/W  RXCPGEN_MODE_6_5        |
 | bit  12:11 R/W  RXCPGEN_MODE_4_3        |
 | bit  10:8  R/W  RXCPGEN_MODE_2_0        |
 | bit  7:6   R/W  VDDBIAS_MODE            |
 | bit  5     R/W  VDDBIAS_ATMSB           |
 | bit  4     R/W  VDDBIAS_ENB             |
 | bit  3     R/W  RXCPGEN_ATMSB           |
 | bit  2     R/W  RXCPGEN_ARSTB           |
 | bit  1     R/W  RXCPGEN_RSTB            |
 | bit  0     R/W  RXCPGEN_ENB             |
 +----------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_UNUSED_MASK          0x00000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_15_MSK  0x80000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_15_OFF  31
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_14_MSK  0x40000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_14_OFF  30
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_13_MSK  0x20000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_13_OFF  29
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_12_MSK  0x10000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_12_OFF  28
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_11_MSK  0x08000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_11_OFF  27
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_10_MSK  0x04000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_10_OFF  26
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_9_8_MSK 0x03000000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_9_8_OFF 24
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_7_MSK   0x00800000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_7_OFF   23
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_6_MSK   0x00400000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_6_OFF   22
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_5_4_MSK 0x00300000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_5_4_OFF 20
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_3_1_MSK 0x000e0000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_3_1_OFF 17
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_0_MSK   0x00010000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_CTRL_0_OFF   16
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_7_MSK   0x00008000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_7_OFF   15
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_6_5_MSK 0x00006000
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_6_5_OFF 13
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_4_3_MSK 0x00001800
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_4_3_OFF 11
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_2_0_MSK 0x00000700
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_MODE_2_0_OFF 8
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_VDDBIAS_MODE_MSK     0x000000c0
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_VDDBIAS_MODE_OFF     6
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_VDDBIAS_ATMSB_MSK    0x00000020
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_VDDBIAS_ATMSB_OFF    5
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_VDDBIAS_ENB_MSK      0x00000010
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_VDDBIAS_ENB_OFF      4
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_ATMSB_MSK    0x00000008
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_ATMSB_OFF    3
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_ARSTB_MSK    0x00000004
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_ARSTB_OFF    2
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_RSTB_MSK     0x00000002
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_RSTB_OFF     1
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_ENB_MSK      0x00000001
#define SFI51_RX_2X_SLICE_REG_RXCPGEN_VDDBIAS_CFG_BIT_RXCPGEN_ENB_OFF      0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG */
#define PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_INDEX_N_MIN    0
#define PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_INDEX_N_MAX    1
#define PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_INDEX_N_SIZE   2
#define PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_INDEX_N_OFFSET 0x4

/*----------------------------------------------------------.
 | Register (0x000000f8 + (N) * 0x4) SAMPLE_CAPTURE_RAM_CFG |
 +----------------------------------------------------------+
 | bit  8   R/W  SD                                         |
 | bit  7:4 R/W  RM                                         |
 | bit  3   R/W  DS                                         |
 | bit  2   R/W  LS                                         |
 | bit  1   R/W  RMEN                                       |
 | bit  0   R/W  TEST1                                      |
 +---------------------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_UNUSED_MASK    0xfffffe00
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_SD_MSK         0x00000100
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_SD_OFF         8
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_RM_MSK         0x000000f0
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_RM_OFF         4
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_DS_MSK         0x00000008
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_DS_OFF         3
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_LS_MSK         0x00000004
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_LS_OFF         2
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_RMEN_MSK       0x00000002
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_RMEN_OFF       1
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_TEST1_MSK      0x00000001
#define SFI51_RX_2X_SLICE_REG_SAMPLE_CAPTURE_RAM_CFG_BIT_TEST1_OFF      0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1 */
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_INDEX_N_MIN         0
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_INDEX_N_MAX         1
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_INDEX_N_SIZE        2
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_INDEX_N_OFFSET      0x4

/*------------------------------------------------.
 | Register (0x00000100 + (N) * 0x4) LOS_OC_CFG_1 |
 +------------------------------------------------+
 | bit  30:25 R    LOS_DAC                        |
 | bit  24    R    LOS_CAL                        |
 | bit  23:18 R/W  LOS_DAC_MAX_VAL                |
 | bit  17:12 R/W  LOS_DAC_MIN_VAL                |
 | bit  10:9  R/W  LOS_NUM_CYCLE                  |
 | bit  8     R/W  LOS_CALIBRATE                  |
 | bit  7:2   R/W  LOS_DAC_OVR                    |
 | bit  1     R/W  LOS_DAC_OVR_EN                 |
 | bit  0     R/W  LOS_CAL_OVR                    |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_UNUSED_MASK         0x80000800
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_MSK         0x7e000000
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_OFF         25
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_CAL_MSK         0x01000000
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_CAL_OFF         24
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_MAX_VAL_MSK 0x00fc0000
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_MAX_VAL_OFF 18
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_MIN_VAL_MSK 0x0003f000
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_MIN_VAL_OFF 12
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_NUM_CYCLE_MSK   0x00000600
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_NUM_CYCLE_OFF   9
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_CALIBRATE_MSK   0x00000100
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_CALIBRATE_OFF   8
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_OVR_MSK     0x000000fc
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_OVR_OFF     2
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_OVR_EN_MSK  0x00000002
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_DAC_OVR_EN_OFF  1
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_CAL_OVR_MSK     0x00000001
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_1_BIT_LOS_CAL_OVR_OFF     0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2 */
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_INDEX_N_MIN      0
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_INDEX_N_MAX      1
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_INDEX_N_SIZE     2
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_INDEX_N_OFFSET   0x4

/*------------------------------------------------.
 | Register (0x00000108 + (N) * 0x4) LOS_OC_CFG_2 |
 +------------------------------------------------+
 | bit  9:0 R/W  LOS_SET_TIME                     |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_UNUSED_MASK      0xfffffc00
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_BIT_LOS_SET_TIME_MSK 0x000003ff
#define SFI51_RX_2X_SLICE_REG_LOS_OC_CFG_2_BIT_LOS_SET_TIME_OFF 0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG_ */
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG__INDEX_N_MIN     0
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG__INDEX_N_MAX     1
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG__INDEX_N_SIZE    2
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG__INDEX_N_OFFSET  0x4

/*--------------------------------------------.
 | Register (0x00000110 + (N) * 0x4) LOS_CFG_ |
 +--------------------------------------------+
 | bit  22    R/W  LOS_ATMSB                  |
 | bit  21    R/W  LOS_ENB                    |
 | bit  20:16 R/W  LOS_REFAMP                 |
 | bit  15    R/W  LOS_MODE_7                 |
 | bit  14    R/W  LOS_MODE_6                 |
 | bit  6:5   R/W  LOS_CTRL_6_5               |
 | bit  4     R/W  LOS_CTRL_4                 |
 | bit  3     R/W  LOS_CTRL_3                 |
 | bit  2     R/W  LOS_CTRL_2                 |
 | bit  1     R/W  LOS_CTRL_1                 |
 | bit  0     R/W  LOS_CTRL_0                 |
 +-------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_CFG_UNUSED_MASK      0xff803f80
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_ATMSB_MSK    0x00400000
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_ATMSB_OFF    22
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_ENB_MSK      0x00200000
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_ENB_OFF      21
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_REFAMP_MSK   0x001f0000
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_REFAMP_OFF   16
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_MODE_7_MSK   0x00008000
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_MODE_7_OFF   15
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_MODE_6_MSK   0x00004000
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_MODE_6_OFF   14
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_6_5_MSK 0x00000060
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_6_5_OFF 5
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_4_MSK   0x00000010
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_4_OFF   4
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_3_MSK   0x00000008
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_3_OFF   3
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_2_MSK   0x00000004
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_2_OFF   2
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_1_MSK   0x00000002
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_1_OFF   1
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_0_MSK   0x00000001
#define SFI51_RX_2X_SLICE_REG_LOS_CFG_BIT_LOS_CTRL_0_OFF   0

/* index definitions for PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_ */
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG__INDEX_N_MIN          0
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG__INDEX_N_MAX          1
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG__INDEX_N_SIZE         2
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG__INDEX_N_OFFSET       0x4

/*------------------------------------------------.
 | Register (0x00000118 + (N) * 0x4) LOS_FLT_CFG_ |
 +------------------------------------------------+
 | bit  23:16 R/W  LOS_FLT_THRESHOLD              |
 | bit  15:8  R/W  LOS_FLT_CNT                    |
 | bit  3:2   R/W  LOS_OVR_MODE                   |
 | bit  1     R/W  LOS_OVR                        |
 | bit  0     R/W  LOS_FLT_EN                     |
 +-----------------------------------------------*/
#define PMC_SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_UNUSED_MASK           0xff0000f0
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_FLT_THRESHOLD_MSK 0x00ff0000
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_FLT_THRESHOLD_OFF 16
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_FLT_CNT_MSK       0x0000ff00
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_FLT_CNT_OFF       8
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_OVR_MODE_MSK      0x0000000c
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_OVR_MODE_OFF      2
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_OVR_MSK           0x00000002
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_OVR_OFF           1
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_FLT_EN_MSK        0x00000001
#define SFI51_RX_2X_SLICE_REG_LOS_FLT_CFG_BIT_LOS_FLT_EN_OFF        0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _D8_RX_2X_REGS_H */
