#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Dec  5 09:35:12 2025
# Process ID         : 18884
# Current directory  : D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1
# Command line       : vivado.exe -log axis_broadcaster_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_broadcaster_0.tcl
# Log file           : D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1/axis_broadcaster_0.vds
# Journal file       : D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1\vivado.jou
# Running On         : Stefi
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16779 MB
# Swap memory        : 10737 MB
# Total Virtual      : 27517 MB
# Available Virtual  : 11834 MB
#-----------------------------------------------------------
source axis_broadcaster_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axis_broadcaster_0
Command: synth_design -top axis_broadcaster_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30584
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.754 ; gain = 466.629
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:88]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_0' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_axis_broadcaster_0' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_32_core' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_32_core' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:58]
INFO: [Synth 8-6157] synthesizing module 'tdata_axis_broadcaster_0' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_axis_broadcaster_0' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_axis_broadcaster_0' [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_axis_broadcaster_0' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_broadcaster_0' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_0' (0#1) [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:53]
WARNING: [Synth 8-7129] Port tuser[1] in module tuser_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tuser_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[63] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[62] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[61] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[60] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[59] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[58] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[57] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[56] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[55] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[54] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[53] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[52] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[51] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[50] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[49] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[48] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[47] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[46] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[45] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[44] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[43] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[42] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[41] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[40] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[39] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[38] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[37] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[36] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[35] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[34] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[33] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[32] in module tdata_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1125.141 ; gain = 578.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1125.141 ; gain = 578.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1125.141 ; gain = 578.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1125.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/axis_broadcaster_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.gen/sources_1/ip/axis_broadcaster_0/axis_broadcaster_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1129.301 ; gain = 4.160
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1129.301 ; gain = 582.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1129.301 ; gain = 582.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1129.301 ; gain = 582.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1129.301 ; gain = 582.176
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_1_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module top_axis_broadcaster_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module top_axis_broadcaster_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1143.863 ; gain = 596.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1301.578 ; gain = 754.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1311.137 ; gain = 764.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1311.137 ; gain = 764.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     1|
|3     |LUT6 |     2|
|4     |FDRE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1527.816 ; gain = 976.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1527.816 ; gain = 980.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1527.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f0c2e2ca
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1527.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1/axis_broadcaster_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axis_broadcaster_0, cache-ID = 5dce7abe8dd595e4
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Year3/Sem1/SCS/Assignament 5/cusumAnomaly-Detect/VHDL_impl/CUSUM/CUSUM.runs/axis_broadcaster_0_synth_1/axis_broadcaster_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file axis_broadcaster_0_utilization_synth.rpt -pb axis_broadcaster_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 09:36:35 2025...
