DSCH 2.7a
VERSION 12/7/2019 10:48:01 PM
BB(75,-15,529,315)
SYM  #button1c
BB(166,16,174,25)
TITLE 170 20  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(167,17,6,6,r)
VIS 1
PIN(170,25,0.000,0.000)B0
LIG(170,24,170,25)
LIG(166,16,174,16)
LIG(166,24,166,16)
LIG(174,24,166,24)
LIG(174,16,174,24)
LIG(167,17,173,17)
LIG(167,23,167,17)
LIG(173,23,167,23)
LIG(173,17,173,23)
FSYM
SYM  #button1cc
BB(151,16,159,25)
TITLE 155 20  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(152,17,6,6,r)
VIS 1
PIN(155,25,0.000,0.000)B1
LIG(155,24,155,25)
LIG(151,16,159,16)
LIG(151,24,151,16)
LIG(159,24,151,24)
LIG(159,16,159,24)
LIG(152,17,158,17)
LIG(152,23,152,17)
LIG(158,23,152,23)
LIG(158,17,158,23)
FSYM
SYM  #light4
BB(493,-15,499,-1)
TITLE 495 -1  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(494,-14,4,4,r)
VIS 1
PIN(495,0,0.000,0.000)Y3
LIG(498,-9,498,-14)
LIG(498,-14,497,-15)
LIG(494,-14,494,-9)
LIG(497,-4,497,-7)
LIG(496,-4,499,-4)
LIG(496,-2,498,-4)
LIG(497,-2,499,-4)
LIG(493,-7,499,-7)
LIG(495,-7,495,0)
LIG(493,-9,493,-7)
LIG(499,-9,493,-9)
LIG(499,-7,499,-9)
LIG(495,-15,494,-14)
LIG(497,-15,495,-15)
FSYM
SYM  #light3
BB(503,-15,509,-1)
TITLE 505 -1  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(504,-14,4,4,r)
VIS 1
PIN(505,0,0.000,0.000)Y2
LIG(508,-9,508,-14)
LIG(508,-14,507,-15)
LIG(504,-14,504,-9)
LIG(507,-4,507,-7)
LIG(506,-4,509,-4)
LIG(506,-2,508,-4)
LIG(507,-2,509,-4)
LIG(503,-7,509,-7)
LIG(505,-7,505,0)
LIG(503,-9,503,-7)
LIG(509,-9,503,-9)
LIG(509,-7,509,-9)
LIG(505,-15,504,-14)
LIG(507,-15,505,-15)
FSYM
SYM  #button2
BB(391,-4,400,4)
TITLE 395 0  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(392,-3,6,6,r)
VIS 1
PIN(400,0,0.000,0.000)Enable
LIG(399,0,400,0)
LIG(391,4,391,-4)
LIG(399,4,391,4)
LIG(399,-4,399,4)
LIG(391,-4,399,-4)
LIG(392,3,392,-3)
LIG(398,3,392,3)
LIG(398,-3,398,3)
LIG(392,-3,398,-3)
FSYM
SYM  #light2
BB(513,-15,519,-1)
TITLE 515 -1  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(514,-14,4,4,r)
VIS 1
PIN(515,0,0.000,0.000)Y1
LIG(518,-9,518,-14)
LIG(518,-14,517,-15)
LIG(514,-14,514,-9)
LIG(517,-4,517,-7)
LIG(516,-4,519,-4)
LIG(516,-2,518,-4)
LIG(517,-2,519,-4)
LIG(513,-7,519,-7)
LIG(515,-7,515,0)
LIG(513,-9,513,-7)
LIG(519,-9,513,-9)
LIG(519,-7,519,-9)
LIG(515,-15,514,-14)
LIG(517,-15,515,-15)
FSYM
SYM  #button1c
BB(216,16,224,25)
TITLE 220 20  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(217,17,6,6,r)
VIS 1
PIN(220,25,0.000,0.000)A1
LIG(220,24,220,25)
LIG(216,16,224,16)
LIG(216,24,216,16)
LIG(224,24,216,24)
LIG(224,16,224,24)
LIG(217,17,223,17)
LIG(217,23,217,17)
LIG(223,23,217,23)
LIG(223,17,223,23)
FSYM
SYM  #button1
BB(231,16,239,25)
TITLE 235 20  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(232,17,6,6,r)
VIS 1
PIN(235,25,0.000,0.000)A0
LIG(235,24,235,25)
LIG(231,16,239,16)
LIG(231,24,231,16)
LIG(239,24,231,24)
LIG(239,16,239,24)
LIG(232,17,238,17)
LIG(232,23,232,17)
LIG(238,23,232,23)
LIG(238,17,238,23)
FSYM
SYM  #light1
BB(523,-15,529,-1)
TITLE 525 -1  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(524,-14,4,4,r)
VIS 1
PIN(525,0,0.000,0.000)Y0
LIG(528,-9,528,-14)
LIG(528,-14,527,-15)
LIG(524,-14,524,-9)
LIG(527,-4,527,-7)
LIG(526,-4,529,-4)
LIG(526,-2,528,-4)
LIG(527,-2,529,-4)
LIG(523,-7,529,-7)
LIG(525,-7,525,0)
LIG(523,-9,523,-7)
LIG(529,-9,523,-9)
LIG(529,-7,529,-9)
LIG(525,-15,524,-14)
LIG(527,-15,525,-15)
FSYM
SYM  #Full
BB(240,150,280,190)
TITLE 282 160  #Full adder
MODEL 6000
PROP                                                                                                                                                                                                           
REC(245,155,30,30,r)
VIS 5
PIN(270,150,0.000,0.000)A
PIN(260,150,0.000,0.000)B
PIN(250,150,0.000,0.000)Cin
PIN(260,190,0.060,0.420)S
PIN(270,190,0.060,0.630)Cout
LIG(270,150,270,155)
LIG(260,150,260,155)
LIG(250,150,250,155)
LIG(260,185,260,190)
LIG(270,185,270,190)
LIG(275,155,245,155)
LIG(275,155,275,185)
LIG(275,185,245,185)
LIG(245,185,245,155)
VLG  module Full adder( A,B,Cin,S,Cout);
VLG   input A,B,Cin;
VLG   output S,Cout;
VLG   wire w9,w10,w11,w12,w13,w14,w15,w16;
VLG   wire w17,w18,w19,w20,w21,w22,w23,w24;
VLG   wire w25,w26,w27;
VLG   nmos #(79) nmos_XO1(w3,w9,A); //  
VLG   nmos #(12) nmos_XO2(w9,vss,B); //  
VLG   nmos #(79) nmos_XO3(w3,w10,w11); //  
VLG   nmos #(12) nmos_XO4(w10,vss,w12); //  
VLG   pmos #(79) pmos_XO5(w3,w13,w12); //  
VLG   pmos #(79) pmos_XO6(w3,w13,w11); //  
VLG   pmos #(33) pmos_XO7(w13,vdd,A); //  
VLG   pmos #(33) pmos_XO8(w13,vdd,B); //  
VLG   pmos #(33) pmos_XO9(w11,vdd,A); //  
VLG   nmos #(33) nmos_XO10(w11,vss,A); //  
VLG   pmos #(33) pmos_XO11(w12,vdd,B); //  
VLG   nmos #(33) nmos_XO12(w12,vss,B); //  
VLG   nmos #(44) nmos_XO13(S,w14,w3); //  
VLG   nmos #(12) nmos_XO14(w14,vss,Cin); //  
VLG   nmos #(44) nmos_XO15(S,w15,w16); //  
VLG   nmos #(12) nmos_XO16(w15,vss,w17); //  
VLG   pmos #(44) pmos_XO17(S,w18,w17); //  
VLG   pmos #(44) pmos_XO18(S,w18,w16); //  
VLG   pmos #(33) pmos_XO19(w18,vdd,w3); //  
VLG   pmos #(33) pmos_XO20(w18,vdd,Cin); //  
VLG   pmos #(33) pmos_XO21(w16,vdd,w3); //  
VLG   nmos #(33) nmos_XO22(w16,vss,w3); //  
VLG   pmos #(33) pmos_XO23(w17,vdd,Cin); //  
VLG   nmos #(33) nmos_XO24(w17,vss,Cin); //  
VLG   nmos #(40) nmos_AN25(w6,vss,w19); //  
VLG   nmos #(40) nmos_AN26(w6,vss,w20); //  
VLG   pmos #(40) pmos_AN27(w6,w21,w20); //  
VLG   pmos #(12) pmos_AN28(w21,vdd,w19); //  
VLG   nmos #(33) nmos_AN29(w20,vss,w3); //  
VLG   pmos #(33) pmos_AN30(w20,vdd,w3); //  
VLG   pmos #(33) pmos_AN31(w19,vdd,Cin); //  
VLG   nmos #(33) nmos_AN32(w19,vss,Cin); //  
VLG   nmos #(40) nmos_AN33(w7,vss,w22); //  
VLG   nmos #(40) nmos_AN34(w7,vss,w23); //  
VLG   pmos #(40) pmos_AN35(w7,w24,w23); //  
VLG   pmos #(12) pmos_AN36(w24,vdd,w22); //  
VLG   nmos #(33) nmos_AN37(w23,vss,B); //  
VLG   pmos #(33) pmos_AN38(w23,vdd,B); //  
VLG   pmos #(33) pmos_AN39(w22,vdd,A); //  
VLG   nmos #(33) nmos_AN40(w22,vss,A); //  
VLG   nmos #(33) nmos_OR41(w25,vss,w7); //  
VLG   pmos #(33) pmos_OR42(w25,vdd,w7); //  
VLG   nmos #(33) nmos_OR43(w26,vss,w6); //  
VLG   pmos #(33) pmos_OR44(w26,vdd,w6); //  
VLG   nmos #(33) nmos_OR45(Cout,w27,w26); //  
VLG   nmos #(12) nmos_OR46(w27,vss,w25); //  
VLG   pmos #(33) pmos_OR47(Cout,vdd,w26); //  
VLG   pmos #(33) pmos_OR48(Cout,vdd,w25); //  
VLG  endmodule
FSYM
SYM  #AND
BB(185,85,215,125)
TITLE 217 95  #AND
MODEL 6000
PROP                                                                                                                                                                                                           
REC(190,90,20,30,r)
VIS 5
PIN(205,85,0.000,0.000)A
PIN(195,85,0.000,0.000)B
PIN(205,125,0.060,0.630)Y
LIG(205,85,205,90)
LIG(195,85,195,90)
LIG(205,120,205,125)
LIG(210,90,190,90)
LIG(210,90,210,120)
LIG(210,120,190,120)
LIG(190,120,190,90)
VLG  module AND( A,B,Y);
VLG   input A,B;
VLG   output Y;
VLG   nmos #(24) nmos(Y,vss,w1); // 1.0u 0.12u
VLG   nmos #(24) nmos(Y,vss,w3); // 1.0u 0.12u
VLG   pmos #(24) pmos(Y,w4,w3); // 2.0u 0.12u
VLG   pmos #(10) pmos(w4,vdd,w1); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,vss,B); // 1.0u 0.12u
VLG   pmos #(24) pmos(w3,vdd,B); // 2.0u 0.12u
VLG   pmos #(24) pmos(w1,vdd,A); // 2.0u 0.12u
VLG   nmos #(24) nmos(w1,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #AND
BB(220,85,250,125)
TITLE 252 95  #AND
MODEL 6000
PROP                                                                                                                                                                                                           
REC(225,90,20,30,r)
VIS 5
PIN(240,85,0.000,0.000)A
PIN(230,85,0.000,0.000)B
PIN(240,125,0.060,0.630)Y
LIG(240,85,240,90)
LIG(230,85,230,90)
LIG(240,120,240,125)
LIG(245,90,225,90)
LIG(245,90,245,120)
LIG(245,120,225,120)
LIG(225,120,225,90)
VLG  module AND( A,B,Y);
VLG   input A,B;
VLG   output Y;
VLG   nmos #(24) nmos(Y,vss,w1); // 1.0u 0.12u
VLG   nmos #(24) nmos(Y,vss,w3); // 1.0u 0.12u
VLG   pmos #(24) pmos(Y,w4,w3); // 2.0u 0.12u
VLG   pmos #(10) pmos(w4,vdd,w1); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,vss,B); // 1.0u 0.12u
VLG   pmos #(24) pmos(w3,vdd,B); // 2.0u 0.12u
VLG   pmos #(24) pmos(w1,vdd,A); // 2.0u 0.12u
VLG   nmos #(24) nmos(w1,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #AND
BB(255,85,285,125)
TITLE 287 95  #AND
MODEL 6000
PROP                                                                                                                                                                                                           
REC(260,90,20,30,r)
VIS 5
PIN(275,85,0.000,0.000)A
PIN(265,85,0.000,0.000)B
PIN(275,125,0.060,0.350)Y
LIG(275,85,275,90)
LIG(265,85,265,90)
LIG(275,120,275,125)
LIG(280,90,260,90)
LIG(280,90,280,120)
LIG(280,120,260,120)
LIG(260,120,260,90)
VLG  module AND( A,B,Y);
VLG   input A,B;
VLG   output Y;
VLG   nmos #(24) nmos(Y,vss,w1); // 1.0u 0.12u
VLG   nmos #(24) nmos(Y,vss,w3); // 1.0u 0.12u
VLG   pmos #(24) pmos(Y,w4,w3); // 2.0u 0.12u
VLG   pmos #(10) pmos(w4,vdd,w1); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,vss,B); // 1.0u 0.12u
VLG   pmos #(24) pmos(w3,vdd,B); // 2.0u 0.12u
VLG   pmos #(24) pmos(w1,vdd,A); // 2.0u 0.12u
VLG   nmos #(24) nmos(w1,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #AND
BB(150,85,180,125)
TITLE 182 95  #AND
MODEL 6000
PROP                                                                                                                                                                                                           
REC(155,90,20,30,r)
VIS 5
PIN(170,85,0.000,0.000)A
PIN(160,85,0.000,0.000)B
PIN(170,125,0.060,0.630)Y
LIG(170,85,170,90)
LIG(160,85,160,90)
LIG(170,120,170,125)
LIG(175,90,155,90)
LIG(175,90,175,120)
LIG(175,120,155,120)
LIG(155,120,155,90)
VLG  module AND( A,B,Y);
VLG   input A,B;
VLG   output Y;
VLG   nmos #(24) nmos(Y,vss,w1); // 1.0u 0.12u
VLG   nmos #(24) nmos(Y,vss,w3); // 1.0u 0.12u
VLG   pmos #(24) pmos(Y,w4,w3); // 2.0u 0.12u
VLG   pmos #(10) pmos(w4,vdd,w1); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,vss,B); // 1.0u 0.12u
VLG   pmos #(24) pmos(w3,vdd,B); // 2.0u 0.12u
VLG   pmos #(24) pmos(w1,vdd,A); // 2.0u 0.12u
VLG   nmos #(24) nmos(w1,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #Full
BB(205,220,245,260)
TITLE 247 230  #Full adder
MODEL 6000
PROP                                                                                                                                                                                                           
REC(210,225,30,30,r)
VIS 5
PIN(235,220,0.000,0.000)A
PIN(225,220,0.000,0.000)B
PIN(215,220,0.000,0.000)Cin
PIN(225,260,0.060,0.420)S
PIN(235,260,0.060,0.350)Cout
LIG(235,220,235,225)
LIG(225,220,225,225)
LIG(215,220,215,225)
LIG(225,255,225,260)
LIG(235,255,235,260)
LIG(240,225,210,225)
LIG(240,225,240,255)
LIG(240,255,210,255)
LIG(210,255,210,225)
VLG  module Full adder( A,B,Cin,S,Cout);
VLG   input A,B,Cin;
VLG   output S,Cout;
VLG   wire w9,w10,w11,w12,w13,w14,w15,w16;
VLG   wire w17,w18,w19,w20,w21,w22,w23,w24;
VLG   wire w25,w26,w27;
VLG   nmos #(79) nmos_XO1(w3,w9,A); //  
VLG   nmos #(12) nmos_XO2(w9,vss,B); //  
VLG   nmos #(79) nmos_XO3(w3,w10,w11); //  
VLG   nmos #(12) nmos_XO4(w10,vss,w12); //  
VLG   pmos #(79) pmos_XO5(w3,w13,w12); //  
VLG   pmos #(79) pmos_XO6(w3,w13,w11); //  
VLG   pmos #(33) pmos_XO7(w13,vdd,A); //  
VLG   pmos #(33) pmos_XO8(w13,vdd,B); //  
VLG   pmos #(33) pmos_XO9(w11,vdd,A); //  
VLG   nmos #(33) nmos_XO10(w11,vss,A); //  
VLG   pmos #(33) pmos_XO11(w12,vdd,B); //  
VLG   nmos #(33) nmos_XO12(w12,vss,B); //  
VLG   nmos #(44) nmos_XO13(S,w14,w3); //  
VLG   nmos #(12) nmos_XO14(w14,vss,Cin); //  
VLG   nmos #(44) nmos_XO15(S,w15,w16); //  
VLG   nmos #(12) nmos_XO16(w15,vss,w17); //  
VLG   pmos #(44) pmos_XO17(S,w18,w17); //  
VLG   pmos #(44) pmos_XO18(S,w18,w16); //  
VLG   pmos #(33) pmos_XO19(w18,vdd,w3); //  
VLG   pmos #(33) pmos_XO20(w18,vdd,Cin); //  
VLG   pmos #(33) pmos_XO21(w16,vdd,w3); //  
VLG   nmos #(33) nmos_XO22(w16,vss,w3); //  
VLG   pmos #(33) pmos_XO23(w17,vdd,Cin); //  
VLG   nmos #(33) nmos_XO24(w17,vss,Cin); //  
VLG   nmos #(40) nmos_AN25(w6,vss,w19); //  
VLG   nmos #(40) nmos_AN26(w6,vss,w20); //  
VLG   pmos #(40) pmos_AN27(w6,w21,w20); //  
VLG   pmos #(12) pmos_AN28(w21,vdd,w19); //  
VLG   nmos #(33) nmos_AN29(w20,vss,w3); //  
VLG   pmos #(33) pmos_AN30(w20,vdd,w3); //  
VLG   pmos #(33) pmos_AN31(w19,vdd,Cin); //  
VLG   nmos #(33) nmos_AN32(w19,vss,Cin); //  
VLG   nmos #(40) nmos_AN33(w7,vss,w22); //  
VLG   nmos #(40) nmos_AN34(w7,vss,w23); //  
VLG   pmos #(40) pmos_AN35(w7,w24,w23); //  
VLG   pmos #(12) pmos_AN36(w24,vdd,w22); //  
VLG   nmos #(33) nmos_AN37(w23,vss,B); //  
VLG   pmos #(33) pmos_AN38(w23,vdd,B); //  
VLG   pmos #(33) pmos_AN39(w22,vdd,A); //  
VLG   nmos #(33) nmos_AN40(w22,vss,A); //  
VLG   nmos #(33) nmos_OR41(w25,vss,w7); //  
VLG   pmos #(33) pmos_OR42(w25,vdd,w7); //  
VLG   nmos #(33) nmos_OR43(w26,vss,w6); //  
VLG   pmos #(33) pmos_OR44(w26,vdd,w6); //  
VLG   nmos #(33) nmos_OR45(Cout,w27,w26); //  
VLG   nmos #(12) nmos_OR46(w27,vss,w25); //  
VLG   pmos #(33) pmos_OR47(Cout,vdd,w26); //  
VLG   pmos #(33) pmos_OR48(Cout,vdd,w25); //  
VLG  endmodule
FSYM
SYM  #vss
BB(290,142,300,150)
TITLE 294 147  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(290,140,0,0,b)
VIS 0
PIN(295,140,0.000,0.000)vss
LIG(295,140,295,145)
LIG(290,145,300,145)
LIG(290,148,292,145)
LIG(292,148,294,145)
LIG(294,148,296,145)
LIG(296,148,298,145)
FSYM
SYM  #enable
BB(440,285,460,315)
TITLE 450 283  #enable
MODEL 6000
PROP                                                                                                                                                                                                           
REC(445,290,10,20,r)
VIS 5
PIN(440,295,0.000,0.000)Input
PIN(440,305,0.000,0.000)En
PIN(460,295,0.060,0.210)Output
LIG(440,295,445,295)
LIG(440,305,445,305)
LIG(455,295,460,295)
LIG(445,290,445,310)
LIG(445,290,455,290)
LIG(455,290,455,310)
LIG(455,310,445,310)
VLG  module enable( Input,En,Output);
VLG   input Input,En;
VLG   output Output;
VLG   pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG   nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG   pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG   not #(10) inv(w6,En);
VLG   nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG   pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG  endmodule
FSYM
SYM  #enable
BB(435,105,455,135)
TITLE 445 103  #enable
MODEL 6000
PROP                                                                                                                                                                                                           
REC(440,110,10,20,r)
VIS 5
PIN(435,115,0.000,0.000)Input
PIN(435,125,0.000,0.000)En
PIN(455,115,0.060,0.210)Output
LIG(435,115,440,115)
LIG(435,125,440,125)
LIG(450,115,455,115)
LIG(440,110,440,130)
LIG(440,110,450,110)
LIG(450,110,450,130)
LIG(450,130,440,130)
VLG  module enable( Input,En,Output);
VLG   input Input,En;
VLG   output Output;
VLG   pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG   nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG   pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG   not #(10) inv(w6,En);
VLG   nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG   pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG  endmodule
FSYM
SYM  #enable
BB(440,165,460,195)
TITLE 450 163  #enable
MODEL 6000
PROP                                                                                                                                                                                                           
REC(445,170,10,20,r)
VIS 5
PIN(440,175,0.000,0.000)Input
PIN(440,185,0.000,0.000)En
PIN(460,175,0.060,0.210)Output
LIG(440,175,445,175)
LIG(440,185,445,185)
LIG(455,175,460,175)
LIG(445,170,445,190)
LIG(445,170,455,170)
LIG(455,170,455,190)
LIG(455,190,445,190)
VLG  module enable( Input,En,Output);
VLG   input Input,En;
VLG   output Output;
VLG   pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG   nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG   pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG   not #(10) inv(w6,En);
VLG   nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG   pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG  endmodule
FSYM
SYM  #enable
BB(440,235,460,265)
TITLE 450 233  #enable
MODEL 6000
PROP                                                                                                                                                                                                           
REC(445,240,10,20,r)
VIS 5
PIN(440,245,0.000,0.000)Input
PIN(440,255,0.000,0.000)En
PIN(460,245,0.060,0.210)Output
LIG(440,245,445,245)
LIG(440,255,445,255)
LIG(455,245,460,245)
LIG(445,240,445,260)
LIG(445,240,455,240)
LIG(455,240,455,260)
LIG(455,260,445,260)
VLG  module enable( Input,En,Output);
VLG   input Input,En;
VLG   output Output;
VLG   pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG   nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG   nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG   pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG   not #(10) inv(w6,En);
VLG   nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG   pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG  endmodule
FSYM
CNC(235 50)
CNC(220 55)
CNC(170 60)
CNC(155 65)
CNC(275 50)
CNC(265 60)
CNC(240 55)
CNC(230 60)
CNC(205 50)
CNC(195 65)
CNC(175 55)
CNC(160 65)
CNC(250 140)
CNC(405 255)
CNC(405 185)
CNC(405 125)
CNC(525 115)
CNC(515 175)
CNC(495 245)
LIG(505,0,505,295)
LIG(515,0,515,175)
LIG(525,0,525,115)
LIG(400,0,460,0)
LIG(155,65,160,65)
LIG(495,0,495,245)
LIG(325,50,275,50)
LIG(75,55,175,55)
LIG(75,60,170,60)
LIG(75,65,155,65)
LIG(235,25,235,50)
LIG(235,50,205,50)
LIG(220,25,220,55)
LIG(220,55,240,55)
LIG(170,25,170,60)
LIG(170,60,230,60)
LIG(155,25,155,65)
LIG(215,220,215,205)
LIG(215,205,270,205)
LIG(270,205,270,190)
LIG(275,85,275,50)
LIG(275,50,235,50)
LIG(265,85,265,60)
LIG(265,60,325,60)
LIG(240,85,240,55)
LIG(240,55,325,55)
LIG(230,85,230,60)
LIG(230,60,265,60)
LIG(205,85,205,50)
LIG(205,50,75,50)
LIG(195,85,195,65)
LIG(195,65,325,65)
LIG(170,85,175,80)
LIG(175,80,175,55)
LIG(175,55,220,55)
LIG(160,85,160,65)
LIG(160,65,195,65)
LIG(235,260,235,280)
LIG(460,295,505,295)
LIG(240,125,240,135)
LIG(240,135,270,135)
LIG(270,135,270,150)
LIG(250,140,295,140)
LIG(250,140,250,150)
LIG(260,190,260,200)
LIG(225,260,225,290)
LIG(205,125,205,145)
LIG(205,145,260,145)
LIG(260,145,260,150)
LIG(235,140,250,140)
LIG(235,220,235,140)
LIG(170,125,170,150)
LIG(225,220,225,150)
LIG(225,150,170,150)
LIG(435,115,395,115)
LIG(275,125,395,125)
LIG(395,125,395,115)
LIG(260,200,425,200)
LIG(425,200,425,175)
LIG(425,175,440,175)
LIG(440,245,290,245)
LIG(405,305,440,305)
LIG(235,280,290,280)
LIG(290,280,290,245)
LIG(225,290,440,290)
LIG(440,290,440,295)
LIG(495,245,495,280)
LIG(405,60,405,125)
LIG(460,245,495,245)
LIG(440,255,405,255)
LIG(405,255,405,305)
LIG(440,185,405,185)
LIG(405,185,405,255)
LIG(435,125,405,125)
LIG(405,125,405,185)
LIG(405,60,460,60)
LIG(460,60,460,0)
LIG(515,175,515,240)
LIG(455,115,525,115)
LIG(525,115,525,145)
LIG(460,175,515,175)
FFIG G:\Z Farabi\2_bit_MUL.sch
