Analysis & Synthesis report for Lab5
Fri Apr 17 16:37:34 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab5_Processor|Lab5_Ctrl:Ctrl|state
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |Lab5_Processor
 12. Parameter Settings for User Entity Instance: Lab5_IR:IR
 13. Parameter Settings for User Entity Instance: Lab5_Reg:Reg0
 14. Parameter Settings for User Entity Instance: Lab5_Reg:Reg1
 15. Parameter Settings for User Entity Instance: Lab5_Reg:Reg2
 16. Parameter Settings for User Entity Instance: Lab5_Reg:Reg3
 17. Parameter Settings for User Entity Instance: Lab5_Reg:Reg4
 18. Parameter Settings for User Entity Instance: Lab5_Reg:Reg5
 19. Parameter Settings for User Entity Instance: Lab5_Reg:Reg6
 20. Parameter Settings for User Entity Instance: Lab5_Reg:Reg7
 21. Parameter Settings for User Entity Instance: Lab5_Reg:RegA
 22. Parameter Settings for User Entity Instance: Lab5_Reg:RegG
 23. Parameter Settings for User Entity Instance: Lab5_Mux:Mux
 24. Parameter Settings for User Entity Instance: Lab5_AddSub:Adder
 25. Port Connectivity Checks: "Lab5_AddSub:Adder"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 17 16:37:34 2015            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Lab5                                             ;
; Top-level Entity Name              ; Lab5_Processor                                   ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 320                                              ;
;     Total combinational functions  ; 182                                              ;
;     Dedicated logic registers      ; 173                                              ;
; Total registers                    ; 173                                              ;
; Total pins                         ; 205                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Lab5_Processor     ; Lab5               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                   ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+
; Lab5_Reg.vhdl                    ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl       ;         ;
; Lab5_IR.vhdl                     ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_IR.vhdl        ;         ;
; Lab5_Mux.vhdl                    ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl       ;         ;
; Lab5_AddSub.vhdl                 ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl    ;         ;
; Lab5_Ctrl.vhdl                   ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl      ;         ;
; Lab5_Decoder.vhdl                ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_Decoder.vhdl   ;         ;
; Lab5_Processor.vhdl              ; yes             ; User VHDL File  ; /users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 320       ;
;                                             ;           ;
; Total combinational functions               ; 182       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 161       ;
;     -- 3 input functions                    ; 8         ;
;     -- <=2 input functions                  ; 13        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 182       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 173       ;
;     -- Dedicated logic registers            ; 173       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 205       ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 173       ;
; Total fan-out                               ; 1773      ;
; Average fan-out                             ; 2.32      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; |Lab5_Processor                                 ; 182 (0)           ; 173 (0)      ; 0           ; 0            ; 0       ; 0         ; 205  ; 0            ; |Lab5_Processor                                                           ; work         ;
;    |Lab5_AddSub:Adder|                          ; 33 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder                                         ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:0:AdderX|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:10:AdderX| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:11:AdderX| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:12:AdderX| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:13:AdderX| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:14:AdderX| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:15:AdderX| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:1:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:2:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:3:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:4:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:5:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:6:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:7:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:8:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX  ; work         ;
;       |One_Bit_Full_Adder:\Gen_Adder:9:AdderX|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX  ; work         ;
;    |Lab5_Ctrl:Ctrl|                             ; 33 (33)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Ctrl:Ctrl                                            ; work         ;
;    |Lab5_IR:IR|                                 ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_IR:IR                                                ; work         ;
;    |Lab5_Mux:Mux|                               ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Mux:Mux                                              ; work         ;
;    |Lab5_Reg:Reg0|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg0                                             ; work         ;
;    |Lab5_Reg:Reg1|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg1                                             ; work         ;
;    |Lab5_Reg:Reg2|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg2                                             ; work         ;
;    |Lab5_Reg:Reg3|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg3                                             ; work         ;
;    |Lab5_Reg:Reg4|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg4                                             ; work         ;
;    |Lab5_Reg:Reg5|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg5                                             ; work         ;
;    |Lab5_Reg:Reg6|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg6                                             ; work         ;
;    |Lab5_Reg:Reg7|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:Reg7                                             ; work         ;
;    |Lab5_Reg:RegA|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:RegA                                             ; work         ;
;    |Lab5_Reg:RegG|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5_Processor|Lab5_Reg:RegG                                             ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |Lab5_Processor|Lab5_Ctrl:Ctrl|state ;
+---------+---------+---------+---------+--------------+
; Name    ; state.D ; state.C ; state.B ; state.A      ;
+---------+---------+---------+---------+--------------+
; state.A ; 0       ; 0       ; 0       ; 0            ;
; state.B ; 0       ; 0       ; 1       ; 1            ;
; state.C ; 0       ; 1       ; 0       ; 1            ;
; state.D ; 1       ; 0       ; 0       ; 1            ;
+---------+---------+---------+---------+--------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 173   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 173   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 169   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Lab5_Processor|Lab5_Ctrl:Ctrl|R_in     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab5_Processor|Lab5_Ctrl:Ctrl|R_out    ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |Lab5_Processor|Lab5_Mux:Mux|output[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Lab5_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_IR:IR ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; N              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:Reg7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:RegA ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Reg:RegG ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_Mux:Mux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab5_AddSub:Adder ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab5_AddSub:Adder"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 17 16:37:30 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Mem.vhd
    Info (12022): Found design unit 1: lab5_mem-SYN
    Info (12023): Found entity 1: Lab5_Mem
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Reg.vhdl
    Info (12022): Found design unit 1: Lab5_Reg-Lab5_Reg_B
    Info (12023): Found entity 1: Lab5_Reg
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_IR.vhdl
    Info (12022): Found design unit 1: Lab5_IR-Lab5_IR_B
    Info (12023): Found entity 1: Lab5_IR
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Mux.vhdl
    Info (12022): Found design unit 1: Lab5_Mux-Lab5_Mux_B
    Info (12023): Found entity 1: Lab5_Mux
Info (12021): Found 4 design units, including 2 entities, in source file Lab5_AddSub.vhdl
    Info (12022): Found design unit 1: One_Bit_Full_Adder-One_Bit_Full_Adder_B
    Info (12022): Found design unit 2: Lab5_AddSub-Lab5_AddSub_B
    Info (12023): Found entity 1: One_Bit_Full_Adder
    Info (12023): Found entity 2: Lab5_AddSub
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Ctrl.vhdl
    Info (12022): Found design unit 1: Lab5_Ctrl-Lab5_Ctrl_B
    Info (12023): Found entity 1: Lab5_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file Lab5b.vhdl
    Info (12022): Found design unit 1: Lab5b-Lab5b_B
    Info (12023): Found entity 1: Lab5b
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Decoder.vhdl
    Info (12022): Found design unit 1: Lab5_Decoder-Lab5_Decoder_B
    Info (12023): Found entity 1: Lab5_Decoder
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Ctrl_tst.vhdl
    Info (12022): Found design unit 1: Lab5_Ctrl_tst-Lab5_Ctrl_tst_B
    Info (12023): Found entity 1: Lab5_Ctrl_tst
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Processor.vhdl
    Info (12022): Found design unit 1: Lab5_Processor-Lab5_Processor_B
    Info (12023): Found entity 1: Lab5_Processor
Info (12021): Found 2 design units, including 1 entities, in source file Lab5a.vhdl
    Info (12022): Found design unit 1: Lab5a-Lab5a_B
    Info (12023): Found entity 1: Lab5a
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Counter.vhdl
    Info (12022): Found design unit 1: Lab5_Counter-Lab5_Counter_B
    Info (12023): Found entity 1: Lab5_Counter
Info (12021): Found 2 design units, including 1 entities, in source file Lab5_Main.vhdl
    Info (12022): Found design unit 1: Lab5_Main-Lab5_Main_B
    Info (12023): Found entity 1: Lab5_Main
Info (12127): Elaborating entity "Lab5_Processor" for the top level hierarchy
Info (12128): Elaborating entity "Lab5_Ctrl" for hierarchy "Lab5_Ctrl:Ctrl"
Info (12128): Elaborating entity "Lab5_Decoder" for hierarchy "Lab5_Decoder:DecX"
Info (12128): Elaborating entity "Lab5_IR" for hierarchy "Lab5_IR:IR"
Warning (10492): VHDL Process Statement warning at Lab5_IR.vhdl(33): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Lab5_Reg" for hierarchy "Lab5_Reg:Reg0"
Warning (10492): VHDL Process Statement warning at Lab5_Reg.vhdl(34): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Lab5_Mux" for hierarchy "Lab5_Mux:Mux"
Info (12128): Elaborating entity "Lab5_AddSub" for hierarchy "Lab5_AddSub:Adder"
Info (12128): Elaborating entity "One_Bit_Full_Adder" for hierarchy "Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 186 output pins
    Info (21061): Implemented 337 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Fri Apr 17 16:37:34 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


