// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RegisterRead_1_boom(
  input         clock,
                reset,
                io_iss_valids_0,
                io_iss_valids_1,
                io_iss_valids_2,
  input  [6:0]  io_iss_uops_0_uopc,
  input  [31:0] io_iss_uops_0_inst,
                io_iss_uops_0_debug_inst,
  input         io_iss_uops_0_is_rvc,
  input  [39:0] io_iss_uops_0_debug_pc,
  input  [2:0]  io_iss_uops_0_iq_type,
  input  [9:0]  io_iss_uops_0_fu_code,
  input  [1:0]  io_iss_uops_0_iw_state,
  input         io_iss_uops_0_is_br,
                io_iss_uops_0_is_jalr,
                io_iss_uops_0_is_jal,
                io_iss_uops_0_is_sfb,
  input  [11:0] io_iss_uops_0_br_mask,
  input  [3:0]  io_iss_uops_0_br_tag,
  input  [4:0]  io_iss_uops_0_ftq_idx,
  input         io_iss_uops_0_edge_inst,
  input  [5:0]  io_iss_uops_0_pc_lob,
  input         io_iss_uops_0_taken,
  input  [19:0] io_iss_uops_0_imm_packed,
  input  [11:0] io_iss_uops_0_csr_addr,
  input  [5:0]  io_iss_uops_0_rob_idx,
  input  [3:0]  io_iss_uops_0_ldq_idx,
                io_iss_uops_0_stq_idx,
  input  [1:0]  io_iss_uops_0_rxq_idx,
  input  [6:0]  io_iss_uops_0_pdst,
                io_iss_uops_0_prs1,
                io_iss_uops_0_prs2,
                io_iss_uops_0_prs3,
  input  [4:0]  io_iss_uops_0_ppred,
  input         io_iss_uops_0_prs1_busy,
                io_iss_uops_0_prs2_busy,
                io_iss_uops_0_prs3_busy,
                io_iss_uops_0_ppred_busy,
  input  [6:0]  io_iss_uops_0_stale_pdst,
  input         io_iss_uops_0_exception,
  input  [63:0] io_iss_uops_0_exc_cause,
  input         io_iss_uops_0_bypassable,
  input  [4:0]  io_iss_uops_0_mem_cmd,
  input  [1:0]  io_iss_uops_0_mem_size,
  input         io_iss_uops_0_mem_signed,
                io_iss_uops_0_is_fence,
                io_iss_uops_0_is_fencei,
                io_iss_uops_0_is_amo,
                io_iss_uops_0_uses_ldq,
                io_iss_uops_0_uses_stq,
                io_iss_uops_0_is_sys_pc2epc,
                io_iss_uops_0_is_unique,
                io_iss_uops_0_flush_on_commit,
                io_iss_uops_0_ldst_is_rs1,
  input  [5:0]  io_iss_uops_0_ldst,
                io_iss_uops_0_lrs1,
                io_iss_uops_0_lrs2,
                io_iss_uops_0_lrs3,
  input         io_iss_uops_0_ldst_val,
  input  [1:0]  io_iss_uops_0_dst_rtype,
                io_iss_uops_0_lrs1_rtype,
                io_iss_uops_0_lrs2_rtype,
  input         io_iss_uops_0_frs3_en,
                io_iss_uops_0_fp_val,
                io_iss_uops_0_fp_single,
                io_iss_uops_0_xcpt_pf_if,
                io_iss_uops_0_xcpt_ae_if,
                io_iss_uops_0_xcpt_ma_if,
                io_iss_uops_0_bp_debug_if,
                io_iss_uops_0_bp_xcpt_if,
  input  [1:0]  io_iss_uops_0_debug_fsrc,
                io_iss_uops_0_debug_tsrc,
  input  [6:0]  io_iss_uops_1_uopc,
  input  [31:0] io_iss_uops_1_inst,
                io_iss_uops_1_debug_inst,
  input         io_iss_uops_1_is_rvc,
  input  [39:0] io_iss_uops_1_debug_pc,
  input  [2:0]  io_iss_uops_1_iq_type,
  input  [9:0]  io_iss_uops_1_fu_code,
  input  [1:0]  io_iss_uops_1_iw_state,
  input         io_iss_uops_1_is_br,
                io_iss_uops_1_is_jalr,
                io_iss_uops_1_is_jal,
                io_iss_uops_1_is_sfb,
  input  [11:0] io_iss_uops_1_br_mask,
  input  [3:0]  io_iss_uops_1_br_tag,
  input  [4:0]  io_iss_uops_1_ftq_idx,
  input         io_iss_uops_1_edge_inst,
  input  [5:0]  io_iss_uops_1_pc_lob,
  input         io_iss_uops_1_taken,
  input  [19:0] io_iss_uops_1_imm_packed,
  input  [11:0] io_iss_uops_1_csr_addr,
  input  [5:0]  io_iss_uops_1_rob_idx,
  input  [3:0]  io_iss_uops_1_ldq_idx,
                io_iss_uops_1_stq_idx,
  input  [1:0]  io_iss_uops_1_rxq_idx,
  input  [6:0]  io_iss_uops_1_pdst,
                io_iss_uops_1_prs1,
                io_iss_uops_1_prs2,
                io_iss_uops_1_prs3,
  input  [4:0]  io_iss_uops_1_ppred,
  input         io_iss_uops_1_prs1_busy,
                io_iss_uops_1_prs2_busy,
                io_iss_uops_1_prs3_busy,
                io_iss_uops_1_ppred_busy,
  input  [6:0]  io_iss_uops_1_stale_pdst,
  input         io_iss_uops_1_exception,
  input  [63:0] io_iss_uops_1_exc_cause,
  input         io_iss_uops_1_bypassable,
  input  [4:0]  io_iss_uops_1_mem_cmd,
  input  [1:0]  io_iss_uops_1_mem_size,
  input         io_iss_uops_1_mem_signed,
                io_iss_uops_1_is_fence,
                io_iss_uops_1_is_fencei,
                io_iss_uops_1_is_amo,
                io_iss_uops_1_uses_ldq,
                io_iss_uops_1_uses_stq,
                io_iss_uops_1_is_sys_pc2epc,
                io_iss_uops_1_is_unique,
                io_iss_uops_1_flush_on_commit,
                io_iss_uops_1_ldst_is_rs1,
  input  [5:0]  io_iss_uops_1_ldst,
                io_iss_uops_1_lrs1,
                io_iss_uops_1_lrs2,
                io_iss_uops_1_lrs3,
  input         io_iss_uops_1_ldst_val,
  input  [1:0]  io_iss_uops_1_dst_rtype,
                io_iss_uops_1_lrs1_rtype,
                io_iss_uops_1_lrs2_rtype,
  input         io_iss_uops_1_frs3_en,
                io_iss_uops_1_fp_val,
                io_iss_uops_1_fp_single,
                io_iss_uops_1_xcpt_pf_if,
                io_iss_uops_1_xcpt_ae_if,
                io_iss_uops_1_xcpt_ma_if,
                io_iss_uops_1_bp_debug_if,
                io_iss_uops_1_bp_xcpt_if,
  input  [1:0]  io_iss_uops_1_debug_fsrc,
                io_iss_uops_1_debug_tsrc,
  input  [6:0]  io_iss_uops_2_uopc,
  input         io_iss_uops_2_is_rvc,
  input  [9:0]  io_iss_uops_2_fu_code,
  input         io_iss_uops_2_is_br,
                io_iss_uops_2_is_jalr,
                io_iss_uops_2_is_jal,
                io_iss_uops_2_is_sfb,
  input  [11:0] io_iss_uops_2_br_mask,
  input  [3:0]  io_iss_uops_2_br_tag,
  input  [4:0]  io_iss_uops_2_ftq_idx,
  input         io_iss_uops_2_edge_inst,
  input  [5:0]  io_iss_uops_2_pc_lob,
  input         io_iss_uops_2_taken,
  input  [19:0] io_iss_uops_2_imm_packed,
  input  [5:0]  io_iss_uops_2_rob_idx,
  input  [3:0]  io_iss_uops_2_ldq_idx,
                io_iss_uops_2_stq_idx,
  input  [6:0]  io_iss_uops_2_pdst,
                io_iss_uops_2_prs1,
                io_iss_uops_2_prs2,
  input         io_iss_uops_2_bypassable,
  input  [4:0]  io_iss_uops_2_mem_cmd,
  input         io_iss_uops_2_is_amo,
                io_iss_uops_2_uses_stq,
  input  [1:0]  io_iss_uops_2_dst_rtype,
                io_iss_uops_2_lrs1_rtype,
                io_iss_uops_2_lrs2_rtype,
  input  [63:0] io_rf_read_ports_0_data,
                io_rf_read_ports_1_data,
                io_rf_read_ports_2_data,
                io_rf_read_ports_3_data,
                io_rf_read_ports_4_data,
                io_rf_read_ports_5_data,
  input         io_bypass_0_valid,
  input  [6:0]  io_bypass_0_bits_uop_pdst,
  input  [1:0]  io_bypass_0_bits_uop_dst_rtype,
  input  [63:0] io_bypass_0_bits_data,
  input         io_bypass_1_valid,
  input  [6:0]  io_bypass_1_bits_uop_pdst,
  input  [1:0]  io_bypass_1_bits_uop_dst_rtype,
  input  [63:0] io_bypass_1_bits_data,
  input         io_bypass_2_valid,
  input  [6:0]  io_bypass_2_bits_uop_pdst,
  input  [1:0]  io_bypass_2_bits_uop_dst_rtype,
  input  [63:0] io_bypass_2_bits_data,
  input         io_bypass_3_valid,
  input  [6:0]  io_bypass_3_bits_uop_pdst,
  input  [1:0]  io_bypass_3_bits_uop_dst_rtype,
  input  [63:0] io_bypass_3_bits_data,
  input         io_kill,
  input  [11:0] io_brupdate_b1_resolve_mask,
                io_brupdate_b1_mispredict_mask,
  output [6:0]  io_rf_read_ports_0_addr,
                io_rf_read_ports_1_addr,
                io_rf_read_ports_2_addr,
                io_rf_read_ports_3_addr,
                io_rf_read_ports_4_addr,
                io_rf_read_ports_5_addr,
  output        io_exe_reqs_0_valid,
  output [6:0]  io_exe_reqs_0_bits_uop_uopc,
  output [31:0] io_exe_reqs_0_bits_uop_inst,
                io_exe_reqs_0_bits_uop_debug_inst,
  output        io_exe_reqs_0_bits_uop_is_rvc,
  output [39:0] io_exe_reqs_0_bits_uop_debug_pc,
  output [2:0]  io_exe_reqs_0_bits_uop_iq_type,
  output [9:0]  io_exe_reqs_0_bits_uop_fu_code,
  output [3:0]  io_exe_reqs_0_bits_uop_ctrl_br_type,
  output [1:0]  io_exe_reqs_0_bits_uop_ctrl_op1_sel,
  output [2:0]  io_exe_reqs_0_bits_uop_ctrl_op2_sel,
                io_exe_reqs_0_bits_uop_ctrl_imm_sel,
  output [3:0]  io_exe_reqs_0_bits_uop_ctrl_op_fcn,
  output        io_exe_reqs_0_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_exe_reqs_0_bits_uop_ctrl_csr_cmd,
  output        io_exe_reqs_0_bits_uop_ctrl_is_load,
                io_exe_reqs_0_bits_uop_ctrl_is_sta,
                io_exe_reqs_0_bits_uop_ctrl_is_std,
  output [1:0]  io_exe_reqs_0_bits_uop_iw_state,
  output        io_exe_reqs_0_bits_uop_is_br,
                io_exe_reqs_0_bits_uop_is_jalr,
                io_exe_reqs_0_bits_uop_is_jal,
                io_exe_reqs_0_bits_uop_is_sfb,
  output [11:0] io_exe_reqs_0_bits_uop_br_mask,
  output [3:0]  io_exe_reqs_0_bits_uop_br_tag,
  output [4:0]  io_exe_reqs_0_bits_uop_ftq_idx,
  output        io_exe_reqs_0_bits_uop_edge_inst,
  output [5:0]  io_exe_reqs_0_bits_uop_pc_lob,
  output        io_exe_reqs_0_bits_uop_taken,
  output [19:0] io_exe_reqs_0_bits_uop_imm_packed,
  output [11:0] io_exe_reqs_0_bits_uop_csr_addr,
  output [5:0]  io_exe_reqs_0_bits_uop_rob_idx,
  output [3:0]  io_exe_reqs_0_bits_uop_ldq_idx,
                io_exe_reqs_0_bits_uop_stq_idx,
  output [1:0]  io_exe_reqs_0_bits_uop_rxq_idx,
  output [6:0]  io_exe_reqs_0_bits_uop_pdst,
                io_exe_reqs_0_bits_uop_prs1,
                io_exe_reqs_0_bits_uop_prs2,
                io_exe_reqs_0_bits_uop_prs3,
  output [4:0]  io_exe_reqs_0_bits_uop_ppred,
  output        io_exe_reqs_0_bits_uop_prs1_busy,
                io_exe_reqs_0_bits_uop_prs2_busy,
                io_exe_reqs_0_bits_uop_prs3_busy,
                io_exe_reqs_0_bits_uop_ppred_busy,
  output [6:0]  io_exe_reqs_0_bits_uop_stale_pdst,
  output        io_exe_reqs_0_bits_uop_exception,
  output [63:0] io_exe_reqs_0_bits_uop_exc_cause,
  output        io_exe_reqs_0_bits_uop_bypassable,
  output [4:0]  io_exe_reqs_0_bits_uop_mem_cmd,
  output [1:0]  io_exe_reqs_0_bits_uop_mem_size,
  output        io_exe_reqs_0_bits_uop_mem_signed,
                io_exe_reqs_0_bits_uop_is_fence,
                io_exe_reqs_0_bits_uop_is_fencei,
                io_exe_reqs_0_bits_uop_is_amo,
                io_exe_reqs_0_bits_uop_uses_ldq,
                io_exe_reqs_0_bits_uop_uses_stq,
                io_exe_reqs_0_bits_uop_is_sys_pc2epc,
                io_exe_reqs_0_bits_uop_is_unique,
                io_exe_reqs_0_bits_uop_flush_on_commit,
                io_exe_reqs_0_bits_uop_ldst_is_rs1,
  output [5:0]  io_exe_reqs_0_bits_uop_ldst,
                io_exe_reqs_0_bits_uop_lrs1,
                io_exe_reqs_0_bits_uop_lrs2,
                io_exe_reqs_0_bits_uop_lrs3,
  output        io_exe_reqs_0_bits_uop_ldst_val,
  output [1:0]  io_exe_reqs_0_bits_uop_dst_rtype,
                io_exe_reqs_0_bits_uop_lrs1_rtype,
                io_exe_reqs_0_bits_uop_lrs2_rtype,
  output        io_exe_reqs_0_bits_uop_frs3_en,
                io_exe_reqs_0_bits_uop_fp_val,
                io_exe_reqs_0_bits_uop_fp_single,
                io_exe_reqs_0_bits_uop_xcpt_pf_if,
                io_exe_reqs_0_bits_uop_xcpt_ae_if,
                io_exe_reqs_0_bits_uop_xcpt_ma_if,
                io_exe_reqs_0_bits_uop_bp_debug_if,
                io_exe_reqs_0_bits_uop_bp_xcpt_if,
  output [1:0]  io_exe_reqs_0_bits_uop_debug_fsrc,
                io_exe_reqs_0_bits_uop_debug_tsrc,
  output [63:0] io_exe_reqs_0_bits_rs1_data,
                io_exe_reqs_0_bits_rs2_data,
  output        io_exe_reqs_1_valid,
  output [6:0]  io_exe_reqs_1_bits_uop_uopc,
  output [31:0] io_exe_reqs_1_bits_uop_inst,
                io_exe_reqs_1_bits_uop_debug_inst,
  output        io_exe_reqs_1_bits_uop_is_rvc,
  output [39:0] io_exe_reqs_1_bits_uop_debug_pc,
  output [2:0]  io_exe_reqs_1_bits_uop_iq_type,
  output [9:0]  io_exe_reqs_1_bits_uop_fu_code,
  output [3:0]  io_exe_reqs_1_bits_uop_ctrl_br_type,
  output [1:0]  io_exe_reqs_1_bits_uop_ctrl_op1_sel,
  output [2:0]  io_exe_reqs_1_bits_uop_ctrl_op2_sel,
                io_exe_reqs_1_bits_uop_ctrl_imm_sel,
  output [3:0]  io_exe_reqs_1_bits_uop_ctrl_op_fcn,
  output        io_exe_reqs_1_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_exe_reqs_1_bits_uop_ctrl_csr_cmd,
  output        io_exe_reqs_1_bits_uop_ctrl_is_load,
                io_exe_reqs_1_bits_uop_ctrl_is_sta,
                io_exe_reqs_1_bits_uop_ctrl_is_std,
  output [1:0]  io_exe_reqs_1_bits_uop_iw_state,
  output        io_exe_reqs_1_bits_uop_is_br,
                io_exe_reqs_1_bits_uop_is_jalr,
                io_exe_reqs_1_bits_uop_is_jal,
                io_exe_reqs_1_bits_uop_is_sfb,
  output [11:0] io_exe_reqs_1_bits_uop_br_mask,
  output [3:0]  io_exe_reqs_1_bits_uop_br_tag,
  output [4:0]  io_exe_reqs_1_bits_uop_ftq_idx,
  output        io_exe_reqs_1_bits_uop_edge_inst,
  output [5:0]  io_exe_reqs_1_bits_uop_pc_lob,
  output        io_exe_reqs_1_bits_uop_taken,
  output [19:0] io_exe_reqs_1_bits_uop_imm_packed,
  output [11:0] io_exe_reqs_1_bits_uop_csr_addr,
  output [5:0]  io_exe_reqs_1_bits_uop_rob_idx,
  output [3:0]  io_exe_reqs_1_bits_uop_ldq_idx,
                io_exe_reqs_1_bits_uop_stq_idx,
  output [1:0]  io_exe_reqs_1_bits_uop_rxq_idx,
  output [6:0]  io_exe_reqs_1_bits_uop_pdst,
                io_exe_reqs_1_bits_uop_prs1,
                io_exe_reqs_1_bits_uop_prs2,
                io_exe_reqs_1_bits_uop_prs3,
  output [4:0]  io_exe_reqs_1_bits_uop_ppred,
  output        io_exe_reqs_1_bits_uop_prs1_busy,
                io_exe_reqs_1_bits_uop_prs2_busy,
                io_exe_reqs_1_bits_uop_prs3_busy,
                io_exe_reqs_1_bits_uop_ppred_busy,
  output [6:0]  io_exe_reqs_1_bits_uop_stale_pdst,
  output        io_exe_reqs_1_bits_uop_exception,
  output [63:0] io_exe_reqs_1_bits_uop_exc_cause,
  output        io_exe_reqs_1_bits_uop_bypassable,
  output [4:0]  io_exe_reqs_1_bits_uop_mem_cmd,
  output [1:0]  io_exe_reqs_1_bits_uop_mem_size,
  output        io_exe_reqs_1_bits_uop_mem_signed,
                io_exe_reqs_1_bits_uop_is_fence,
                io_exe_reqs_1_bits_uop_is_fencei,
                io_exe_reqs_1_bits_uop_is_amo,
                io_exe_reqs_1_bits_uop_uses_ldq,
                io_exe_reqs_1_bits_uop_uses_stq,
                io_exe_reqs_1_bits_uop_is_sys_pc2epc,
                io_exe_reqs_1_bits_uop_is_unique,
                io_exe_reqs_1_bits_uop_flush_on_commit,
                io_exe_reqs_1_bits_uop_ldst_is_rs1,
  output [5:0]  io_exe_reqs_1_bits_uop_ldst,
                io_exe_reqs_1_bits_uop_lrs1,
                io_exe_reqs_1_bits_uop_lrs2,
                io_exe_reqs_1_bits_uop_lrs3,
  output        io_exe_reqs_1_bits_uop_ldst_val,
  output [1:0]  io_exe_reqs_1_bits_uop_dst_rtype,
                io_exe_reqs_1_bits_uop_lrs1_rtype,
                io_exe_reqs_1_bits_uop_lrs2_rtype,
  output        io_exe_reqs_1_bits_uop_frs3_en,
                io_exe_reqs_1_bits_uop_fp_val,
                io_exe_reqs_1_bits_uop_fp_single,
                io_exe_reqs_1_bits_uop_xcpt_pf_if,
                io_exe_reqs_1_bits_uop_xcpt_ae_if,
                io_exe_reqs_1_bits_uop_xcpt_ma_if,
                io_exe_reqs_1_bits_uop_bp_debug_if,
                io_exe_reqs_1_bits_uop_bp_xcpt_if,
  output [1:0]  io_exe_reqs_1_bits_uop_debug_fsrc,
                io_exe_reqs_1_bits_uop_debug_tsrc,
  output [63:0] io_exe_reqs_1_bits_rs1_data,
                io_exe_reqs_1_bits_rs2_data,
  output        io_exe_reqs_2_valid,
  output [6:0]  io_exe_reqs_2_bits_uop_uopc,
  output        io_exe_reqs_2_bits_uop_is_rvc,
  output [9:0]  io_exe_reqs_2_bits_uop_fu_code,
  output [3:0]  io_exe_reqs_2_bits_uop_ctrl_br_type,
  output [1:0]  io_exe_reqs_2_bits_uop_ctrl_op1_sel,
  output [2:0]  io_exe_reqs_2_bits_uop_ctrl_op2_sel,
                io_exe_reqs_2_bits_uop_ctrl_imm_sel,
  output [3:0]  io_exe_reqs_2_bits_uop_ctrl_op_fcn,
  output        io_exe_reqs_2_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_exe_reqs_2_bits_uop_ctrl_csr_cmd,
  output        io_exe_reqs_2_bits_uop_is_br,
                io_exe_reqs_2_bits_uop_is_jalr,
                io_exe_reqs_2_bits_uop_is_jal,
                io_exe_reqs_2_bits_uop_is_sfb,
  output [11:0] io_exe_reqs_2_bits_uop_br_mask,
  output [3:0]  io_exe_reqs_2_bits_uop_br_tag,
  output [4:0]  io_exe_reqs_2_bits_uop_ftq_idx,
  output        io_exe_reqs_2_bits_uop_edge_inst,
  output [5:0]  io_exe_reqs_2_bits_uop_pc_lob,
  output        io_exe_reqs_2_bits_uop_taken,
  output [19:0] io_exe_reqs_2_bits_uop_imm_packed,
  output [5:0]  io_exe_reqs_2_bits_uop_rob_idx,
  output [3:0]  io_exe_reqs_2_bits_uop_ldq_idx,
                io_exe_reqs_2_bits_uop_stq_idx,
  output [6:0]  io_exe_reqs_2_bits_uop_pdst,
                io_exe_reqs_2_bits_uop_prs1,
  output        io_exe_reqs_2_bits_uop_bypassable,
                io_exe_reqs_2_bits_uop_is_amo,
                io_exe_reqs_2_bits_uop_uses_stq,
  output [1:0]  io_exe_reqs_2_bits_uop_dst_rtype,
  output [63:0] io_exe_reqs_2_bits_rs1_data,
                io_exe_reqs_2_bits_rs2_data
);

  wire        _rrd_decode_unit_2_io_rrd_valid;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_2_io_rrd_uop_uopc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33]
  wire [9:0]  _rrd_decode_unit_2_io_rrd_uop_fu_code;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_2_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_2_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_2_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_2_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_2_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_2_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_is_br;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_is_jal;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_2_io_rrd_uop_br_mask;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_2_io_rrd_uop_br_tag;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_2_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_2_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_taken;	// @[register-read.scala:80:33]
  wire [19:0] _rrd_decode_unit_2_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_2_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_2_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_2_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_2_io_rrd_uop_pdst;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_2_io_rrd_uop_prs1;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_2_io_rrd_uop_prs2;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_bypassable;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_is_amo;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_2_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_2_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_2_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_2_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_valid;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_uopc;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_1_io_rrd_uop_inst;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_1_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33]
  wire [39:0] _rrd_decode_unit_1_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_iq_type;	// @[register-read.scala:80:33]
  wire [9:0]  _rrd_decode_unit_1_io_rrd_uop_fu_code;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_iw_state;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_br;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_jal;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_1_io_rrd_uop_br_mask;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_br_tag;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_1_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_taken;	// @[register-read.scala:80:33]
  wire [19:0] _rrd_decode_unit_1_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_1_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_pdst;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_prs1;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_prs2;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_prs3;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_1_io_rrd_uop_ppred;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_exception;	// @[register-read.scala:80:33]
  wire [63:0] _rrd_decode_unit_1_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_bypassable;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_1_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_mem_size;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_fence;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_amo;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_unique;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_ldst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_lrs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_lrs2;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_lrs3;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_fp_val;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_fp_single;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_valid;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_uopc;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_io_rrd_uop_inst;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33]
  wire [39:0] _rrd_decode_unit_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_iq_type;	// @[register-read.scala:80:33]
  wire [9:0]  _rrd_decode_unit_io_rrd_uop_fu_code;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_iw_state;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_br;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_jal;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_io_rrd_uop_br_mask;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_br_tag;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_taken;	// @[register-read.scala:80:33]
  wire [19:0] _rrd_decode_unit_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_pdst;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_prs1;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_prs2;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_prs3;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_io_rrd_uop_ppred;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_exception;	// @[register-read.scala:80:33]
  wire [63:0] _rrd_decode_unit_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_bypassable;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_mem_size;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_fence;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_amo;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_unique;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_ldst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_lrs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_lrs2;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_lrs3;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_fp_val;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_fp_single;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33]
  reg         exe_reg_valids_0;	// @[register-read.scala:69:33]
  reg         exe_reg_valids_1;	// @[register-read.scala:69:33]
  reg         exe_reg_valids_2;	// @[register-read.scala:69:33]
  reg  [6:0]  exe_reg_uops_0_uopc;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_0_inst;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_0_debug_inst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_rvc;	// @[register-read.scala:70:29]
  reg  [39:0] exe_reg_uops_0_debug_pc;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_iq_type;	// @[register-read.scala:70:29]
  reg  [9:0]  exe_reg_uops_0_fu_code;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ctrl_br_type;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_ctrl_op1_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ctrl_op2_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ctrl_imm_sel;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ctrl_op_fcn;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_is_load;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_is_sta;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_is_std;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_iw_state;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_br;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_jalr;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_jal;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_sfb;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_0_br_mask;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_br_tag;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_0_ftq_idx;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_edge_inst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_pc_lob;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_taken;	// @[register-read.scala:70:29]
  reg  [19:0] exe_reg_uops_0_imm_packed;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_0_csr_addr;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_rob_idx;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ldq_idx;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_stq_idx;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_rxq_idx;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_0_pdst;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_0_prs1;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_0_prs2;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_0_prs3;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_0_ppred;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_prs1_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_prs2_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_prs3_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ppred_busy;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_0_stale_pdst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_exception;	// @[register-read.scala:70:29]
  reg  [63:0] exe_reg_uops_0_exc_cause;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_bypassable;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_0_mem_cmd;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_mem_size;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_mem_signed;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_fence;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_fencei;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_amo;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_uses_ldq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_uses_stq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_sys_pc2epc;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_unique;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_flush_on_commit;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ldst_is_rs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_ldst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_lrs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_lrs2;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_lrs3;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ldst_val;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_dst_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_lrs1_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_lrs2_rtype;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_frs3_en;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_fp_val;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_fp_single;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_xcpt_pf_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_xcpt_ae_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_xcpt_ma_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_bp_debug_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_bp_xcpt_if;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_debug_fsrc;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_debug_tsrc;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_uopc;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_1_inst;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_1_debug_inst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_rvc;	// @[register-read.scala:70:29]
  reg  [39:0] exe_reg_uops_1_debug_pc;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_iq_type;	// @[register-read.scala:70:29]
  reg  [9:0]  exe_reg_uops_1_fu_code;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ctrl_br_type;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_ctrl_op1_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ctrl_op2_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ctrl_imm_sel;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ctrl_op_fcn;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_is_load;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_is_sta;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_is_std;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_iw_state;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_br;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_jalr;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_jal;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_sfb;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_1_br_mask;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_br_tag;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_1_ftq_idx;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_edge_inst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_pc_lob;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_taken;	// @[register-read.scala:70:29]
  reg  [19:0] exe_reg_uops_1_imm_packed;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_1_csr_addr;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_rob_idx;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ldq_idx;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_stq_idx;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_rxq_idx;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_pdst;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_prs1;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_prs2;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_prs3;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_1_ppred;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_prs1_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_prs2_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_prs3_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ppred_busy;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_stale_pdst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_exception;	// @[register-read.scala:70:29]
  reg  [63:0] exe_reg_uops_1_exc_cause;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_bypassable;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_1_mem_cmd;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_mem_size;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_mem_signed;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_fence;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_fencei;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_amo;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_uses_ldq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_uses_stq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_sys_pc2epc;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_unique;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_flush_on_commit;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ldst_is_rs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_ldst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_lrs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_lrs2;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_lrs3;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ldst_val;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_dst_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_lrs1_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_lrs2_rtype;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_frs3_en;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_fp_val;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_fp_single;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_xcpt_pf_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_xcpt_ae_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_xcpt_ma_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_bp_debug_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_bp_xcpt_if;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_debug_fsrc;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_debug_tsrc;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_2_uopc;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_is_rvc;	// @[register-read.scala:70:29]
  reg  [9:0]  exe_reg_uops_2_fu_code;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_2_ctrl_br_type;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_2_ctrl_op1_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_2_ctrl_op2_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_2_ctrl_imm_sel;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_2_ctrl_op_fcn;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_2_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_is_br;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_is_jalr;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_is_jal;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_is_sfb;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_2_br_mask;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_2_br_tag;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_2_ftq_idx;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_edge_inst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_2_pc_lob;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_taken;	// @[register-read.scala:70:29]
  reg  [19:0] exe_reg_uops_2_imm_packed;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_2_rob_idx;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_2_ldq_idx;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_2_stq_idx;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_2_pdst;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_2_prs1;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_bypassable;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_is_amo;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_2_uses_stq;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_2_dst_rtype;	// @[register-read.scala:70:29]
  reg  [63:0] exe_reg_rs1_data_0;	// @[register-read.scala:71:29]
  reg  [63:0] exe_reg_rs1_data_1;	// @[register-read.scala:71:29]
  reg  [63:0] exe_reg_rs1_data_2;	// @[register-read.scala:71:29]
  reg  [63:0] exe_reg_rs2_data_0;	// @[register-read.scala:72:29]
  reg  [63:0] exe_reg_rs2_data_1;	// @[register-read.scala:72:29]
  reg  [63:0] exe_reg_rs2_data_2;	// @[register-read.scala:72:29]
  reg         rrd_valids_0_REG;	// @[register-read.scala:84:29]
  reg  [6:0]  rrd_uops_0_REG_uopc;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_0_REG_inst;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_0_REG_debug_inst;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_rvc;	// @[register-read.scala:86:29]
  reg  [39:0] rrd_uops_0_REG_debug_pc;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_iq_type;	// @[register-read.scala:86:29]
  reg  [9:0]  rrd_uops_0_REG_fu_code;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ctrl_br_type;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_ctrl_op1_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ctrl_op2_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ctrl_imm_sel;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ctrl_op_fcn;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_fcn_dw;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ctrl_csr_cmd;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_is_load;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_is_sta;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_is_std;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_iw_state;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_br;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_jalr;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_jal;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_sfb;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_0_REG_br_mask;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_br_tag;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_0_REG_ftq_idx;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_edge_inst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_pc_lob;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_taken;	// @[register-read.scala:86:29]
  reg  [19:0] rrd_uops_0_REG_imm_packed;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_0_REG_csr_addr;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_rob_idx;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ldq_idx;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_stq_idx;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_rxq_idx;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_0_REG_pdst;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_0_REG_prs1;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_0_REG_prs2;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_0_REG_prs3;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_0_REG_ppred;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_prs1_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_prs2_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_prs3_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ppred_busy;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_0_REG_stale_pdst;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_exception;	// @[register-read.scala:86:29]
  reg  [63:0] rrd_uops_0_REG_exc_cause;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_bypassable;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_0_REG_mem_cmd;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_mem_size;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_mem_signed;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_fence;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_fencei;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_amo;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_uses_ldq;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_uses_stq;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_sys_pc2epc;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_unique;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_flush_on_commit;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ldst_is_rs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_ldst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_lrs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_lrs2;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_lrs3;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ldst_val;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_dst_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_lrs1_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_lrs2_rtype;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_frs3_en;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_fp_val;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_fp_single;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_xcpt_pf_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_xcpt_ae_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_xcpt_ma_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_bp_debug_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_bp_xcpt_if;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_debug_fsrc;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_debug_tsrc;	// @[register-read.scala:86:29]
  reg         rrd_valids_1_REG;	// @[register-read.scala:84:29]
  reg  [6:0]  rrd_uops_1_REG_uopc;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_1_REG_inst;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_1_REG_debug_inst;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_rvc;	// @[register-read.scala:86:29]
  reg  [39:0] rrd_uops_1_REG_debug_pc;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_iq_type;	// @[register-read.scala:86:29]
  reg  [9:0]  rrd_uops_1_REG_fu_code;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ctrl_br_type;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_ctrl_op1_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ctrl_op2_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ctrl_imm_sel;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ctrl_op_fcn;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_fcn_dw;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ctrl_csr_cmd;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_is_load;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_is_sta;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_is_std;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_iw_state;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_br;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_jalr;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_jal;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_sfb;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_1_REG_br_mask;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_br_tag;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_1_REG_ftq_idx;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_edge_inst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_pc_lob;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_taken;	// @[register-read.scala:86:29]
  reg  [19:0] rrd_uops_1_REG_imm_packed;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_1_REG_csr_addr;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_rob_idx;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ldq_idx;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_stq_idx;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_rxq_idx;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_1_REG_pdst;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_1_REG_prs1;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_1_REG_prs2;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_1_REG_prs3;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_1_REG_ppred;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_prs1_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_prs2_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_prs3_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ppred_busy;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_1_REG_stale_pdst;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_exception;	// @[register-read.scala:86:29]
  reg  [63:0] rrd_uops_1_REG_exc_cause;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_bypassable;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_1_REG_mem_cmd;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_mem_size;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_mem_signed;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_fence;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_fencei;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_amo;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_uses_ldq;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_uses_stq;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_sys_pc2epc;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_unique;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_flush_on_commit;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ldst_is_rs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_ldst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_lrs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_lrs2;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_lrs3;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ldst_val;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_dst_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_lrs1_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_lrs2_rtype;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_frs3_en;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_fp_val;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_fp_single;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_xcpt_pf_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_xcpt_ae_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_xcpt_ma_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_bp_debug_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_bp_xcpt_if;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_debug_fsrc;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_debug_tsrc;	// @[register-read.scala:86:29]
  reg         rrd_valids_2_REG;	// @[register-read.scala:84:29]
  reg  [6:0]  rrd_uops_2_REG_uopc;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_is_rvc;	// @[register-read.scala:86:29]
  reg  [9:0]  rrd_uops_2_REG_fu_code;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_2_REG_ctrl_br_type;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_2_REG_ctrl_op1_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_2_REG_ctrl_op2_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_2_REG_ctrl_imm_sel;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_2_REG_ctrl_op_fcn;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_ctrl_fcn_dw;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_2_REG_ctrl_csr_cmd;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_is_br;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_is_jalr;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_is_jal;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_is_sfb;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_2_REG_br_mask;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_2_REG_br_tag;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_2_REG_ftq_idx;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_edge_inst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_2_REG_pc_lob;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_taken;	// @[register-read.scala:86:29]
  reg  [19:0] rrd_uops_2_REG_imm_packed;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_2_REG_rob_idx;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_2_REG_ldq_idx;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_2_REG_stq_idx;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_2_REG_pdst;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_2_REG_prs1;	// @[register-read.scala:86:29]
  reg  [6:0]  rrd_uops_2_REG_prs2;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_bypassable;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_is_amo;	// @[register-read.scala:86:29]
  reg         rrd_uops_2_REG_uses_stq;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_2_REG_dst_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_2_REG_lrs1_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_2_REG_lrs2_rtype;	// @[register-read.scala:86:29]
  reg         rrd_rs1_data_0_REG;	// @[register-read.scala:124:57]
  reg         rrd_rs2_data_0_REG;	// @[register-read.scala:125:57]
  reg         rrd_rs1_data_1_REG;	// @[register-read.scala:124:57]
  reg         rrd_rs2_data_1_REG;	// @[register-read.scala:125:57]
  reg         rrd_rs1_data_2_REG;	// @[register-read.scala:124:57]
  reg         rrd_rs2_data_2_REG;	// @[register-read.scala:125:57]
  wire        rrd_kill = io_kill | (|(io_brupdate_b1_mispredict_mask & rrd_uops_0_REG_br_mask));	// @[register-read.scala:86:29, :130:28, util.scala:118:{51,59}]
  wire        rrd_kill_1 = io_kill | (|(io_brupdate_b1_mispredict_mask & rrd_uops_1_REG_br_mask));	// @[register-read.scala:86:29, :130:28, util.scala:118:{51,59}]
  wire        rrd_kill_2 = io_kill | (|(io_brupdate_b1_mispredict_mask & rrd_uops_2_REG_br_mask));	// @[register-read.scala:86:29, :130:28, util.scala:118:{51,59}]
  wire        _T_202 = io_bypass_0_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_204 = io_bypass_0_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_66 = rrd_uops_0_REG_lrs1_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :174:63]
  wire        _T_76 = rrd_uops_0_REG_lrs2_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :176:63]
  wire        _T_222 = io_bypass_1_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_224 = io_bypass_1_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_242 = io_bypass_2_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_244 = io_bypass_2_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_262 = io_bypass_3_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_264 = io_bypass_3_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_161 = rrd_uops_1_REG_lrs1_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :174:63]
  wire        _T_171 = rrd_uops_1_REG_lrs2_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :176:63]
  wire        _T_256 = rrd_uops_2_REG_lrs1_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :174:63]
  wire        _T_266 = rrd_uops_2_REG_lrs2_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :176:63]
  always @(posedge clock) begin
    if (reset) begin
      exe_reg_valids_0 <= 1'h0;	// @[register-read.scala:69:33]
      exe_reg_valids_1 <= 1'h0;	// @[register-read.scala:69:33]
      exe_reg_valids_2 <= 1'h0;	// @[register-read.scala:69:33]
    end
    else begin
      exe_reg_valids_0 <= ~rrd_kill & rrd_valids_0_REG;	// @[register-read.scala:69:33, :84:29, :130:28, :132:29]
      exe_reg_valids_1 <= ~rrd_kill_1 & rrd_valids_1_REG;	// @[register-read.scala:69:33, :84:29, :130:28, :132:29]
      exe_reg_valids_2 <= ~rrd_kill_2 & rrd_valids_2_REG;	// @[register-read.scala:69:33, :84:29, :130:28, :132:29]
    end
    if (rrd_kill) begin	// @[register-read.scala:130:28]
      exe_reg_uops_0_uopc <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_pc <= 40'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_iq_type <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_fu_code <= 10'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_br_type <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_op1_sel <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_op2_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_imm_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_op_fcn <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_csr_cmd <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_iw_state <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_br_tag <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ftq_idx <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_pc_lob <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_imm_packed <= 20'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_csr_addr <= 12'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_rob_idx <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ldq_idx <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_stq_idx <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_rxq_idx <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_pdst <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_prs1 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_prs2 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_prs3 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ppred <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_stale_pdst <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_exc_cause <= 64'h0;	// @[register-read.scala:70:29]
      exe_reg_uops_0_mem_cmd <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_mem_size <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ldst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs1 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs2 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs3 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_dst_rtype <= 2'h2;	// @[consts.scala:277:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs1_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs2_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_fsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_tsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
    end
    else begin	// @[register-read.scala:130:28]
      exe_reg_uops_0_uopc <= rrd_uops_0_REG_uopc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_inst <= rrd_uops_0_REG_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_inst <= rrd_uops_0_REG_debug_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_pc <= rrd_uops_0_REG_debug_pc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_iq_type <= rrd_uops_0_REG_iq_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_fu_code <= rrd_uops_0_REG_fu_code;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_br_type <= rrd_uops_0_REG_ctrl_br_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_op1_sel <= rrd_uops_0_REG_ctrl_op1_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_op2_sel <= rrd_uops_0_REG_ctrl_op2_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_imm_sel <= rrd_uops_0_REG_ctrl_imm_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_op_fcn <= rrd_uops_0_REG_ctrl_op_fcn;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_csr_cmd <= rrd_uops_0_REG_ctrl_csr_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_iw_state <= rrd_uops_0_REG_iw_state;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_br_tag <= rrd_uops_0_REG_br_tag;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ftq_idx <= rrd_uops_0_REG_ftq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_pc_lob <= rrd_uops_0_REG_pc_lob;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_imm_packed <= rrd_uops_0_REG_imm_packed;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_csr_addr <= rrd_uops_0_REG_csr_addr;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_rob_idx <= rrd_uops_0_REG_rob_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ldq_idx <= rrd_uops_0_REG_ldq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_stq_idx <= rrd_uops_0_REG_stq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_rxq_idx <= rrd_uops_0_REG_rxq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_pdst <= rrd_uops_0_REG_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_prs1 <= rrd_uops_0_REG_prs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_prs2 <= rrd_uops_0_REG_prs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_prs3 <= rrd_uops_0_REG_prs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ppred <= rrd_uops_0_REG_ppred;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_stale_pdst <= rrd_uops_0_REG_stale_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_exc_cause <= rrd_uops_0_REG_exc_cause;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_mem_cmd <= rrd_uops_0_REG_mem_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_mem_size <= rrd_uops_0_REG_mem_size;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ldst <= rrd_uops_0_REG_ldst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs1 <= rrd_uops_0_REG_lrs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs2 <= rrd_uops_0_REG_lrs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs3 <= rrd_uops_0_REG_lrs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_dst_rtype <= rrd_uops_0_REG_dst_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs1_rtype <= rrd_uops_0_REG_lrs1_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs2_rtype <= rrd_uops_0_REG_lrs2_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_fsrc <= rrd_uops_0_REG_debug_fsrc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_tsrc <= rrd_uops_0_REG_debug_tsrc;	// @[register-read.scala:70:29, :86:29]
    end
    exe_reg_uops_0_is_rvc <= ~rrd_kill & rrd_uops_0_REG_is_rvc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_fcn_dw <= ~rrd_kill & rrd_uops_0_REG_ctrl_fcn_dw;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_is_load <= ~rrd_kill & rrd_uops_0_REG_ctrl_is_load;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_is_sta <= ~rrd_kill & rrd_uops_0_REG_ctrl_is_sta;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_is_std <= ~rrd_kill & rrd_uops_0_REG_ctrl_is_std;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_br <= ~rrd_kill & rrd_uops_0_REG_is_br;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_jalr <= ~rrd_kill & rrd_uops_0_REG_is_jalr;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_jal <= ~rrd_kill & rrd_uops_0_REG_is_jal;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_sfb <= ~rrd_kill & rrd_uops_0_REG_is_sfb;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_br_mask <= rrd_uops_0_REG_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:70:29, :86:29, util.scala:74:37, :85:25]
    exe_reg_uops_0_edge_inst <= ~rrd_kill & rrd_uops_0_REG_edge_inst;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_taken <= ~rrd_kill & rrd_uops_0_REG_taken;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_prs1_busy <= ~rrd_kill & rrd_uops_0_REG_prs1_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_prs2_busy <= ~rrd_kill & rrd_uops_0_REG_prs2_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_prs3_busy <= ~rrd_kill & rrd_uops_0_REG_prs3_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ppred_busy <= ~rrd_kill & rrd_uops_0_REG_ppred_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_exception <= ~rrd_kill & rrd_uops_0_REG_exception;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_bypassable <= ~rrd_kill & rrd_uops_0_REG_bypassable;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_mem_signed <= ~rrd_kill & rrd_uops_0_REG_mem_signed;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_fence <= ~rrd_kill & rrd_uops_0_REG_is_fence;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_fencei <= ~rrd_kill & rrd_uops_0_REG_is_fencei;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_amo <= ~rrd_kill & rrd_uops_0_REG_is_amo;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_uses_ldq <= ~rrd_kill & rrd_uops_0_REG_uses_ldq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_uses_stq <= ~rrd_kill & rrd_uops_0_REG_uses_stq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_sys_pc2epc <= ~rrd_kill & rrd_uops_0_REG_is_sys_pc2epc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_unique <= ~rrd_kill & rrd_uops_0_REG_is_unique;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_flush_on_commit <= ~rrd_kill & rrd_uops_0_REG_flush_on_commit;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ldst_is_rs1 <= ~rrd_kill & rrd_uops_0_REG_ldst_is_rs1;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ldst_val <= ~rrd_kill & rrd_uops_0_REG_ldst_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_frs3_en <= ~rrd_kill & rrd_uops_0_REG_frs3_en;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_fp_val <= ~rrd_kill & rrd_uops_0_REG_fp_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_fp_single <= ~rrd_kill & rrd_uops_0_REG_fp_single;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_xcpt_pf_if <= ~rrd_kill & rrd_uops_0_REG_xcpt_pf_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_xcpt_ae_if <= ~rrd_kill & rrd_uops_0_REG_xcpt_ae_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_xcpt_ma_if <= ~rrd_kill & rrd_uops_0_REG_xcpt_ma_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_bp_debug_if <= ~rrd_kill & rrd_uops_0_REG_bp_debug_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_bp_xcpt_if <= ~rrd_kill & rrd_uops_0_REG_bp_xcpt_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    if (rrd_kill_1) begin	// @[register-read.scala:130:28]
      exe_reg_uops_1_uopc <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_pc <= 40'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_iq_type <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_fu_code <= 10'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_br_type <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_op1_sel <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_op2_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_imm_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_op_fcn <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_csr_cmd <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_iw_state <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_br_tag <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ftq_idx <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_pc_lob <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_imm_packed <= 20'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_csr_addr <= 12'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_rob_idx <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ldq_idx <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_stq_idx <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_rxq_idx <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_pdst <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_prs1 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_prs2 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_prs3 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ppred <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_stale_pdst <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_exc_cause <= 64'h0;	// @[register-read.scala:70:29]
      exe_reg_uops_1_mem_cmd <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_mem_size <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ldst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs1 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs2 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs3 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_dst_rtype <= 2'h2;	// @[consts.scala:277:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs1_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs2_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_fsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_tsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
    end
    else begin	// @[register-read.scala:130:28]
      exe_reg_uops_1_uopc <= rrd_uops_1_REG_uopc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_inst <= rrd_uops_1_REG_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_inst <= rrd_uops_1_REG_debug_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_pc <= rrd_uops_1_REG_debug_pc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_iq_type <= rrd_uops_1_REG_iq_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_fu_code <= rrd_uops_1_REG_fu_code;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_br_type <= rrd_uops_1_REG_ctrl_br_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_op1_sel <= rrd_uops_1_REG_ctrl_op1_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_op2_sel <= rrd_uops_1_REG_ctrl_op2_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_imm_sel <= rrd_uops_1_REG_ctrl_imm_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_op_fcn <= rrd_uops_1_REG_ctrl_op_fcn;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_csr_cmd <= rrd_uops_1_REG_ctrl_csr_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_iw_state <= rrd_uops_1_REG_iw_state;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_br_tag <= rrd_uops_1_REG_br_tag;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ftq_idx <= rrd_uops_1_REG_ftq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_pc_lob <= rrd_uops_1_REG_pc_lob;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_imm_packed <= rrd_uops_1_REG_imm_packed;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_csr_addr <= rrd_uops_1_REG_csr_addr;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_rob_idx <= rrd_uops_1_REG_rob_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ldq_idx <= rrd_uops_1_REG_ldq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_stq_idx <= rrd_uops_1_REG_stq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_rxq_idx <= rrd_uops_1_REG_rxq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_pdst <= rrd_uops_1_REG_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_prs1 <= rrd_uops_1_REG_prs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_prs2 <= rrd_uops_1_REG_prs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_prs3 <= rrd_uops_1_REG_prs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ppred <= rrd_uops_1_REG_ppred;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_stale_pdst <= rrd_uops_1_REG_stale_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_exc_cause <= rrd_uops_1_REG_exc_cause;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_mem_cmd <= rrd_uops_1_REG_mem_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_mem_size <= rrd_uops_1_REG_mem_size;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ldst <= rrd_uops_1_REG_ldst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs1 <= rrd_uops_1_REG_lrs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs2 <= rrd_uops_1_REG_lrs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs3 <= rrd_uops_1_REG_lrs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_dst_rtype <= rrd_uops_1_REG_dst_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs1_rtype <= rrd_uops_1_REG_lrs1_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs2_rtype <= rrd_uops_1_REG_lrs2_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_fsrc <= rrd_uops_1_REG_debug_fsrc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_tsrc <= rrd_uops_1_REG_debug_tsrc;	// @[register-read.scala:70:29, :86:29]
    end
    exe_reg_uops_1_is_rvc <= ~rrd_kill_1 & rrd_uops_1_REG_is_rvc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_fcn_dw <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_fcn_dw;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_is_load <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_is_load;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_is_sta <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_is_sta;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_is_std <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_is_std;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_br <= ~rrd_kill_1 & rrd_uops_1_REG_is_br;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_jalr <= ~rrd_kill_1 & rrd_uops_1_REG_is_jalr;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_jal <= ~rrd_kill_1 & rrd_uops_1_REG_is_jal;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_sfb <= ~rrd_kill_1 & rrd_uops_1_REG_is_sfb;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_br_mask <= rrd_uops_1_REG_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:70:29, :86:29, util.scala:74:37, :85:25]
    exe_reg_uops_1_edge_inst <= ~rrd_kill_1 & rrd_uops_1_REG_edge_inst;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_taken <= ~rrd_kill_1 & rrd_uops_1_REG_taken;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_prs1_busy <= ~rrd_kill_1 & rrd_uops_1_REG_prs1_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_prs2_busy <= ~rrd_kill_1 & rrd_uops_1_REG_prs2_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_prs3_busy <= ~rrd_kill_1 & rrd_uops_1_REG_prs3_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ppred_busy <= ~rrd_kill_1 & rrd_uops_1_REG_ppred_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_exception <= ~rrd_kill_1 & rrd_uops_1_REG_exception;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_bypassable <= ~rrd_kill_1 & rrd_uops_1_REG_bypassable;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_mem_signed <= ~rrd_kill_1 & rrd_uops_1_REG_mem_signed;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_fence <= ~rrd_kill_1 & rrd_uops_1_REG_is_fence;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_fencei <= ~rrd_kill_1 & rrd_uops_1_REG_is_fencei;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_amo <= ~rrd_kill_1 & rrd_uops_1_REG_is_amo;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_uses_ldq <= ~rrd_kill_1 & rrd_uops_1_REG_uses_ldq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_uses_stq <= ~rrd_kill_1 & rrd_uops_1_REG_uses_stq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_sys_pc2epc <= ~rrd_kill_1 & rrd_uops_1_REG_is_sys_pc2epc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_unique <= ~rrd_kill_1 & rrd_uops_1_REG_is_unique;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_flush_on_commit <= ~rrd_kill_1 & rrd_uops_1_REG_flush_on_commit;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ldst_is_rs1 <= ~rrd_kill_1 & rrd_uops_1_REG_ldst_is_rs1;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ldst_val <= ~rrd_kill_1 & rrd_uops_1_REG_ldst_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_frs3_en <= ~rrd_kill_1 & rrd_uops_1_REG_frs3_en;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_fp_val <= ~rrd_kill_1 & rrd_uops_1_REG_fp_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_fp_single <= ~rrd_kill_1 & rrd_uops_1_REG_fp_single;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_xcpt_pf_if <= ~rrd_kill_1 & rrd_uops_1_REG_xcpt_pf_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_xcpt_ae_if <= ~rrd_kill_1 & rrd_uops_1_REG_xcpt_ae_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_xcpt_ma_if <= ~rrd_kill_1 & rrd_uops_1_REG_xcpt_ma_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_bp_debug_if <= ~rrd_kill_1 & rrd_uops_1_REG_bp_debug_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_bp_xcpt_if <= ~rrd_kill_1 & rrd_uops_1_REG_bp_xcpt_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    if (rrd_kill_2) begin	// @[register-read.scala:130:28]
      exe_reg_uops_2_uopc <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_fu_code <= 10'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ctrl_br_type <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ctrl_op1_sel <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ctrl_op2_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ctrl_imm_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ctrl_op_fcn <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ctrl_csr_cmd <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_br_tag <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ftq_idx <= 5'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_2_pc_lob <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_imm_packed <= 20'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_rob_idx <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_ldq_idx <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_stq_idx <= 4'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_pdst <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_prs1 <= 7'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_2_dst_rtype <= 2'h2;	// @[consts.scala:277:20, register-read.scala:70:29]
    end
    else begin	// @[register-read.scala:130:28]
      exe_reg_uops_2_uopc <= rrd_uops_2_REG_uopc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_fu_code <= rrd_uops_2_REG_fu_code;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ctrl_br_type <= rrd_uops_2_REG_ctrl_br_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ctrl_op1_sel <= rrd_uops_2_REG_ctrl_op1_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ctrl_op2_sel <= rrd_uops_2_REG_ctrl_op2_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ctrl_imm_sel <= rrd_uops_2_REG_ctrl_imm_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ctrl_op_fcn <= rrd_uops_2_REG_ctrl_op_fcn;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ctrl_csr_cmd <= rrd_uops_2_REG_ctrl_csr_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_br_tag <= rrd_uops_2_REG_br_tag;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ftq_idx <= rrd_uops_2_REG_ftq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_pc_lob <= rrd_uops_2_REG_pc_lob;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_imm_packed <= rrd_uops_2_REG_imm_packed;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_rob_idx <= rrd_uops_2_REG_rob_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_ldq_idx <= rrd_uops_2_REG_ldq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_stq_idx <= rrd_uops_2_REG_stq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_pdst <= rrd_uops_2_REG_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_prs1 <= rrd_uops_2_REG_prs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_2_dst_rtype <= rrd_uops_2_REG_dst_rtype;	// @[register-read.scala:70:29, :86:29]
    end
    exe_reg_uops_2_is_rvc <= ~rrd_kill_2 & rrd_uops_2_REG_is_rvc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_ctrl_fcn_dw <= ~rrd_kill_2 & rrd_uops_2_REG_ctrl_fcn_dw;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_is_br <= ~rrd_kill_2 & rrd_uops_2_REG_is_br;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_is_jalr <= ~rrd_kill_2 & rrd_uops_2_REG_is_jalr;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_is_jal <= ~rrd_kill_2 & rrd_uops_2_REG_is_jal;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_is_sfb <= ~rrd_kill_2 & rrd_uops_2_REG_is_sfb;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_br_mask <= rrd_uops_2_REG_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:70:29, :86:29, util.scala:74:37, :85:25]
    exe_reg_uops_2_edge_inst <= ~rrd_kill_2 & rrd_uops_2_REG_edge_inst;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_taken <= ~rrd_kill_2 & rrd_uops_2_REG_taken;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_bypassable <= ~rrd_kill_2 & rrd_uops_2_REG_bypassable;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_is_amo <= ~rrd_kill_2 & rrd_uops_2_REG_is_amo;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_2_uses_stq <= ~rrd_kill_2 & rrd_uops_2_REG_uses_stq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    if (io_bypass_0_valid & rrd_uops_0_REG_prs1 == io_bypass_0_bits_uop_pdst & _T_202 & _T_204 & _T_66 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_0_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_1_valid & rrd_uops_0_REG_prs1 == io_bypass_1_bits_uop_pdst & _T_222 & _T_224 & _T_66 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_1_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_2_valid & rrd_uops_0_REG_prs1 == io_bypass_2_bits_uop_pdst & _T_242 & _T_244 & _T_66 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_2_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_3_valid & rrd_uops_0_REG_prs1 == io_bypass_3_bits_uop_pdst & _T_262 & _T_264 & _T_66 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_3_bits_data;	// @[register-read.scala:71:29]
    else if (rrd_rs1_data_0_REG)	// @[register-read.scala:124:57]
      exe_reg_rs1_data_0 <= 64'h0;	// @[register-read.scala:71:29]
    else	// @[register-read.scala:124:57]
      exe_reg_rs1_data_0 <= io_rf_read_ports_0_data;	// @[register-read.scala:71:29]
    if (io_bypass_0_valid & rrd_uops_1_REG_prs1 == io_bypass_0_bits_uop_pdst & _T_202 & _T_204 & _T_161 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_0_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_1_valid & rrd_uops_1_REG_prs1 == io_bypass_1_bits_uop_pdst & _T_222 & _T_224 & _T_161 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_1_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_2_valid & rrd_uops_1_REG_prs1 == io_bypass_2_bits_uop_pdst & _T_242 & _T_244 & _T_161 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_2_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_3_valid & rrd_uops_1_REG_prs1 == io_bypass_3_bits_uop_pdst & _T_262 & _T_264 & _T_161 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_3_bits_data;	// @[register-read.scala:71:29]
    else if (rrd_rs1_data_1_REG)	// @[register-read.scala:124:57]
      exe_reg_rs1_data_1 <= 64'h0;	// @[register-read.scala:71:29]
    else	// @[register-read.scala:124:57]
      exe_reg_rs1_data_1 <= io_rf_read_ports_2_data;	// @[register-read.scala:71:29]
    if (io_bypass_0_valid & rrd_uops_2_REG_prs1 == io_bypass_0_bits_uop_pdst & _T_202 & _T_204 & _T_256 & (|rrd_uops_2_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_2 <= io_bypass_0_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_1_valid & rrd_uops_2_REG_prs1 == io_bypass_1_bits_uop_pdst & _T_222 & _T_224 & _T_256 & (|rrd_uops_2_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_2 <= io_bypass_1_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_2_valid & rrd_uops_2_REG_prs1 == io_bypass_2_bits_uop_pdst & _T_242 & _T_244 & _T_256 & (|rrd_uops_2_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_2 <= io_bypass_2_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_3_valid & rrd_uops_2_REG_prs1 == io_bypass_3_bits_uop_pdst & _T_262 & _T_264 & _T_256 & (|rrd_uops_2_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_2 <= io_bypass_3_bits_data;	// @[register-read.scala:71:29]
    else if (rrd_rs1_data_2_REG)	// @[register-read.scala:124:57]
      exe_reg_rs1_data_2 <= 64'h0;	// @[register-read.scala:71:29]
    else	// @[register-read.scala:124:57]
      exe_reg_rs1_data_2 <= io_rf_read_ports_4_data;	// @[register-read.scala:71:29]
    if (io_bypass_0_valid & rrd_uops_0_REG_prs2 == io_bypass_0_bits_uop_pdst & _T_202 & _T_204 & _T_76 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_0_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_1_valid & rrd_uops_0_REG_prs2 == io_bypass_1_bits_uop_pdst & _T_222 & _T_224 & _T_76 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_1_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_2_valid & rrd_uops_0_REG_prs2 == io_bypass_2_bits_uop_pdst & _T_242 & _T_244 & _T_76 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_2_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_3_valid & rrd_uops_0_REG_prs2 == io_bypass_3_bits_uop_pdst & _T_262 & _T_264 & _T_76 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_3_bits_data;	// @[register-read.scala:72:29]
    else if (rrd_rs2_data_0_REG)	// @[register-read.scala:125:57]
      exe_reg_rs2_data_0 <= 64'h0;	// @[register-read.scala:72:29]
    else	// @[register-read.scala:125:57]
      exe_reg_rs2_data_0 <= io_rf_read_ports_1_data;	// @[register-read.scala:72:29]
    if (io_bypass_0_valid & rrd_uops_1_REG_prs2 == io_bypass_0_bits_uop_pdst & _T_202 & _T_204 & _T_171 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_0_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_1_valid & rrd_uops_1_REG_prs2 == io_bypass_1_bits_uop_pdst & _T_222 & _T_224 & _T_171 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_1_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_2_valid & rrd_uops_1_REG_prs2 == io_bypass_2_bits_uop_pdst & _T_242 & _T_244 & _T_171 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_2_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_3_valid & rrd_uops_1_REG_prs2 == io_bypass_3_bits_uop_pdst & _T_262 & _T_264 & _T_171 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_3_bits_data;	// @[register-read.scala:72:29]
    else if (rrd_rs2_data_1_REG)	// @[register-read.scala:125:57]
      exe_reg_rs2_data_1 <= 64'h0;	// @[register-read.scala:72:29]
    else	// @[register-read.scala:125:57]
      exe_reg_rs2_data_1 <= io_rf_read_ports_3_data;	// @[register-read.scala:72:29]
    if (io_bypass_0_valid & rrd_uops_2_REG_prs2 == io_bypass_0_bits_uop_pdst & _T_202 & _T_204 & _T_266 & (|rrd_uops_2_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_2 <= io_bypass_0_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_1_valid & rrd_uops_2_REG_prs2 == io_bypass_1_bits_uop_pdst & _T_222 & _T_224 & _T_266 & (|rrd_uops_2_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_2 <= io_bypass_1_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_2_valid & rrd_uops_2_REG_prs2 == io_bypass_2_bits_uop_pdst & _T_242 & _T_244 & _T_266 & (|rrd_uops_2_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_2 <= io_bypass_2_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_3_valid & rrd_uops_2_REG_prs2 == io_bypass_3_bits_uop_pdst & _T_262 & _T_264 & _T_266 & (|rrd_uops_2_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_2 <= io_bypass_3_bits_data;	// @[register-read.scala:72:29]
    else if (rrd_rs2_data_2_REG)	// @[register-read.scala:125:57]
      exe_reg_rs2_data_2 <= 64'h0;	// @[register-read.scala:72:29]
    else	// @[register-read.scala:125:57]
      exe_reg_rs2_data_2 <= io_rf_read_ports_5_data;	// @[register-read.scala:72:29]
    rrd_valids_0_REG <= _rrd_decode_unit_io_rrd_valid & (io_brupdate_b1_mispredict_mask & _rrd_decode_unit_io_rrd_uop_br_mask) == 12'h0;	// @[consts.scala:270:20, register-read.scala:80:33, :84:{29,59}, util.scala:118:{51,59}]
    rrd_uops_0_REG_uopc <= _rrd_decode_unit_io_rrd_uop_uopc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_inst <= _rrd_decode_unit_io_rrd_uop_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_inst <= _rrd_decode_unit_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_rvc <= _rrd_decode_unit_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_pc <= _rrd_decode_unit_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_iq_type <= _rrd_decode_unit_io_rrd_uop_iq_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_fu_code <= _rrd_decode_unit_io_rrd_uop_fu_code;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_br_type <= _rrd_decode_unit_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_op1_sel <= _rrd_decode_unit_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_op2_sel <= _rrd_decode_unit_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_imm_sel <= _rrd_decode_unit_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_op_fcn <= _rrd_decode_unit_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_fcn_dw <= _rrd_decode_unit_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_csr_cmd <= _rrd_decode_unit_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_is_load <= _rrd_decode_unit_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_is_sta <= _rrd_decode_unit_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_is_std <= _rrd_decode_unit_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_iw_state <= _rrd_decode_unit_io_rrd_uop_iw_state;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_br <= _rrd_decode_unit_io_rrd_uop_is_br;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_jalr <= _rrd_decode_unit_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_jal <= _rrd_decode_unit_io_rrd_uop_is_jal;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_sfb <= _rrd_decode_unit_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_br_mask <= _rrd_decode_unit_io_rrd_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:80:33, :86:29, util.scala:74:{35,37}]
    rrd_uops_0_REG_br_tag <= _rrd_decode_unit_io_rrd_uop_br_tag;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ftq_idx <= _rrd_decode_unit_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_edge_inst <= _rrd_decode_unit_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_pc_lob <= _rrd_decode_unit_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_taken <= _rrd_decode_unit_io_rrd_uop_taken;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_imm_packed <= _rrd_decode_unit_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_csr_addr <= _rrd_decode_unit_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_rob_idx <= _rrd_decode_unit_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldq_idx <= _rrd_decode_unit_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_stq_idx <= _rrd_decode_unit_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_rxq_idx <= _rrd_decode_unit_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_pdst <= _rrd_decode_unit_io_rrd_uop_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs1 <= _rrd_decode_unit_io_rrd_uop_prs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs2 <= _rrd_decode_unit_io_rrd_uop_prs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs3 <= _rrd_decode_unit_io_rrd_uop_prs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ppred <= _rrd_decode_unit_io_rrd_uop_ppred;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs1_busy <= _rrd_decode_unit_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs2_busy <= _rrd_decode_unit_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs3_busy <= _rrd_decode_unit_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ppred_busy <= _rrd_decode_unit_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_stale_pdst <= _rrd_decode_unit_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_exception <= _rrd_decode_unit_io_rrd_uop_exception;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_exc_cause <= _rrd_decode_unit_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_bypassable <= _rrd_decode_unit_io_rrd_uop_bypassable;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_mem_cmd <= _rrd_decode_unit_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_mem_size <= _rrd_decode_unit_io_rrd_uop_mem_size;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_mem_signed <= _rrd_decode_unit_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_fence <= _rrd_decode_unit_io_rrd_uop_is_fence;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_fencei <= _rrd_decode_unit_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_amo <= _rrd_decode_unit_io_rrd_uop_is_amo;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_uses_ldq <= _rrd_decode_unit_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_uses_stq <= _rrd_decode_unit_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_sys_pc2epc <= _rrd_decode_unit_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_unique <= _rrd_decode_unit_io_rrd_uop_is_unique;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_flush_on_commit <= _rrd_decode_unit_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldst_is_rs1 <= _rrd_decode_unit_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldst <= _rrd_decode_unit_io_rrd_uop_ldst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs1 <= _rrd_decode_unit_io_rrd_uop_lrs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs2 <= _rrd_decode_unit_io_rrd_uop_lrs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs3 <= _rrd_decode_unit_io_rrd_uop_lrs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldst_val <= _rrd_decode_unit_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_dst_rtype <= _rrd_decode_unit_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs1_rtype <= _rrd_decode_unit_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs2_rtype <= _rrd_decode_unit_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_frs3_en <= _rrd_decode_unit_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_fp_val <= _rrd_decode_unit_io_rrd_uop_fp_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_fp_single <= _rrd_decode_unit_io_rrd_uop_fp_single;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_xcpt_pf_if <= _rrd_decode_unit_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_xcpt_ae_if <= _rrd_decode_unit_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_xcpt_ma_if <= _rrd_decode_unit_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_bp_debug_if <= _rrd_decode_unit_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_bp_xcpt_if <= _rrd_decode_unit_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_fsrc <= _rrd_decode_unit_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_tsrc <= _rrd_decode_unit_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_valids_1_REG <= _rrd_decode_unit_1_io_rrd_valid & (io_brupdate_b1_mispredict_mask & _rrd_decode_unit_1_io_rrd_uop_br_mask) == 12'h0;	// @[consts.scala:270:20, register-read.scala:80:33, :84:{29,59}, util.scala:118:{51,59}]
    rrd_uops_1_REG_uopc <= _rrd_decode_unit_1_io_rrd_uop_uopc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_inst <= _rrd_decode_unit_1_io_rrd_uop_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_inst <= _rrd_decode_unit_1_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_rvc <= _rrd_decode_unit_1_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_pc <= _rrd_decode_unit_1_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_iq_type <= _rrd_decode_unit_1_io_rrd_uop_iq_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_fu_code <= _rrd_decode_unit_1_io_rrd_uop_fu_code;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_br_type <= _rrd_decode_unit_1_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_op1_sel <= _rrd_decode_unit_1_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_op2_sel <= _rrd_decode_unit_1_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_imm_sel <= _rrd_decode_unit_1_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_op_fcn <= _rrd_decode_unit_1_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_fcn_dw <= _rrd_decode_unit_1_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_csr_cmd <= _rrd_decode_unit_1_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_is_load <= _rrd_decode_unit_1_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_is_sta <= _rrd_decode_unit_1_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_is_std <= _rrd_decode_unit_1_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_iw_state <= _rrd_decode_unit_1_io_rrd_uop_iw_state;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_br <= _rrd_decode_unit_1_io_rrd_uop_is_br;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_jalr <= _rrd_decode_unit_1_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_jal <= _rrd_decode_unit_1_io_rrd_uop_is_jal;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_sfb <= _rrd_decode_unit_1_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_br_mask <= _rrd_decode_unit_1_io_rrd_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:80:33, :86:29, util.scala:74:{35,37}]
    rrd_uops_1_REG_br_tag <= _rrd_decode_unit_1_io_rrd_uop_br_tag;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ftq_idx <= _rrd_decode_unit_1_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_edge_inst <= _rrd_decode_unit_1_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_pc_lob <= _rrd_decode_unit_1_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_taken <= _rrd_decode_unit_1_io_rrd_uop_taken;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_imm_packed <= _rrd_decode_unit_1_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_csr_addr <= _rrd_decode_unit_1_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_rob_idx <= _rrd_decode_unit_1_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldq_idx <= _rrd_decode_unit_1_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_stq_idx <= _rrd_decode_unit_1_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_rxq_idx <= _rrd_decode_unit_1_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_pdst <= _rrd_decode_unit_1_io_rrd_uop_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs1 <= _rrd_decode_unit_1_io_rrd_uop_prs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs2 <= _rrd_decode_unit_1_io_rrd_uop_prs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs3 <= _rrd_decode_unit_1_io_rrd_uop_prs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ppred <= _rrd_decode_unit_1_io_rrd_uop_ppred;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs1_busy <= _rrd_decode_unit_1_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs2_busy <= _rrd_decode_unit_1_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs3_busy <= _rrd_decode_unit_1_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ppred_busy <= _rrd_decode_unit_1_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_stale_pdst <= _rrd_decode_unit_1_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_exception <= _rrd_decode_unit_1_io_rrd_uop_exception;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_exc_cause <= _rrd_decode_unit_1_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_bypassable <= _rrd_decode_unit_1_io_rrd_uop_bypassable;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_mem_cmd <= _rrd_decode_unit_1_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_mem_size <= _rrd_decode_unit_1_io_rrd_uop_mem_size;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_mem_signed <= _rrd_decode_unit_1_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_fence <= _rrd_decode_unit_1_io_rrd_uop_is_fence;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_fencei <= _rrd_decode_unit_1_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_amo <= _rrd_decode_unit_1_io_rrd_uop_is_amo;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_uses_ldq <= _rrd_decode_unit_1_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_uses_stq <= _rrd_decode_unit_1_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_sys_pc2epc <= _rrd_decode_unit_1_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_unique <= _rrd_decode_unit_1_io_rrd_uop_is_unique;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_flush_on_commit <= _rrd_decode_unit_1_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldst_is_rs1 <= _rrd_decode_unit_1_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldst <= _rrd_decode_unit_1_io_rrd_uop_ldst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs1 <= _rrd_decode_unit_1_io_rrd_uop_lrs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs2 <= _rrd_decode_unit_1_io_rrd_uop_lrs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs3 <= _rrd_decode_unit_1_io_rrd_uop_lrs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldst_val <= _rrd_decode_unit_1_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_dst_rtype <= _rrd_decode_unit_1_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs1_rtype <= _rrd_decode_unit_1_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs2_rtype <= _rrd_decode_unit_1_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_frs3_en <= _rrd_decode_unit_1_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_fp_val <= _rrd_decode_unit_1_io_rrd_uop_fp_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_fp_single <= _rrd_decode_unit_1_io_rrd_uop_fp_single;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_xcpt_pf_if <= _rrd_decode_unit_1_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_xcpt_ae_if <= _rrd_decode_unit_1_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_xcpt_ma_if <= _rrd_decode_unit_1_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_bp_debug_if <= _rrd_decode_unit_1_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_bp_xcpt_if <= _rrd_decode_unit_1_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_fsrc <= _rrd_decode_unit_1_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_tsrc <= _rrd_decode_unit_1_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_valids_2_REG <= _rrd_decode_unit_2_io_rrd_valid & (io_brupdate_b1_mispredict_mask & _rrd_decode_unit_2_io_rrd_uop_br_mask) == 12'h0;	// @[consts.scala:270:20, register-read.scala:80:33, :84:{29,59}, util.scala:118:{51,59}]
    rrd_uops_2_REG_uopc <= _rrd_decode_unit_2_io_rrd_uop_uopc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_is_rvc <= _rrd_decode_unit_2_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_fu_code <= _rrd_decode_unit_2_io_rrd_uop_fu_code;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_br_type <= _rrd_decode_unit_2_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_op1_sel <= _rrd_decode_unit_2_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_op2_sel <= _rrd_decode_unit_2_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_imm_sel <= _rrd_decode_unit_2_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_op_fcn <= _rrd_decode_unit_2_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_fcn_dw <= _rrd_decode_unit_2_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ctrl_csr_cmd <= _rrd_decode_unit_2_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_is_br <= _rrd_decode_unit_2_io_rrd_uop_is_br;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_is_jalr <= _rrd_decode_unit_2_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_is_jal <= _rrd_decode_unit_2_io_rrd_uop_is_jal;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_is_sfb <= _rrd_decode_unit_2_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_br_mask <= _rrd_decode_unit_2_io_rrd_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:80:33, :86:29, util.scala:74:{35,37}]
    rrd_uops_2_REG_br_tag <= _rrd_decode_unit_2_io_rrd_uop_br_tag;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ftq_idx <= _rrd_decode_unit_2_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_edge_inst <= _rrd_decode_unit_2_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_pc_lob <= _rrd_decode_unit_2_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_taken <= _rrd_decode_unit_2_io_rrd_uop_taken;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_imm_packed <= _rrd_decode_unit_2_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_rob_idx <= _rrd_decode_unit_2_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_ldq_idx <= _rrd_decode_unit_2_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_stq_idx <= _rrd_decode_unit_2_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_pdst <= _rrd_decode_unit_2_io_rrd_uop_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_prs1 <= _rrd_decode_unit_2_io_rrd_uop_prs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_prs2 <= _rrd_decode_unit_2_io_rrd_uop_prs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_bypassable <= _rrd_decode_unit_2_io_rrd_uop_bypassable;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_is_amo <= _rrd_decode_unit_2_io_rrd_uop_is_amo;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_uses_stq <= _rrd_decode_unit_2_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_dst_rtype <= _rrd_decode_unit_2_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_lrs1_rtype <= _rrd_decode_unit_2_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_2_REG_lrs2_rtype <= _rrd_decode_unit_2_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_rs1_data_0_REG <= io_iss_uops_0_prs1 == 7'h0;	// @[consts.scala:270:20, register-read.scala:124:{57,67}]
    rrd_rs2_data_0_REG <= io_iss_uops_0_prs2 == 7'h0;	// @[consts.scala:270:20, register-read.scala:125:{57,67}]
    rrd_rs1_data_1_REG <= io_iss_uops_1_prs1 == 7'h0;	// @[consts.scala:270:20, register-read.scala:124:{57,67}]
    rrd_rs2_data_1_REG <= io_iss_uops_1_prs2 == 7'h0;	// @[consts.scala:270:20, register-read.scala:125:{57,67}]
    rrd_rs1_data_2_REG <= io_iss_uops_2_prs1 == 7'h0;	// @[consts.scala:270:20, register-read.scala:124:{57,67}]
    rrd_rs2_data_2_REG <= io_iss_uops_2_prs2 == 7'h0;	// @[consts.scala:270:20, register-read.scala:125:{57,67}]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        exe_reg_valids_0 = _RANDOM_0[0];	// @[register-read.scala:69:33]
        exe_reg_valids_1 = _RANDOM_0[1];	// @[register-read.scala:69:33]
        exe_reg_valids_2 = _RANDOM_0[2];	// @[register-read.scala:69:33]
        exe_reg_uops_0_uopc = _RANDOM_0[9:3];	// @[register-read.scala:69:33, :70:29]
        exe_reg_uops_0_inst = {_RANDOM_0[31:10], _RANDOM_1[9:0]};	// @[register-read.scala:69:33, :70:29]
        exe_reg_uops_0_debug_inst = {_RANDOM_1[31:10], _RANDOM_2[9:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_rvc = _RANDOM_2[10];	// @[register-read.scala:70:29]
        exe_reg_uops_0_debug_pc = {_RANDOM_2[31:11], _RANDOM_3[18:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_iq_type = _RANDOM_3[21:19];	// @[register-read.scala:70:29]
        exe_reg_uops_0_fu_code = _RANDOM_3[31:22];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_br_type = _RANDOM_4[3:0];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_op1_sel = _RANDOM_4[5:4];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_op2_sel = _RANDOM_4[8:6];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_imm_sel = _RANDOM_4[11:9];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_op_fcn = _RANDOM_4[15:12];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_fcn_dw = _RANDOM_4[16];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_csr_cmd = _RANDOM_4[19:17];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_is_load = _RANDOM_4[20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_is_sta = _RANDOM_4[21];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_is_std = _RANDOM_4[22];	// @[register-read.scala:70:29]
        exe_reg_uops_0_iw_state = _RANDOM_4[24:23];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_br = _RANDOM_4[27];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_jalr = _RANDOM_4[28];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_jal = _RANDOM_4[29];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_sfb = _RANDOM_4[30];	// @[register-read.scala:70:29]
        exe_reg_uops_0_br_mask = {_RANDOM_4[31], _RANDOM_5[10:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_br_tag = _RANDOM_5[14:11];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ftq_idx = _RANDOM_5[19:15];	// @[register-read.scala:70:29]
        exe_reg_uops_0_edge_inst = _RANDOM_5[20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_pc_lob = _RANDOM_5[26:21];	// @[register-read.scala:70:29]
        exe_reg_uops_0_taken = _RANDOM_5[27];	// @[register-read.scala:70:29]
        exe_reg_uops_0_imm_packed = {_RANDOM_5[31:28], _RANDOM_6[15:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_csr_addr = _RANDOM_6[27:16];	// @[register-read.scala:70:29]
        exe_reg_uops_0_rob_idx = {_RANDOM_6[31:28], _RANDOM_7[1:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldq_idx = _RANDOM_7[5:2];	// @[register-read.scala:70:29]
        exe_reg_uops_0_stq_idx = _RANDOM_7[9:6];	// @[register-read.scala:70:29]
        exe_reg_uops_0_rxq_idx = _RANDOM_7[11:10];	// @[register-read.scala:70:29]
        exe_reg_uops_0_pdst = _RANDOM_7[18:12];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs1 = _RANDOM_7[25:19];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs2 = {_RANDOM_7[31:26], _RANDOM_8[0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs3 = _RANDOM_8[7:1];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ppred = _RANDOM_8[12:8];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs1_busy = _RANDOM_8[13];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs2_busy = _RANDOM_8[14];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs3_busy = _RANDOM_8[15];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ppred_busy = _RANDOM_8[16];	// @[register-read.scala:70:29]
        exe_reg_uops_0_stale_pdst = _RANDOM_8[23:17];	// @[register-read.scala:70:29]
        exe_reg_uops_0_exception = _RANDOM_8[24];	// @[register-read.scala:70:29]
        exe_reg_uops_0_exc_cause = {_RANDOM_8[31:25], _RANDOM_9, _RANDOM_10[24:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_bypassable = _RANDOM_10[25];	// @[register-read.scala:70:29]
        exe_reg_uops_0_mem_cmd = _RANDOM_10[30:26];	// @[register-read.scala:70:29]
        exe_reg_uops_0_mem_size = {_RANDOM_10[31], _RANDOM_11[0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_mem_signed = _RANDOM_11[1];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_fence = _RANDOM_11[2];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_fencei = _RANDOM_11[3];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_amo = _RANDOM_11[4];	// @[register-read.scala:70:29]
        exe_reg_uops_0_uses_ldq = _RANDOM_11[5];	// @[register-read.scala:70:29]
        exe_reg_uops_0_uses_stq = _RANDOM_11[6];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_sys_pc2epc = _RANDOM_11[7];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_unique = _RANDOM_11[8];	// @[register-read.scala:70:29]
        exe_reg_uops_0_flush_on_commit = _RANDOM_11[9];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldst_is_rs1 = _RANDOM_11[10];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldst = _RANDOM_11[16:11];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs1 = _RANDOM_11[22:17];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs2 = _RANDOM_11[28:23];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs3 = {_RANDOM_11[31:29], _RANDOM_12[2:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldst_val = _RANDOM_12[3];	// @[register-read.scala:70:29]
        exe_reg_uops_0_dst_rtype = _RANDOM_12[5:4];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs1_rtype = _RANDOM_12[7:6];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs2_rtype = _RANDOM_12[9:8];	// @[register-read.scala:70:29]
        exe_reg_uops_0_frs3_en = _RANDOM_12[10];	// @[register-read.scala:70:29]
        exe_reg_uops_0_fp_val = _RANDOM_12[11];	// @[register-read.scala:70:29]
        exe_reg_uops_0_fp_single = _RANDOM_12[12];	// @[register-read.scala:70:29]
        exe_reg_uops_0_xcpt_pf_if = _RANDOM_12[13];	// @[register-read.scala:70:29]
        exe_reg_uops_0_xcpt_ae_if = _RANDOM_12[14];	// @[register-read.scala:70:29]
        exe_reg_uops_0_xcpt_ma_if = _RANDOM_12[15];	// @[register-read.scala:70:29]
        exe_reg_uops_0_bp_debug_if = _RANDOM_12[16];	// @[register-read.scala:70:29]
        exe_reg_uops_0_bp_xcpt_if = _RANDOM_12[17];	// @[register-read.scala:70:29]
        exe_reg_uops_0_debug_fsrc = _RANDOM_12[19:18];	// @[register-read.scala:70:29]
        exe_reg_uops_0_debug_tsrc = _RANDOM_12[21:20];	// @[register-read.scala:70:29]
        exe_reg_uops_1_uopc = _RANDOM_12[28:22];	// @[register-read.scala:70:29]
        exe_reg_uops_1_inst = {_RANDOM_12[31:29], _RANDOM_13[28:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_inst = {_RANDOM_13[31:29], _RANDOM_14[28:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_rvc = _RANDOM_14[29];	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_pc = {_RANDOM_14[31:30], _RANDOM_15, _RANDOM_16[5:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_iq_type = _RANDOM_16[8:6];	// @[register-read.scala:70:29]
        exe_reg_uops_1_fu_code = _RANDOM_16[18:9];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_br_type = _RANDOM_16[22:19];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_op1_sel = _RANDOM_16[24:23];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_op2_sel = _RANDOM_16[27:25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_imm_sel = _RANDOM_16[30:28];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_op_fcn = {_RANDOM_16[31], _RANDOM_17[2:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_fcn_dw = _RANDOM_17[3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_csr_cmd = _RANDOM_17[6:4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_is_load = _RANDOM_17[7];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_is_sta = _RANDOM_17[8];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_is_std = _RANDOM_17[9];	// @[register-read.scala:70:29]
        exe_reg_uops_1_iw_state = _RANDOM_17[11:10];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_br = _RANDOM_17[14];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_jalr = _RANDOM_17[15];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_jal = _RANDOM_17[16];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_sfb = _RANDOM_17[17];	// @[register-read.scala:70:29]
        exe_reg_uops_1_br_mask = _RANDOM_17[29:18];	// @[register-read.scala:70:29]
        exe_reg_uops_1_br_tag = {_RANDOM_17[31:30], _RANDOM_18[1:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_ftq_idx = _RANDOM_18[6:2];	// @[register-read.scala:70:29]
        exe_reg_uops_1_edge_inst = _RANDOM_18[7];	// @[register-read.scala:70:29]
        exe_reg_uops_1_pc_lob = _RANDOM_18[13:8];	// @[register-read.scala:70:29]
        exe_reg_uops_1_taken = _RANDOM_18[14];	// @[register-read.scala:70:29]
        exe_reg_uops_1_imm_packed = {_RANDOM_18[31:15], _RANDOM_19[2:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_csr_addr = _RANDOM_19[14:3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_rob_idx = _RANDOM_19[20:15];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldq_idx = _RANDOM_19[24:21];	// @[register-read.scala:70:29]
        exe_reg_uops_1_stq_idx = _RANDOM_19[28:25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_rxq_idx = _RANDOM_19[30:29];	// @[register-read.scala:70:29]
        exe_reg_uops_1_pdst = {_RANDOM_19[31], _RANDOM_20[5:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs1 = _RANDOM_20[12:6];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs2 = _RANDOM_20[19:13];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs3 = _RANDOM_20[26:20];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ppred = _RANDOM_20[31:27];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs1_busy = _RANDOM_21[0];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs2_busy = _RANDOM_21[1];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs3_busy = _RANDOM_21[2];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ppred_busy = _RANDOM_21[3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_stale_pdst = _RANDOM_21[10:4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_exception = _RANDOM_21[11];	// @[register-read.scala:70:29]
        exe_reg_uops_1_exc_cause = {_RANDOM_21[31:12], _RANDOM_22, _RANDOM_23[11:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_bypassable = _RANDOM_23[12];	// @[register-read.scala:70:29]
        exe_reg_uops_1_mem_cmd = _RANDOM_23[17:13];	// @[register-read.scala:70:29]
        exe_reg_uops_1_mem_size = _RANDOM_23[19:18];	// @[register-read.scala:70:29]
        exe_reg_uops_1_mem_signed = _RANDOM_23[20];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_fence = _RANDOM_23[21];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_fencei = _RANDOM_23[22];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_amo = _RANDOM_23[23];	// @[register-read.scala:70:29]
        exe_reg_uops_1_uses_ldq = _RANDOM_23[24];	// @[register-read.scala:70:29]
        exe_reg_uops_1_uses_stq = _RANDOM_23[25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_sys_pc2epc = _RANDOM_23[26];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_unique = _RANDOM_23[27];	// @[register-read.scala:70:29]
        exe_reg_uops_1_flush_on_commit = _RANDOM_23[28];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldst_is_rs1 = _RANDOM_23[29];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldst = {_RANDOM_23[31:30], _RANDOM_24[3:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs1 = _RANDOM_24[9:4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs2 = _RANDOM_24[15:10];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs3 = _RANDOM_24[21:16];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldst_val = _RANDOM_24[22];	// @[register-read.scala:70:29]
        exe_reg_uops_1_dst_rtype = _RANDOM_24[24:23];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs1_rtype = _RANDOM_24[26:25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs2_rtype = _RANDOM_24[28:27];	// @[register-read.scala:70:29]
        exe_reg_uops_1_frs3_en = _RANDOM_24[29];	// @[register-read.scala:70:29]
        exe_reg_uops_1_fp_val = _RANDOM_24[30];	// @[register-read.scala:70:29]
        exe_reg_uops_1_fp_single = _RANDOM_24[31];	// @[register-read.scala:70:29]
        exe_reg_uops_1_xcpt_pf_if = _RANDOM_25[0];	// @[register-read.scala:70:29]
        exe_reg_uops_1_xcpt_ae_if = _RANDOM_25[1];	// @[register-read.scala:70:29]
        exe_reg_uops_1_xcpt_ma_if = _RANDOM_25[2];	// @[register-read.scala:70:29]
        exe_reg_uops_1_bp_debug_if = _RANDOM_25[3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_bp_xcpt_if = _RANDOM_25[4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_fsrc = _RANDOM_25[6:5];	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_tsrc = _RANDOM_25[8:7];	// @[register-read.scala:70:29]
        exe_reg_uops_2_uopc = _RANDOM_25[15:9];	// @[register-read.scala:70:29]
        exe_reg_uops_2_is_rvc = _RANDOM_27[16];	// @[register-read.scala:70:29]
        exe_reg_uops_2_fu_code = {_RANDOM_28[31:28], _RANDOM_29[5:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_br_type = _RANDOM_29[9:6];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_op1_sel = _RANDOM_29[11:10];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_op2_sel = _RANDOM_29[14:12];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_imm_sel = _RANDOM_29[17:15];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_op_fcn = _RANDOM_29[21:18];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_fcn_dw = _RANDOM_29[22];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ctrl_csr_cmd = _RANDOM_29[25:23];	// @[register-read.scala:70:29]
        exe_reg_uops_2_is_br = _RANDOM_30[1];	// @[register-read.scala:70:29]
        exe_reg_uops_2_is_jalr = _RANDOM_30[2];	// @[register-read.scala:70:29]
        exe_reg_uops_2_is_jal = _RANDOM_30[3];	// @[register-read.scala:70:29]
        exe_reg_uops_2_is_sfb = _RANDOM_30[4];	// @[register-read.scala:70:29]
        exe_reg_uops_2_br_mask = _RANDOM_30[16:5];	// @[register-read.scala:70:29]
        exe_reg_uops_2_br_tag = _RANDOM_30[20:17];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ftq_idx = _RANDOM_30[25:21];	// @[register-read.scala:70:29]
        exe_reg_uops_2_edge_inst = _RANDOM_30[26];	// @[register-read.scala:70:29]
        exe_reg_uops_2_pc_lob = {_RANDOM_30[31:27], _RANDOM_31[0]};	// @[register-read.scala:70:29]
        exe_reg_uops_2_taken = _RANDOM_31[1];	// @[register-read.scala:70:29]
        exe_reg_uops_2_imm_packed = _RANDOM_31[21:2];	// @[register-read.scala:70:29]
        exe_reg_uops_2_rob_idx = _RANDOM_32[7:2];	// @[register-read.scala:70:29]
        exe_reg_uops_2_ldq_idx = _RANDOM_32[11:8];	// @[register-read.scala:70:29]
        exe_reg_uops_2_stq_idx = _RANDOM_32[15:12];	// @[register-read.scala:70:29]
        exe_reg_uops_2_pdst = _RANDOM_32[24:18];	// @[register-read.scala:70:29]
        exe_reg_uops_2_prs1 = _RANDOM_32[31:25];	// @[register-read.scala:70:29]
        exe_reg_uops_2_bypassable = _RANDOM_35[31];	// @[register-read.scala:70:29]
        exe_reg_uops_2_is_amo = _RANDOM_36[10];	// @[register-read.scala:70:29]
        exe_reg_uops_2_uses_stq = _RANDOM_36[12];	// @[register-read.scala:70:29]
        exe_reg_uops_2_dst_rtype = _RANDOM_37[11:10];	// @[register-read.scala:70:29]
        exe_reg_rs1_data_0 = {_RANDOM_37[31:28], _RANDOM_38, _RANDOM_39[27:0]};	// @[register-read.scala:70:29, :71:29]
        exe_reg_rs1_data_1 = {_RANDOM_39[31:28], _RANDOM_40, _RANDOM_41[27:0]};	// @[register-read.scala:71:29]
        exe_reg_rs1_data_2 = {_RANDOM_41[31:28], _RANDOM_42, _RANDOM_43[27:0]};	// @[register-read.scala:71:29]
        exe_reg_rs2_data_0 = {_RANDOM_43[31:28], _RANDOM_44, _RANDOM_45[27:0]};	// @[register-read.scala:71:29, :72:29]
        exe_reg_rs2_data_1 = {_RANDOM_45[31:28], _RANDOM_46, _RANDOM_47[27:0]};	// @[register-read.scala:72:29]
        exe_reg_rs2_data_2 = {_RANDOM_47[31:28], _RANDOM_48, _RANDOM_49[27:0]};	// @[register-read.scala:72:29]
        rrd_valids_0_REG = _RANDOM_55[31];	// @[register-read.scala:84:29]
        rrd_uops_0_REG_uopc = _RANDOM_56[6:0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_inst = {_RANDOM_56[31:7], _RANDOM_57[6:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_inst = {_RANDOM_57[31:7], _RANDOM_58[6:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_rvc = _RANDOM_58[7];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_pc = {_RANDOM_58[31:8], _RANDOM_59[15:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_iq_type = _RANDOM_59[18:16];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_fu_code = _RANDOM_59[28:19];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_br_type = {_RANDOM_59[31:29], _RANDOM_60[0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_op1_sel = _RANDOM_60[2:1];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_op2_sel = _RANDOM_60[5:3];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_imm_sel = _RANDOM_60[8:6];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_op_fcn = _RANDOM_60[12:9];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_fcn_dw = _RANDOM_60[13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_csr_cmd = _RANDOM_60[16:14];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_is_load = _RANDOM_60[17];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_is_sta = _RANDOM_60[18];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_is_std = _RANDOM_60[19];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_iw_state = _RANDOM_60[21:20];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_br = _RANDOM_60[24];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_jalr = _RANDOM_60[25];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_jal = _RANDOM_60[26];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_sfb = _RANDOM_60[27];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_br_mask = {_RANDOM_60[31:28], _RANDOM_61[7:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_br_tag = _RANDOM_61[11:8];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ftq_idx = _RANDOM_61[16:12];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_edge_inst = _RANDOM_61[17];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_pc_lob = _RANDOM_61[23:18];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_taken = _RANDOM_61[24];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_imm_packed = {_RANDOM_61[31:25], _RANDOM_62[12:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_csr_addr = _RANDOM_62[24:13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_rob_idx = _RANDOM_62[30:25];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldq_idx = {_RANDOM_62[31], _RANDOM_63[2:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_stq_idx = _RANDOM_63[6:3];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_rxq_idx = _RANDOM_63[8:7];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_pdst = _RANDOM_63[15:9];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs1 = _RANDOM_63[22:16];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs2 = _RANDOM_63[29:23];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs3 = {_RANDOM_63[31:30], _RANDOM_64[4:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ppred = _RANDOM_64[9:5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs1_busy = _RANDOM_64[10];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs2_busy = _RANDOM_64[11];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs3_busy = _RANDOM_64[12];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ppred_busy = _RANDOM_64[13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_stale_pdst = _RANDOM_64[20:14];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_exception = _RANDOM_64[21];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_exc_cause = {_RANDOM_64[31:22], _RANDOM_65, _RANDOM_66[21:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_bypassable = _RANDOM_66[22];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_mem_cmd = _RANDOM_66[27:23];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_mem_size = _RANDOM_66[29:28];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_mem_signed = _RANDOM_66[30];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_fence = _RANDOM_66[31];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_fencei = _RANDOM_67[0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_amo = _RANDOM_67[1];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_uses_ldq = _RANDOM_67[2];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_uses_stq = _RANDOM_67[3];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_sys_pc2epc = _RANDOM_67[4];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_unique = _RANDOM_67[5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_flush_on_commit = _RANDOM_67[6];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldst_is_rs1 = _RANDOM_67[7];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldst = _RANDOM_67[13:8];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs1 = _RANDOM_67[19:14];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs2 = _RANDOM_67[25:20];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs3 = _RANDOM_67[31:26];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldst_val = _RANDOM_68[0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_dst_rtype = _RANDOM_68[2:1];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs1_rtype = _RANDOM_68[4:3];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs2_rtype = _RANDOM_68[6:5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_frs3_en = _RANDOM_68[7];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_fp_val = _RANDOM_68[8];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_fp_single = _RANDOM_68[9];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_xcpt_pf_if = _RANDOM_68[10];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_xcpt_ae_if = _RANDOM_68[11];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_xcpt_ma_if = _RANDOM_68[12];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_bp_debug_if = _RANDOM_68[13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_bp_xcpt_if = _RANDOM_68[14];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_fsrc = _RANDOM_68[16:15];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_tsrc = _RANDOM_68[18:17];	// @[register-read.scala:86:29]
        rrd_valids_1_REG = _RANDOM_68[19];	// @[register-read.scala:84:29, :86:29]
        rrd_uops_1_REG_uopc = _RANDOM_68[26:20];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_inst = {_RANDOM_68[31:27], _RANDOM_69[26:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_inst = {_RANDOM_69[31:27], _RANDOM_70[26:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_rvc = _RANDOM_70[27];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_pc = {_RANDOM_70[31:28], _RANDOM_71, _RANDOM_72[3:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_iq_type = _RANDOM_72[6:4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_fu_code = _RANDOM_72[16:7];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_br_type = _RANDOM_72[20:17];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_op1_sel = _RANDOM_72[22:21];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_op2_sel = _RANDOM_72[25:23];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_imm_sel = _RANDOM_72[28:26];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_op_fcn = {_RANDOM_72[31:29], _RANDOM_73[0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_fcn_dw = _RANDOM_73[1];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_csr_cmd = _RANDOM_73[4:2];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_is_load = _RANDOM_73[5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_is_sta = _RANDOM_73[6];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_is_std = _RANDOM_73[7];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_iw_state = _RANDOM_73[9:8];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_br = _RANDOM_73[12];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_jalr = _RANDOM_73[13];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_jal = _RANDOM_73[14];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_sfb = _RANDOM_73[15];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_br_mask = _RANDOM_73[27:16];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_br_tag = _RANDOM_73[31:28];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ftq_idx = _RANDOM_74[4:0];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_edge_inst = _RANDOM_74[5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_pc_lob = _RANDOM_74[11:6];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_taken = _RANDOM_74[12];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_imm_packed = {_RANDOM_74[31:13], _RANDOM_75[0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_csr_addr = _RANDOM_75[12:1];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_rob_idx = _RANDOM_75[18:13];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldq_idx = _RANDOM_75[22:19];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_stq_idx = _RANDOM_75[26:23];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_rxq_idx = _RANDOM_75[28:27];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_pdst = {_RANDOM_75[31:29], _RANDOM_76[3:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs1 = _RANDOM_76[10:4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs2 = _RANDOM_76[17:11];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs3 = _RANDOM_76[24:18];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ppred = _RANDOM_76[29:25];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs1_busy = _RANDOM_76[30];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs2_busy = _RANDOM_76[31];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs3_busy = _RANDOM_77[0];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ppred_busy = _RANDOM_77[1];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_stale_pdst = _RANDOM_77[8:2];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_exception = _RANDOM_77[9];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_exc_cause = {_RANDOM_77[31:10], _RANDOM_78, _RANDOM_79[9:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_bypassable = _RANDOM_79[10];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_mem_cmd = _RANDOM_79[15:11];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_mem_size = _RANDOM_79[17:16];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_mem_signed = _RANDOM_79[18];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_fence = _RANDOM_79[19];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_fencei = _RANDOM_79[20];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_amo = _RANDOM_79[21];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_uses_ldq = _RANDOM_79[22];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_uses_stq = _RANDOM_79[23];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_sys_pc2epc = _RANDOM_79[24];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_unique = _RANDOM_79[25];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_flush_on_commit = _RANDOM_79[26];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldst_is_rs1 = _RANDOM_79[27];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldst = {_RANDOM_79[31:28], _RANDOM_80[1:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs1 = _RANDOM_80[7:2];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs2 = _RANDOM_80[13:8];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs3 = _RANDOM_80[19:14];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldst_val = _RANDOM_80[20];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_dst_rtype = _RANDOM_80[22:21];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs1_rtype = _RANDOM_80[24:23];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs2_rtype = _RANDOM_80[26:25];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_frs3_en = _RANDOM_80[27];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_fp_val = _RANDOM_80[28];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_fp_single = _RANDOM_80[29];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_xcpt_pf_if = _RANDOM_80[30];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_xcpt_ae_if = _RANDOM_80[31];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_xcpt_ma_if = _RANDOM_81[0];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_bp_debug_if = _RANDOM_81[1];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_bp_xcpt_if = _RANDOM_81[2];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_fsrc = _RANDOM_81[4:3];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_tsrc = _RANDOM_81[6:5];	// @[register-read.scala:86:29]
        rrd_valids_2_REG = _RANDOM_81[7];	// @[register-read.scala:84:29, :86:29]
        rrd_uops_2_REG_uopc = _RANDOM_81[14:8];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_is_rvc = _RANDOM_83[15];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_fu_code = {_RANDOM_84[31:27], _RANDOM_85[4:0]};	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_br_type = _RANDOM_85[8:5];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_op1_sel = _RANDOM_85[10:9];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_op2_sel = _RANDOM_85[13:11];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_imm_sel = _RANDOM_85[16:14];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_op_fcn = _RANDOM_85[20:17];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_fcn_dw = _RANDOM_85[21];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ctrl_csr_cmd = _RANDOM_85[24:22];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_is_br = _RANDOM_86[0];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_is_jalr = _RANDOM_86[1];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_is_jal = _RANDOM_86[2];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_is_sfb = _RANDOM_86[3];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_br_mask = _RANDOM_86[15:4];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_br_tag = _RANDOM_86[19:16];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ftq_idx = _RANDOM_86[24:20];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_edge_inst = _RANDOM_86[25];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_pc_lob = _RANDOM_86[31:26];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_taken = _RANDOM_87[0];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_imm_packed = _RANDOM_87[20:1];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_rob_idx = _RANDOM_88[6:1];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_ldq_idx = _RANDOM_88[10:7];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_stq_idx = _RANDOM_88[14:11];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_pdst = _RANDOM_88[23:17];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_prs1 = _RANDOM_88[30:24];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_prs2 = {_RANDOM_88[31], _RANDOM_89[5:0]};	// @[register-read.scala:86:29]
        rrd_uops_2_REG_bypassable = _RANDOM_91[30];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_is_amo = _RANDOM_92[9];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_uses_stq = _RANDOM_92[11];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_dst_rtype = _RANDOM_93[10:9];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_lrs1_rtype = _RANDOM_93[12:11];	// @[register-read.scala:86:29]
        rrd_uops_2_REG_lrs2_rtype = _RANDOM_93[14:13];	// @[register-read.scala:86:29]
        rrd_rs1_data_0_REG = _RANDOM_93[27];	// @[register-read.scala:86:29, :124:57]
        rrd_rs2_data_0_REG = _RANDOM_93[28];	// @[register-read.scala:86:29, :125:57]
        rrd_rs1_data_1_REG = _RANDOM_93[29];	// @[register-read.scala:86:29, :124:57]
        rrd_rs2_data_1_REG = _RANDOM_93[30];	// @[register-read.scala:86:29, :125:57]
        rrd_rs1_data_2_REG = _RANDOM_93[31];	// @[register-read.scala:86:29, :124:57]
        rrd_rs2_data_2_REG = _RANDOM_94[0];	// @[register-read.scala:125:57]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  RegisterReadDecode_1_boom rrd_decode_unit (	// @[register-read.scala:80:33]
    .io_iss_valid               (io_iss_valids_0),
    .io_iss_uop_uopc            (io_iss_uops_0_uopc),
    .io_iss_uop_inst            (io_iss_uops_0_inst),
    .io_iss_uop_debug_inst      (io_iss_uops_0_debug_inst),
    .io_iss_uop_is_rvc          (io_iss_uops_0_is_rvc),
    .io_iss_uop_debug_pc        (io_iss_uops_0_debug_pc),
    .io_iss_uop_iq_type         (io_iss_uops_0_iq_type),
    .io_iss_uop_fu_code         (io_iss_uops_0_fu_code),
    .io_iss_uop_iw_state        (io_iss_uops_0_iw_state),
    .io_iss_uop_is_br           (io_iss_uops_0_is_br),
    .io_iss_uop_is_jalr         (io_iss_uops_0_is_jalr),
    .io_iss_uop_is_jal          (io_iss_uops_0_is_jal),
    .io_iss_uop_is_sfb          (io_iss_uops_0_is_sfb),
    .io_iss_uop_br_mask         (io_iss_uops_0_br_mask),
    .io_iss_uop_br_tag          (io_iss_uops_0_br_tag),
    .io_iss_uop_ftq_idx         (io_iss_uops_0_ftq_idx),
    .io_iss_uop_edge_inst       (io_iss_uops_0_edge_inst),
    .io_iss_uop_pc_lob          (io_iss_uops_0_pc_lob),
    .io_iss_uop_taken           (io_iss_uops_0_taken),
    .io_iss_uop_imm_packed      (io_iss_uops_0_imm_packed),
    .io_iss_uop_csr_addr        (io_iss_uops_0_csr_addr),
    .io_iss_uop_rob_idx         (io_iss_uops_0_rob_idx),
    .io_iss_uop_ldq_idx         (io_iss_uops_0_ldq_idx),
    .io_iss_uop_stq_idx         (io_iss_uops_0_stq_idx),
    .io_iss_uop_rxq_idx         (io_iss_uops_0_rxq_idx),
    .io_iss_uop_pdst            (io_iss_uops_0_pdst),
    .io_iss_uop_prs1            (io_iss_uops_0_prs1),
    .io_iss_uop_prs2            (io_iss_uops_0_prs2),
    .io_iss_uop_prs3            (io_iss_uops_0_prs3),
    .io_iss_uop_ppred           (io_iss_uops_0_ppred),
    .io_iss_uop_prs1_busy       (io_iss_uops_0_prs1_busy),
    .io_iss_uop_prs2_busy       (io_iss_uops_0_prs2_busy),
    .io_iss_uop_prs3_busy       (io_iss_uops_0_prs3_busy),
    .io_iss_uop_ppred_busy      (io_iss_uops_0_ppred_busy),
    .io_iss_uop_stale_pdst      (io_iss_uops_0_stale_pdst),
    .io_iss_uop_exception       (io_iss_uops_0_exception),
    .io_iss_uop_exc_cause       (io_iss_uops_0_exc_cause),
    .io_iss_uop_bypassable      (io_iss_uops_0_bypassable),
    .io_iss_uop_mem_cmd         (io_iss_uops_0_mem_cmd),
    .io_iss_uop_mem_size        (io_iss_uops_0_mem_size),
    .io_iss_uop_mem_signed      (io_iss_uops_0_mem_signed),
    .io_iss_uop_is_fence        (io_iss_uops_0_is_fence),
    .io_iss_uop_is_fencei       (io_iss_uops_0_is_fencei),
    .io_iss_uop_is_amo          (io_iss_uops_0_is_amo),
    .io_iss_uop_uses_ldq        (io_iss_uops_0_uses_ldq),
    .io_iss_uop_uses_stq        (io_iss_uops_0_uses_stq),
    .io_iss_uop_is_sys_pc2epc   (io_iss_uops_0_is_sys_pc2epc),
    .io_iss_uop_is_unique       (io_iss_uops_0_is_unique),
    .io_iss_uop_flush_on_commit (io_iss_uops_0_flush_on_commit),
    .io_iss_uop_ldst_is_rs1     (io_iss_uops_0_ldst_is_rs1),
    .io_iss_uop_ldst            (io_iss_uops_0_ldst),
    .io_iss_uop_lrs1            (io_iss_uops_0_lrs1),
    .io_iss_uop_lrs2            (io_iss_uops_0_lrs2),
    .io_iss_uop_lrs3            (io_iss_uops_0_lrs3),
    .io_iss_uop_ldst_val        (io_iss_uops_0_ldst_val),
    .io_iss_uop_dst_rtype       (io_iss_uops_0_dst_rtype),
    .io_iss_uop_lrs1_rtype      (io_iss_uops_0_lrs1_rtype),
    .io_iss_uop_lrs2_rtype      (io_iss_uops_0_lrs2_rtype),
    .io_iss_uop_frs3_en         (io_iss_uops_0_frs3_en),
    .io_iss_uop_fp_val          (io_iss_uops_0_fp_val),
    .io_iss_uop_fp_single       (io_iss_uops_0_fp_single),
    .io_iss_uop_xcpt_pf_if      (io_iss_uops_0_xcpt_pf_if),
    .io_iss_uop_xcpt_ae_if      (io_iss_uops_0_xcpt_ae_if),
    .io_iss_uop_xcpt_ma_if      (io_iss_uops_0_xcpt_ma_if),
    .io_iss_uop_bp_debug_if     (io_iss_uops_0_bp_debug_if),
    .io_iss_uop_bp_xcpt_if      (io_iss_uops_0_bp_xcpt_if),
    .io_iss_uop_debug_fsrc      (io_iss_uops_0_debug_fsrc),
    .io_iss_uop_debug_tsrc      (io_iss_uops_0_debug_tsrc),
    .io_rrd_valid               (_rrd_decode_unit_io_rrd_valid),
    .io_rrd_uop_uopc            (_rrd_decode_unit_io_rrd_uop_uopc),
    .io_rrd_uop_inst            (_rrd_decode_unit_io_rrd_uop_inst),
    .io_rrd_uop_debug_inst      (_rrd_decode_unit_io_rrd_uop_debug_inst),
    .io_rrd_uop_is_rvc          (_rrd_decode_unit_io_rrd_uop_is_rvc),
    .io_rrd_uop_debug_pc        (_rrd_decode_unit_io_rrd_uop_debug_pc),
    .io_rrd_uop_iq_type         (_rrd_decode_unit_io_rrd_uop_iq_type),
    .io_rrd_uop_fu_code         (_rrd_decode_unit_io_rrd_uop_fu_code),
    .io_rrd_uop_ctrl_br_type    (_rrd_decode_unit_io_rrd_uop_ctrl_br_type),
    .io_rrd_uop_ctrl_op1_sel    (_rrd_decode_unit_io_rrd_uop_ctrl_op1_sel),
    .io_rrd_uop_ctrl_op2_sel    (_rrd_decode_unit_io_rrd_uop_ctrl_op2_sel),
    .io_rrd_uop_ctrl_imm_sel    (_rrd_decode_unit_io_rrd_uop_ctrl_imm_sel),
    .io_rrd_uop_ctrl_op_fcn     (_rrd_decode_unit_io_rrd_uop_ctrl_op_fcn),
    .io_rrd_uop_ctrl_fcn_dw     (_rrd_decode_unit_io_rrd_uop_ctrl_fcn_dw),
    .io_rrd_uop_ctrl_csr_cmd    (_rrd_decode_unit_io_rrd_uop_ctrl_csr_cmd),
    .io_rrd_uop_ctrl_is_load    (_rrd_decode_unit_io_rrd_uop_ctrl_is_load),
    .io_rrd_uop_ctrl_is_sta     (_rrd_decode_unit_io_rrd_uop_ctrl_is_sta),
    .io_rrd_uop_ctrl_is_std     (_rrd_decode_unit_io_rrd_uop_ctrl_is_std),
    .io_rrd_uop_iw_state        (_rrd_decode_unit_io_rrd_uop_iw_state),
    .io_rrd_uop_is_br           (_rrd_decode_unit_io_rrd_uop_is_br),
    .io_rrd_uop_is_jalr         (_rrd_decode_unit_io_rrd_uop_is_jalr),
    .io_rrd_uop_is_jal          (_rrd_decode_unit_io_rrd_uop_is_jal),
    .io_rrd_uop_is_sfb          (_rrd_decode_unit_io_rrd_uop_is_sfb),
    .io_rrd_uop_br_mask         (_rrd_decode_unit_io_rrd_uop_br_mask),
    .io_rrd_uop_br_tag          (_rrd_decode_unit_io_rrd_uop_br_tag),
    .io_rrd_uop_ftq_idx         (_rrd_decode_unit_io_rrd_uop_ftq_idx),
    .io_rrd_uop_edge_inst       (_rrd_decode_unit_io_rrd_uop_edge_inst),
    .io_rrd_uop_pc_lob          (_rrd_decode_unit_io_rrd_uop_pc_lob),
    .io_rrd_uop_taken           (_rrd_decode_unit_io_rrd_uop_taken),
    .io_rrd_uop_imm_packed      (_rrd_decode_unit_io_rrd_uop_imm_packed),
    .io_rrd_uop_csr_addr        (_rrd_decode_unit_io_rrd_uop_csr_addr),
    .io_rrd_uop_rob_idx         (_rrd_decode_unit_io_rrd_uop_rob_idx),
    .io_rrd_uop_ldq_idx         (_rrd_decode_unit_io_rrd_uop_ldq_idx),
    .io_rrd_uop_stq_idx         (_rrd_decode_unit_io_rrd_uop_stq_idx),
    .io_rrd_uop_rxq_idx         (_rrd_decode_unit_io_rrd_uop_rxq_idx),
    .io_rrd_uop_pdst            (_rrd_decode_unit_io_rrd_uop_pdst),
    .io_rrd_uop_prs1            (_rrd_decode_unit_io_rrd_uop_prs1),
    .io_rrd_uop_prs2            (_rrd_decode_unit_io_rrd_uop_prs2),
    .io_rrd_uop_prs3            (_rrd_decode_unit_io_rrd_uop_prs3),
    .io_rrd_uop_ppred           (_rrd_decode_unit_io_rrd_uop_ppred),
    .io_rrd_uop_prs1_busy       (_rrd_decode_unit_io_rrd_uop_prs1_busy),
    .io_rrd_uop_prs2_busy       (_rrd_decode_unit_io_rrd_uop_prs2_busy),
    .io_rrd_uop_prs3_busy       (_rrd_decode_unit_io_rrd_uop_prs3_busy),
    .io_rrd_uop_ppred_busy      (_rrd_decode_unit_io_rrd_uop_ppred_busy),
    .io_rrd_uop_stale_pdst      (_rrd_decode_unit_io_rrd_uop_stale_pdst),
    .io_rrd_uop_exception       (_rrd_decode_unit_io_rrd_uop_exception),
    .io_rrd_uop_exc_cause       (_rrd_decode_unit_io_rrd_uop_exc_cause),
    .io_rrd_uop_bypassable      (_rrd_decode_unit_io_rrd_uop_bypassable),
    .io_rrd_uop_mem_cmd         (_rrd_decode_unit_io_rrd_uop_mem_cmd),
    .io_rrd_uop_mem_size        (_rrd_decode_unit_io_rrd_uop_mem_size),
    .io_rrd_uop_mem_signed      (_rrd_decode_unit_io_rrd_uop_mem_signed),
    .io_rrd_uop_is_fence        (_rrd_decode_unit_io_rrd_uop_is_fence),
    .io_rrd_uop_is_fencei       (_rrd_decode_unit_io_rrd_uop_is_fencei),
    .io_rrd_uop_is_amo          (_rrd_decode_unit_io_rrd_uop_is_amo),
    .io_rrd_uop_uses_ldq        (_rrd_decode_unit_io_rrd_uop_uses_ldq),
    .io_rrd_uop_uses_stq        (_rrd_decode_unit_io_rrd_uop_uses_stq),
    .io_rrd_uop_is_sys_pc2epc   (_rrd_decode_unit_io_rrd_uop_is_sys_pc2epc),
    .io_rrd_uop_is_unique       (_rrd_decode_unit_io_rrd_uop_is_unique),
    .io_rrd_uop_flush_on_commit (_rrd_decode_unit_io_rrd_uop_flush_on_commit),
    .io_rrd_uop_ldst_is_rs1     (_rrd_decode_unit_io_rrd_uop_ldst_is_rs1),
    .io_rrd_uop_ldst            (_rrd_decode_unit_io_rrd_uop_ldst),
    .io_rrd_uop_lrs1            (_rrd_decode_unit_io_rrd_uop_lrs1),
    .io_rrd_uop_lrs2            (_rrd_decode_unit_io_rrd_uop_lrs2),
    .io_rrd_uop_lrs3            (_rrd_decode_unit_io_rrd_uop_lrs3),
    .io_rrd_uop_ldst_val        (_rrd_decode_unit_io_rrd_uop_ldst_val),
    .io_rrd_uop_dst_rtype       (_rrd_decode_unit_io_rrd_uop_dst_rtype),
    .io_rrd_uop_lrs1_rtype      (_rrd_decode_unit_io_rrd_uop_lrs1_rtype),
    .io_rrd_uop_lrs2_rtype      (_rrd_decode_unit_io_rrd_uop_lrs2_rtype),
    .io_rrd_uop_frs3_en         (_rrd_decode_unit_io_rrd_uop_frs3_en),
    .io_rrd_uop_fp_val          (_rrd_decode_unit_io_rrd_uop_fp_val),
    .io_rrd_uop_fp_single       (_rrd_decode_unit_io_rrd_uop_fp_single),
    .io_rrd_uop_xcpt_pf_if      (_rrd_decode_unit_io_rrd_uop_xcpt_pf_if),
    .io_rrd_uop_xcpt_ae_if      (_rrd_decode_unit_io_rrd_uop_xcpt_ae_if),
    .io_rrd_uop_xcpt_ma_if      (_rrd_decode_unit_io_rrd_uop_xcpt_ma_if),
    .io_rrd_uop_bp_debug_if     (_rrd_decode_unit_io_rrd_uop_bp_debug_if),
    .io_rrd_uop_bp_xcpt_if      (_rrd_decode_unit_io_rrd_uop_bp_xcpt_if),
    .io_rrd_uop_debug_fsrc      (_rrd_decode_unit_io_rrd_uop_debug_fsrc),
    .io_rrd_uop_debug_tsrc      (_rrd_decode_unit_io_rrd_uop_debug_tsrc)
  );
  RegisterReadDecode_2_boom rrd_decode_unit_1 (	// @[register-read.scala:80:33]
    .io_iss_valid               (io_iss_valids_1),
    .io_iss_uop_uopc            (io_iss_uops_1_uopc),
    .io_iss_uop_inst            (io_iss_uops_1_inst),
    .io_iss_uop_debug_inst      (io_iss_uops_1_debug_inst),
    .io_iss_uop_is_rvc          (io_iss_uops_1_is_rvc),
    .io_iss_uop_debug_pc        (io_iss_uops_1_debug_pc),
    .io_iss_uop_iq_type         (io_iss_uops_1_iq_type),
    .io_iss_uop_fu_code         (io_iss_uops_1_fu_code),
    .io_iss_uop_iw_state        (io_iss_uops_1_iw_state),
    .io_iss_uop_is_br           (io_iss_uops_1_is_br),
    .io_iss_uop_is_jalr         (io_iss_uops_1_is_jalr),
    .io_iss_uop_is_jal          (io_iss_uops_1_is_jal),
    .io_iss_uop_is_sfb          (io_iss_uops_1_is_sfb),
    .io_iss_uop_br_mask         (io_iss_uops_1_br_mask),
    .io_iss_uop_br_tag          (io_iss_uops_1_br_tag),
    .io_iss_uop_ftq_idx         (io_iss_uops_1_ftq_idx),
    .io_iss_uop_edge_inst       (io_iss_uops_1_edge_inst),
    .io_iss_uop_pc_lob          (io_iss_uops_1_pc_lob),
    .io_iss_uop_taken           (io_iss_uops_1_taken),
    .io_iss_uop_imm_packed      (io_iss_uops_1_imm_packed),
    .io_iss_uop_csr_addr        (io_iss_uops_1_csr_addr),
    .io_iss_uop_rob_idx         (io_iss_uops_1_rob_idx),
    .io_iss_uop_ldq_idx         (io_iss_uops_1_ldq_idx),
    .io_iss_uop_stq_idx         (io_iss_uops_1_stq_idx),
    .io_iss_uop_rxq_idx         (io_iss_uops_1_rxq_idx),
    .io_iss_uop_pdst            (io_iss_uops_1_pdst),
    .io_iss_uop_prs1            (io_iss_uops_1_prs1),
    .io_iss_uop_prs2            (io_iss_uops_1_prs2),
    .io_iss_uop_prs3            (io_iss_uops_1_prs3),
    .io_iss_uop_ppred           (io_iss_uops_1_ppred),
    .io_iss_uop_prs1_busy       (io_iss_uops_1_prs1_busy),
    .io_iss_uop_prs2_busy       (io_iss_uops_1_prs2_busy),
    .io_iss_uop_prs3_busy       (io_iss_uops_1_prs3_busy),
    .io_iss_uop_ppred_busy      (io_iss_uops_1_ppred_busy),
    .io_iss_uop_stale_pdst      (io_iss_uops_1_stale_pdst),
    .io_iss_uop_exception       (io_iss_uops_1_exception),
    .io_iss_uop_exc_cause       (io_iss_uops_1_exc_cause),
    .io_iss_uop_bypassable      (io_iss_uops_1_bypassable),
    .io_iss_uop_mem_cmd         (io_iss_uops_1_mem_cmd),
    .io_iss_uop_mem_size        (io_iss_uops_1_mem_size),
    .io_iss_uop_mem_signed      (io_iss_uops_1_mem_signed),
    .io_iss_uop_is_fence        (io_iss_uops_1_is_fence),
    .io_iss_uop_is_fencei       (io_iss_uops_1_is_fencei),
    .io_iss_uop_is_amo          (io_iss_uops_1_is_amo),
    .io_iss_uop_uses_ldq        (io_iss_uops_1_uses_ldq),
    .io_iss_uop_uses_stq        (io_iss_uops_1_uses_stq),
    .io_iss_uop_is_sys_pc2epc   (io_iss_uops_1_is_sys_pc2epc),
    .io_iss_uop_is_unique       (io_iss_uops_1_is_unique),
    .io_iss_uop_flush_on_commit (io_iss_uops_1_flush_on_commit),
    .io_iss_uop_ldst_is_rs1     (io_iss_uops_1_ldst_is_rs1),
    .io_iss_uop_ldst            (io_iss_uops_1_ldst),
    .io_iss_uop_lrs1            (io_iss_uops_1_lrs1),
    .io_iss_uop_lrs2            (io_iss_uops_1_lrs2),
    .io_iss_uop_lrs3            (io_iss_uops_1_lrs3),
    .io_iss_uop_ldst_val        (io_iss_uops_1_ldst_val),
    .io_iss_uop_dst_rtype       (io_iss_uops_1_dst_rtype),
    .io_iss_uop_lrs1_rtype      (io_iss_uops_1_lrs1_rtype),
    .io_iss_uop_lrs2_rtype      (io_iss_uops_1_lrs2_rtype),
    .io_iss_uop_frs3_en         (io_iss_uops_1_frs3_en),
    .io_iss_uop_fp_val          (io_iss_uops_1_fp_val),
    .io_iss_uop_fp_single       (io_iss_uops_1_fp_single),
    .io_iss_uop_xcpt_pf_if      (io_iss_uops_1_xcpt_pf_if),
    .io_iss_uop_xcpt_ae_if      (io_iss_uops_1_xcpt_ae_if),
    .io_iss_uop_xcpt_ma_if      (io_iss_uops_1_xcpt_ma_if),
    .io_iss_uop_bp_debug_if     (io_iss_uops_1_bp_debug_if),
    .io_iss_uop_bp_xcpt_if      (io_iss_uops_1_bp_xcpt_if),
    .io_iss_uop_debug_fsrc      (io_iss_uops_1_debug_fsrc),
    .io_iss_uop_debug_tsrc      (io_iss_uops_1_debug_tsrc),
    .io_rrd_valid               (_rrd_decode_unit_1_io_rrd_valid),
    .io_rrd_uop_uopc            (_rrd_decode_unit_1_io_rrd_uop_uopc),
    .io_rrd_uop_inst            (_rrd_decode_unit_1_io_rrd_uop_inst),
    .io_rrd_uop_debug_inst      (_rrd_decode_unit_1_io_rrd_uop_debug_inst),
    .io_rrd_uop_is_rvc          (_rrd_decode_unit_1_io_rrd_uop_is_rvc),
    .io_rrd_uop_debug_pc        (_rrd_decode_unit_1_io_rrd_uop_debug_pc),
    .io_rrd_uop_iq_type         (_rrd_decode_unit_1_io_rrd_uop_iq_type),
    .io_rrd_uop_fu_code         (_rrd_decode_unit_1_io_rrd_uop_fu_code),
    .io_rrd_uop_ctrl_br_type    (_rrd_decode_unit_1_io_rrd_uop_ctrl_br_type),
    .io_rrd_uop_ctrl_op1_sel    (_rrd_decode_unit_1_io_rrd_uop_ctrl_op1_sel),
    .io_rrd_uop_ctrl_op2_sel    (_rrd_decode_unit_1_io_rrd_uop_ctrl_op2_sel),
    .io_rrd_uop_ctrl_imm_sel    (_rrd_decode_unit_1_io_rrd_uop_ctrl_imm_sel),
    .io_rrd_uop_ctrl_op_fcn     (_rrd_decode_unit_1_io_rrd_uop_ctrl_op_fcn),
    .io_rrd_uop_ctrl_fcn_dw     (_rrd_decode_unit_1_io_rrd_uop_ctrl_fcn_dw),
    .io_rrd_uop_ctrl_csr_cmd    (_rrd_decode_unit_1_io_rrd_uop_ctrl_csr_cmd),
    .io_rrd_uop_ctrl_is_load    (_rrd_decode_unit_1_io_rrd_uop_ctrl_is_load),
    .io_rrd_uop_ctrl_is_sta     (_rrd_decode_unit_1_io_rrd_uop_ctrl_is_sta),
    .io_rrd_uop_ctrl_is_std     (_rrd_decode_unit_1_io_rrd_uop_ctrl_is_std),
    .io_rrd_uop_iw_state        (_rrd_decode_unit_1_io_rrd_uop_iw_state),
    .io_rrd_uop_is_br           (_rrd_decode_unit_1_io_rrd_uop_is_br),
    .io_rrd_uop_is_jalr         (_rrd_decode_unit_1_io_rrd_uop_is_jalr),
    .io_rrd_uop_is_jal          (_rrd_decode_unit_1_io_rrd_uop_is_jal),
    .io_rrd_uop_is_sfb          (_rrd_decode_unit_1_io_rrd_uop_is_sfb),
    .io_rrd_uop_br_mask         (_rrd_decode_unit_1_io_rrd_uop_br_mask),
    .io_rrd_uop_br_tag          (_rrd_decode_unit_1_io_rrd_uop_br_tag),
    .io_rrd_uop_ftq_idx         (_rrd_decode_unit_1_io_rrd_uop_ftq_idx),
    .io_rrd_uop_edge_inst       (_rrd_decode_unit_1_io_rrd_uop_edge_inst),
    .io_rrd_uop_pc_lob          (_rrd_decode_unit_1_io_rrd_uop_pc_lob),
    .io_rrd_uop_taken           (_rrd_decode_unit_1_io_rrd_uop_taken),
    .io_rrd_uop_imm_packed      (_rrd_decode_unit_1_io_rrd_uop_imm_packed),
    .io_rrd_uop_csr_addr        (_rrd_decode_unit_1_io_rrd_uop_csr_addr),
    .io_rrd_uop_rob_idx         (_rrd_decode_unit_1_io_rrd_uop_rob_idx),
    .io_rrd_uop_ldq_idx         (_rrd_decode_unit_1_io_rrd_uop_ldq_idx),
    .io_rrd_uop_stq_idx         (_rrd_decode_unit_1_io_rrd_uop_stq_idx),
    .io_rrd_uop_rxq_idx         (_rrd_decode_unit_1_io_rrd_uop_rxq_idx),
    .io_rrd_uop_pdst            (_rrd_decode_unit_1_io_rrd_uop_pdst),
    .io_rrd_uop_prs1            (_rrd_decode_unit_1_io_rrd_uop_prs1),
    .io_rrd_uop_prs2            (_rrd_decode_unit_1_io_rrd_uop_prs2),
    .io_rrd_uop_prs3            (_rrd_decode_unit_1_io_rrd_uop_prs3),
    .io_rrd_uop_ppred           (_rrd_decode_unit_1_io_rrd_uop_ppred),
    .io_rrd_uop_prs1_busy       (_rrd_decode_unit_1_io_rrd_uop_prs1_busy),
    .io_rrd_uop_prs2_busy       (_rrd_decode_unit_1_io_rrd_uop_prs2_busy),
    .io_rrd_uop_prs3_busy       (_rrd_decode_unit_1_io_rrd_uop_prs3_busy),
    .io_rrd_uop_ppred_busy      (_rrd_decode_unit_1_io_rrd_uop_ppred_busy),
    .io_rrd_uop_stale_pdst      (_rrd_decode_unit_1_io_rrd_uop_stale_pdst),
    .io_rrd_uop_exception       (_rrd_decode_unit_1_io_rrd_uop_exception),
    .io_rrd_uop_exc_cause       (_rrd_decode_unit_1_io_rrd_uop_exc_cause),
    .io_rrd_uop_bypassable      (_rrd_decode_unit_1_io_rrd_uop_bypassable),
    .io_rrd_uop_mem_cmd         (_rrd_decode_unit_1_io_rrd_uop_mem_cmd),
    .io_rrd_uop_mem_size        (_rrd_decode_unit_1_io_rrd_uop_mem_size),
    .io_rrd_uop_mem_signed      (_rrd_decode_unit_1_io_rrd_uop_mem_signed),
    .io_rrd_uop_is_fence        (_rrd_decode_unit_1_io_rrd_uop_is_fence),
    .io_rrd_uop_is_fencei       (_rrd_decode_unit_1_io_rrd_uop_is_fencei),
    .io_rrd_uop_is_amo          (_rrd_decode_unit_1_io_rrd_uop_is_amo),
    .io_rrd_uop_uses_ldq        (_rrd_decode_unit_1_io_rrd_uop_uses_ldq),
    .io_rrd_uop_uses_stq        (_rrd_decode_unit_1_io_rrd_uop_uses_stq),
    .io_rrd_uop_is_sys_pc2epc   (_rrd_decode_unit_1_io_rrd_uop_is_sys_pc2epc),
    .io_rrd_uop_is_unique       (_rrd_decode_unit_1_io_rrd_uop_is_unique),
    .io_rrd_uop_flush_on_commit (_rrd_decode_unit_1_io_rrd_uop_flush_on_commit),
    .io_rrd_uop_ldst_is_rs1     (_rrd_decode_unit_1_io_rrd_uop_ldst_is_rs1),
    .io_rrd_uop_ldst            (_rrd_decode_unit_1_io_rrd_uop_ldst),
    .io_rrd_uop_lrs1            (_rrd_decode_unit_1_io_rrd_uop_lrs1),
    .io_rrd_uop_lrs2            (_rrd_decode_unit_1_io_rrd_uop_lrs2),
    .io_rrd_uop_lrs3            (_rrd_decode_unit_1_io_rrd_uop_lrs3),
    .io_rrd_uop_ldst_val        (_rrd_decode_unit_1_io_rrd_uop_ldst_val),
    .io_rrd_uop_dst_rtype       (_rrd_decode_unit_1_io_rrd_uop_dst_rtype),
    .io_rrd_uop_lrs1_rtype      (_rrd_decode_unit_1_io_rrd_uop_lrs1_rtype),
    .io_rrd_uop_lrs2_rtype      (_rrd_decode_unit_1_io_rrd_uop_lrs2_rtype),
    .io_rrd_uop_frs3_en         (_rrd_decode_unit_1_io_rrd_uop_frs3_en),
    .io_rrd_uop_fp_val          (_rrd_decode_unit_1_io_rrd_uop_fp_val),
    .io_rrd_uop_fp_single       (_rrd_decode_unit_1_io_rrd_uop_fp_single),
    .io_rrd_uop_xcpt_pf_if      (_rrd_decode_unit_1_io_rrd_uop_xcpt_pf_if),
    .io_rrd_uop_xcpt_ae_if      (_rrd_decode_unit_1_io_rrd_uop_xcpt_ae_if),
    .io_rrd_uop_xcpt_ma_if      (_rrd_decode_unit_1_io_rrd_uop_xcpt_ma_if),
    .io_rrd_uop_bp_debug_if     (_rrd_decode_unit_1_io_rrd_uop_bp_debug_if),
    .io_rrd_uop_bp_xcpt_if      (_rrd_decode_unit_1_io_rrd_uop_bp_xcpt_if),
    .io_rrd_uop_debug_fsrc      (_rrd_decode_unit_1_io_rrd_uop_debug_fsrc),
    .io_rrd_uop_debug_tsrc      (_rrd_decode_unit_1_io_rrd_uop_debug_tsrc)
  );
  RegisterReadDecode_3_boom rrd_decode_unit_2 (	// @[register-read.scala:80:33]
    .io_iss_valid            (io_iss_valids_2),
    .io_iss_uop_uopc         (io_iss_uops_2_uopc),
    .io_iss_uop_is_rvc       (io_iss_uops_2_is_rvc),
    .io_iss_uop_fu_code      (io_iss_uops_2_fu_code),
    .io_iss_uop_is_br        (io_iss_uops_2_is_br),
    .io_iss_uop_is_jalr      (io_iss_uops_2_is_jalr),
    .io_iss_uop_is_jal       (io_iss_uops_2_is_jal),
    .io_iss_uop_is_sfb       (io_iss_uops_2_is_sfb),
    .io_iss_uop_br_mask      (io_iss_uops_2_br_mask),
    .io_iss_uop_br_tag       (io_iss_uops_2_br_tag),
    .io_iss_uop_ftq_idx      (io_iss_uops_2_ftq_idx),
    .io_iss_uop_edge_inst    (io_iss_uops_2_edge_inst),
    .io_iss_uop_pc_lob       (io_iss_uops_2_pc_lob),
    .io_iss_uop_taken        (io_iss_uops_2_taken),
    .io_iss_uop_imm_packed   (io_iss_uops_2_imm_packed),
    .io_iss_uop_rob_idx      (io_iss_uops_2_rob_idx),
    .io_iss_uop_ldq_idx      (io_iss_uops_2_ldq_idx),
    .io_iss_uop_stq_idx      (io_iss_uops_2_stq_idx),
    .io_iss_uop_pdst         (io_iss_uops_2_pdst),
    .io_iss_uop_prs1         (io_iss_uops_2_prs1),
    .io_iss_uop_prs2         (io_iss_uops_2_prs2),
    .io_iss_uop_bypassable   (io_iss_uops_2_bypassable),
    .io_iss_uop_mem_cmd      (io_iss_uops_2_mem_cmd),
    .io_iss_uop_is_amo       (io_iss_uops_2_is_amo),
    .io_iss_uop_uses_stq     (io_iss_uops_2_uses_stq),
    .io_iss_uop_dst_rtype    (io_iss_uops_2_dst_rtype),
    .io_iss_uop_lrs1_rtype   (io_iss_uops_2_lrs1_rtype),
    .io_iss_uop_lrs2_rtype   (io_iss_uops_2_lrs2_rtype),
    .io_rrd_valid            (_rrd_decode_unit_2_io_rrd_valid),
    .io_rrd_uop_uopc         (_rrd_decode_unit_2_io_rrd_uop_uopc),
    .io_rrd_uop_is_rvc       (_rrd_decode_unit_2_io_rrd_uop_is_rvc),
    .io_rrd_uop_fu_code      (_rrd_decode_unit_2_io_rrd_uop_fu_code),
    .io_rrd_uop_ctrl_br_type (_rrd_decode_unit_2_io_rrd_uop_ctrl_br_type),
    .io_rrd_uop_ctrl_op1_sel (_rrd_decode_unit_2_io_rrd_uop_ctrl_op1_sel),
    .io_rrd_uop_ctrl_op2_sel (_rrd_decode_unit_2_io_rrd_uop_ctrl_op2_sel),
    .io_rrd_uop_ctrl_imm_sel (_rrd_decode_unit_2_io_rrd_uop_ctrl_imm_sel),
    .io_rrd_uop_ctrl_op_fcn  (_rrd_decode_unit_2_io_rrd_uop_ctrl_op_fcn),
    .io_rrd_uop_ctrl_fcn_dw  (_rrd_decode_unit_2_io_rrd_uop_ctrl_fcn_dw),
    .io_rrd_uop_ctrl_csr_cmd (_rrd_decode_unit_2_io_rrd_uop_ctrl_csr_cmd),
    .io_rrd_uop_is_br        (_rrd_decode_unit_2_io_rrd_uop_is_br),
    .io_rrd_uop_is_jalr      (_rrd_decode_unit_2_io_rrd_uop_is_jalr),
    .io_rrd_uop_is_jal       (_rrd_decode_unit_2_io_rrd_uop_is_jal),
    .io_rrd_uop_is_sfb       (_rrd_decode_unit_2_io_rrd_uop_is_sfb),
    .io_rrd_uop_br_mask      (_rrd_decode_unit_2_io_rrd_uop_br_mask),
    .io_rrd_uop_br_tag       (_rrd_decode_unit_2_io_rrd_uop_br_tag),
    .io_rrd_uop_ftq_idx      (_rrd_decode_unit_2_io_rrd_uop_ftq_idx),
    .io_rrd_uop_edge_inst    (_rrd_decode_unit_2_io_rrd_uop_edge_inst),
    .io_rrd_uop_pc_lob       (_rrd_decode_unit_2_io_rrd_uop_pc_lob),
    .io_rrd_uop_taken        (_rrd_decode_unit_2_io_rrd_uop_taken),
    .io_rrd_uop_imm_packed   (_rrd_decode_unit_2_io_rrd_uop_imm_packed),
    .io_rrd_uop_rob_idx      (_rrd_decode_unit_2_io_rrd_uop_rob_idx),
    .io_rrd_uop_ldq_idx      (_rrd_decode_unit_2_io_rrd_uop_ldq_idx),
    .io_rrd_uop_stq_idx      (_rrd_decode_unit_2_io_rrd_uop_stq_idx),
    .io_rrd_uop_pdst         (_rrd_decode_unit_2_io_rrd_uop_pdst),
    .io_rrd_uop_prs1         (_rrd_decode_unit_2_io_rrd_uop_prs1),
    .io_rrd_uop_prs2         (_rrd_decode_unit_2_io_rrd_uop_prs2),
    .io_rrd_uop_bypassable   (_rrd_decode_unit_2_io_rrd_uop_bypassable),
    .io_rrd_uop_is_amo       (_rrd_decode_unit_2_io_rrd_uop_is_amo),
    .io_rrd_uop_uses_stq     (_rrd_decode_unit_2_io_rrd_uop_uses_stq),
    .io_rrd_uop_dst_rtype    (_rrd_decode_unit_2_io_rrd_uop_dst_rtype),
    .io_rrd_uop_lrs1_rtype   (_rrd_decode_unit_2_io_rrd_uop_lrs1_rtype),
    .io_rrd_uop_lrs2_rtype   (_rrd_decode_unit_2_io_rrd_uop_lrs2_rtype)
  );
  assign io_rf_read_ports_0_addr = io_iss_uops_0_prs1;
  assign io_rf_read_ports_1_addr = io_iss_uops_0_prs2;
  assign io_rf_read_ports_2_addr = io_iss_uops_1_prs1;
  assign io_rf_read_ports_3_addr = io_iss_uops_1_prs2;
  assign io_rf_read_ports_4_addr = io_iss_uops_2_prs1;
  assign io_rf_read_ports_5_addr = io_iss_uops_2_prs2;
  assign io_exe_reqs_0_valid = exe_reg_valids_0;	// @[register-read.scala:69:33]
  assign io_exe_reqs_0_bits_uop_uopc = exe_reg_uops_0_uopc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_inst = exe_reg_uops_0_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_inst = exe_reg_uops_0_debug_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_rvc = exe_reg_uops_0_is_rvc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_pc = exe_reg_uops_0_debug_pc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_iq_type = exe_reg_uops_0_iq_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_fu_code = exe_reg_uops_0_fu_code;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_br_type = exe_reg_uops_0_ctrl_br_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_op1_sel = exe_reg_uops_0_ctrl_op1_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_op2_sel = exe_reg_uops_0_ctrl_op2_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_imm_sel = exe_reg_uops_0_ctrl_imm_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_op_fcn = exe_reg_uops_0_ctrl_op_fcn;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_fcn_dw = exe_reg_uops_0_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_csr_cmd = exe_reg_uops_0_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_is_load = exe_reg_uops_0_ctrl_is_load;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_is_sta = exe_reg_uops_0_ctrl_is_sta;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_is_std = exe_reg_uops_0_ctrl_is_std;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_iw_state = exe_reg_uops_0_iw_state;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_br = exe_reg_uops_0_is_br;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_jalr = exe_reg_uops_0_is_jalr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_jal = exe_reg_uops_0_is_jal;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_sfb = exe_reg_uops_0_is_sfb;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_br_mask = exe_reg_uops_0_br_mask;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_br_tag = exe_reg_uops_0_br_tag;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ftq_idx = exe_reg_uops_0_ftq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_edge_inst = exe_reg_uops_0_edge_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_pc_lob = exe_reg_uops_0_pc_lob;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_taken = exe_reg_uops_0_taken;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_imm_packed = exe_reg_uops_0_imm_packed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_csr_addr = exe_reg_uops_0_csr_addr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_rob_idx = exe_reg_uops_0_rob_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldq_idx = exe_reg_uops_0_ldq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_stq_idx = exe_reg_uops_0_stq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_rxq_idx = exe_reg_uops_0_rxq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_pdst = exe_reg_uops_0_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs1 = exe_reg_uops_0_prs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs2 = exe_reg_uops_0_prs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs3 = exe_reg_uops_0_prs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ppred = exe_reg_uops_0_ppred;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs1_busy = exe_reg_uops_0_prs1_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs2_busy = exe_reg_uops_0_prs2_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs3_busy = exe_reg_uops_0_prs3_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ppred_busy = exe_reg_uops_0_ppred_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_stale_pdst = exe_reg_uops_0_stale_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_exception = exe_reg_uops_0_exception;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_exc_cause = exe_reg_uops_0_exc_cause;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_bypassable = exe_reg_uops_0_bypassable;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_mem_cmd = exe_reg_uops_0_mem_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_mem_size = exe_reg_uops_0_mem_size;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_mem_signed = exe_reg_uops_0_mem_signed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_fence = exe_reg_uops_0_is_fence;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_fencei = exe_reg_uops_0_is_fencei;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_amo = exe_reg_uops_0_is_amo;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_uses_ldq = exe_reg_uops_0_uses_ldq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_uses_stq = exe_reg_uops_0_uses_stq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_sys_pc2epc = exe_reg_uops_0_is_sys_pc2epc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_unique = exe_reg_uops_0_is_unique;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_flush_on_commit = exe_reg_uops_0_flush_on_commit;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldst_is_rs1 = exe_reg_uops_0_ldst_is_rs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldst = exe_reg_uops_0_ldst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs1 = exe_reg_uops_0_lrs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs2 = exe_reg_uops_0_lrs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs3 = exe_reg_uops_0_lrs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldst_val = exe_reg_uops_0_ldst_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_dst_rtype = exe_reg_uops_0_dst_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs1_rtype = exe_reg_uops_0_lrs1_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs2_rtype = exe_reg_uops_0_lrs2_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_frs3_en = exe_reg_uops_0_frs3_en;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_fp_val = exe_reg_uops_0_fp_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_fp_single = exe_reg_uops_0_fp_single;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_xcpt_pf_if = exe_reg_uops_0_xcpt_pf_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_xcpt_ae_if = exe_reg_uops_0_xcpt_ae_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_xcpt_ma_if = exe_reg_uops_0_xcpt_ma_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_bp_debug_if = exe_reg_uops_0_bp_debug_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_bp_xcpt_if = exe_reg_uops_0_bp_xcpt_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_fsrc = exe_reg_uops_0_debug_fsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_tsrc = exe_reg_uops_0_debug_tsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_rs1_data = exe_reg_rs1_data_0;	// @[register-read.scala:71:29]
  assign io_exe_reqs_0_bits_rs2_data = exe_reg_rs2_data_0;	// @[register-read.scala:72:29]
  assign io_exe_reqs_1_valid = exe_reg_valids_1;	// @[register-read.scala:69:33]
  assign io_exe_reqs_1_bits_uop_uopc = exe_reg_uops_1_uopc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_inst = exe_reg_uops_1_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_inst = exe_reg_uops_1_debug_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_rvc = exe_reg_uops_1_is_rvc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_pc = exe_reg_uops_1_debug_pc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_iq_type = exe_reg_uops_1_iq_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_fu_code = exe_reg_uops_1_fu_code;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_br_type = exe_reg_uops_1_ctrl_br_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_op1_sel = exe_reg_uops_1_ctrl_op1_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_op2_sel = exe_reg_uops_1_ctrl_op2_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_imm_sel = exe_reg_uops_1_ctrl_imm_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_op_fcn = exe_reg_uops_1_ctrl_op_fcn;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_fcn_dw = exe_reg_uops_1_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_csr_cmd = exe_reg_uops_1_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_is_load = exe_reg_uops_1_ctrl_is_load;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_is_sta = exe_reg_uops_1_ctrl_is_sta;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_is_std = exe_reg_uops_1_ctrl_is_std;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_iw_state = exe_reg_uops_1_iw_state;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_br = exe_reg_uops_1_is_br;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_jalr = exe_reg_uops_1_is_jalr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_jal = exe_reg_uops_1_is_jal;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_sfb = exe_reg_uops_1_is_sfb;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_br_mask = exe_reg_uops_1_br_mask;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_br_tag = exe_reg_uops_1_br_tag;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ftq_idx = exe_reg_uops_1_ftq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_edge_inst = exe_reg_uops_1_edge_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_pc_lob = exe_reg_uops_1_pc_lob;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_taken = exe_reg_uops_1_taken;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_imm_packed = exe_reg_uops_1_imm_packed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_csr_addr = exe_reg_uops_1_csr_addr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_rob_idx = exe_reg_uops_1_rob_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldq_idx = exe_reg_uops_1_ldq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_stq_idx = exe_reg_uops_1_stq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_rxq_idx = exe_reg_uops_1_rxq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_pdst = exe_reg_uops_1_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs1 = exe_reg_uops_1_prs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs2 = exe_reg_uops_1_prs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs3 = exe_reg_uops_1_prs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ppred = exe_reg_uops_1_ppred;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs1_busy = exe_reg_uops_1_prs1_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs2_busy = exe_reg_uops_1_prs2_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs3_busy = exe_reg_uops_1_prs3_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ppred_busy = exe_reg_uops_1_ppred_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_stale_pdst = exe_reg_uops_1_stale_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_exception = exe_reg_uops_1_exception;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_exc_cause = exe_reg_uops_1_exc_cause;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_bypassable = exe_reg_uops_1_bypassable;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_mem_cmd = exe_reg_uops_1_mem_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_mem_size = exe_reg_uops_1_mem_size;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_mem_signed = exe_reg_uops_1_mem_signed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_fence = exe_reg_uops_1_is_fence;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_fencei = exe_reg_uops_1_is_fencei;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_amo = exe_reg_uops_1_is_amo;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_uses_ldq = exe_reg_uops_1_uses_ldq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_uses_stq = exe_reg_uops_1_uses_stq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_sys_pc2epc = exe_reg_uops_1_is_sys_pc2epc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_unique = exe_reg_uops_1_is_unique;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_flush_on_commit = exe_reg_uops_1_flush_on_commit;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldst_is_rs1 = exe_reg_uops_1_ldst_is_rs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldst = exe_reg_uops_1_ldst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs1 = exe_reg_uops_1_lrs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs2 = exe_reg_uops_1_lrs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs3 = exe_reg_uops_1_lrs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldst_val = exe_reg_uops_1_ldst_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_dst_rtype = exe_reg_uops_1_dst_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs1_rtype = exe_reg_uops_1_lrs1_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs2_rtype = exe_reg_uops_1_lrs2_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_frs3_en = exe_reg_uops_1_frs3_en;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_fp_val = exe_reg_uops_1_fp_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_fp_single = exe_reg_uops_1_fp_single;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_xcpt_pf_if = exe_reg_uops_1_xcpt_pf_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_xcpt_ae_if = exe_reg_uops_1_xcpt_ae_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_xcpt_ma_if = exe_reg_uops_1_xcpt_ma_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_bp_debug_if = exe_reg_uops_1_bp_debug_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_bp_xcpt_if = exe_reg_uops_1_bp_xcpt_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_fsrc = exe_reg_uops_1_debug_fsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_tsrc = exe_reg_uops_1_debug_tsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_rs1_data = exe_reg_rs1_data_1;	// @[register-read.scala:71:29]
  assign io_exe_reqs_1_bits_rs2_data = exe_reg_rs2_data_1;	// @[register-read.scala:72:29]
  assign io_exe_reqs_2_valid = exe_reg_valids_2;	// @[register-read.scala:69:33]
  assign io_exe_reqs_2_bits_uop_uopc = exe_reg_uops_2_uopc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_is_rvc = exe_reg_uops_2_is_rvc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_fu_code = exe_reg_uops_2_fu_code;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_br_type = exe_reg_uops_2_ctrl_br_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_op1_sel = exe_reg_uops_2_ctrl_op1_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_op2_sel = exe_reg_uops_2_ctrl_op2_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_imm_sel = exe_reg_uops_2_ctrl_imm_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_op_fcn = exe_reg_uops_2_ctrl_op_fcn;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_fcn_dw = exe_reg_uops_2_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ctrl_csr_cmd = exe_reg_uops_2_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_is_br = exe_reg_uops_2_is_br;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_is_jalr = exe_reg_uops_2_is_jalr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_is_jal = exe_reg_uops_2_is_jal;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_is_sfb = exe_reg_uops_2_is_sfb;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_br_mask = exe_reg_uops_2_br_mask;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_br_tag = exe_reg_uops_2_br_tag;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ftq_idx = exe_reg_uops_2_ftq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_edge_inst = exe_reg_uops_2_edge_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_pc_lob = exe_reg_uops_2_pc_lob;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_taken = exe_reg_uops_2_taken;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_imm_packed = exe_reg_uops_2_imm_packed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_rob_idx = exe_reg_uops_2_rob_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_ldq_idx = exe_reg_uops_2_ldq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_stq_idx = exe_reg_uops_2_stq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_pdst = exe_reg_uops_2_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_prs1 = exe_reg_uops_2_prs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_bypassable = exe_reg_uops_2_bypassable;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_is_amo = exe_reg_uops_2_is_amo;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_uses_stq = exe_reg_uops_2_uses_stq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_uop_dst_rtype = exe_reg_uops_2_dst_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_2_bits_rs1_data = exe_reg_rs1_data_2;	// @[register-read.scala:71:29]
  assign io_exe_reqs_2_bits_rs2_data = exe_reg_rs2_data_2;	// @[register-read.scala:72:29]
endmodule

