INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Tue Jan 18 00:11:14 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.54 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.64 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute     set_directive_top -name Conv_sysarr_dbbuf Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.err.log 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.5 sec.
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:360:30
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:374:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390:38
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390:52
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390:56
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390:64
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:30
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:39
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:55
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:59
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:63
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:395:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402:80
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:402:96
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:403:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:403:18
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:403:26
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365:8
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:367:8
Execute       send_msg_by_id WARNING @200-471@%s%s 23 Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 23 issue(s) in file Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.33 sec.
Command       clang_tidy done; 0.33 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.err.log 
Command       ap_eval done; 0.26 sec.
WARNING: [HLS 207-1536] 'false' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:162:54
WARNING: [HLS 207-1536] 'false' in '#pragma HLS dependence' is deprecated, and it will be removed in future release: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165:54
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.5 sec.
Command       clang_tidy done; 0.55 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.31 sec.
Command       clang_tidy done; 0.31 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv1d.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv1d.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.46 sec.
Command       clang_tidy done; 0.5 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.err.log 
Command       ap_eval done; 0.26 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.3 sec.
Command       clang_tidy done; 0.3 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.57 sec.
Command       clang_tidy done; 0.64 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.26 sec.
Command       clang_tidy done; 0.27 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.27 sec.
Command       clang_tidy done; 0.27 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.33 sec.
Command       clang_tidy done; 0.33 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.err.log 
Command       ap_eval done; 0.26 sec.
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.g.bc"  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.g.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.36 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.36 sec.
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -reflow-float-conversion -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.49 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.49 sec.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=Conv_sysarr_dbbuf -mllvm -hls-db-dir -mllvm /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.lto.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.29 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:264:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::write(ap_axiu<128, 0, 0, 0> const&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:432:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:267:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:314:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:300:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:270:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:290:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<128, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73:19) in function 'runL2toL1' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:73:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_7' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161:21) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20) in function 'runSysArr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_347_11' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:347:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:347:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_412_13' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:412:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:412:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<128, 0, 0, 0>::operator=(ap_axiu<128, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&, hls::stream<ap_axiu<128, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:222:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 686 ; free virtual = 62622
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 686 ; free virtual = 62622
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Conv_sysarr_dbbuf -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.0.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 678 ; free virtual = 62615
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_int_ref.h:708: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 668 ; free virtual = 62608
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc to /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'LOOP_L2_W' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65) in function 'runL2toL1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_6' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:200) in function 'runSysArr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_312_7' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:312) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_10' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:343) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_12' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_424_15' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:424) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_288_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288) in function 'Conv_sysarr_dbbuf' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_298_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298) in function 'Conv_sysarr_dbbuf' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_312_7' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:312) in function 'Conv_sysarr_dbbuf' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_424_15' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:424) in function 'Conv_sysarr_dbbuf' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_INPUT_ROW' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128) in function 'runSysArr' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_137_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_137_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_291_2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_301_5' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:303) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_316_8' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:319) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_427_16' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:429) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:137) in function 'runSysArr' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_149_2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:149) in function 'runSysArr' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_186_5' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) in function 'runSysArr' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'output_buf' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:148) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_l1_pass' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:356) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_l1_local' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:231) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regfile' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:372) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1buf' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:373) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regfile' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:372) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'output_reg.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_reg.1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_reg.2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_reg.3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop LOOP_S (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365)  of function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_LOOP_S', detected/extracted 4 process function(s): 
	 'dataflow_in_loop_LOOP_S.entry18'
	 'runWeight2Reg'
	 'runL2toL1'
	 'runSysArr'.
Command         transform done; 0.36 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128:27) to (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188:4) in function 'runSysArr'... converting 15 basic blocks.
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 628 ; free virtual = 62578
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:33:28) in function 'runWeight2Reg'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_L2_H' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59:22) in function 'runL2toL1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296:38) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_310_6' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310:37) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_340_9' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340:33) in function 'Conv_sysarr_dbbuf'.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_C_OUTER' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332:25) in function 'Conv_sysarr_dbbuf' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_K_OUTER' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329:25) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_422_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262:11) in function 'Conv_sysarr_dbbuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.1'.
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180:7).
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1_local.3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:193:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1_pass[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1buf[0]18' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:79:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293:20)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320:40)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:351:21)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414:39)
WARNING: [HLS 200-1449] Process runWeight2Reg has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process runL2toL1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_LOOP_S has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 1.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 547 ; free virtual = 62516
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.22 sec.
Command     elaborate done; 19.96 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Conv_sysarr_dbbuf' ...
Execute       ap_set_top_model Conv_sysarr_dbbuf 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_LOOP_S.entry18' to 'dataflow_in_loop_LOOP_S_entry18'.
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Conv_sysarr_dbbuf 
Execute       preproc_iomode -model dataflow_parent_loop_proc14 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_LOOP_S 
Execute       preproc_iomode -model runSysArr 
Execute       preproc_iomode -model runL2toL1 
Execute       preproc_iomode -model runWeight2Reg 
Execute       preproc_iomode -model dataflow_in_loop_LOOP_S.entry18 
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop_LOOP_S.entry18 runWeight2Reg runL2toL1 runSysArr dataflow_in_loop_LOOP_S dataflow_parent_loop_proc dataflow_parent_loop_proc14 Conv_sysarr_dbbuf
INFO-FLOW: Configuring Module : dataflow_in_loop_LOOP_S.entry18 ...
Execute       set_default_model dataflow_in_loop_LOOP_S.entry18 
Execute       apply_spec_resource_limit dataflow_in_loop_LOOP_S.entry18 
INFO-FLOW: Configuring Module : runWeight2Reg ...
Execute       set_default_model runWeight2Reg 
Execute       apply_spec_resource_limit runWeight2Reg 
INFO-FLOW: Configuring Module : runL2toL1 ...
Execute       set_default_model runL2toL1 
Execute       apply_spec_resource_limit runL2toL1 
INFO-FLOW: Configuring Module : runSysArr ...
Execute       set_default_model runSysArr 
Execute       apply_spec_resource_limit runSysArr 
INFO-FLOW: Configuring Module : dataflow_in_loop_LOOP_S ...
Execute       set_default_model dataflow_in_loop_LOOP_S 
Execute       apply_spec_resource_limit dataflow_in_loop_LOOP_S 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc14 ...
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc14 
INFO-FLOW: Configuring Module : Conv_sysarr_dbbuf ...
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       apply_spec_resource_limit Conv_sysarr_dbbuf 
INFO-FLOW: Model list for preprocess: dataflow_in_loop_LOOP_S.entry18 runWeight2Reg runL2toL1 runSysArr dataflow_in_loop_LOOP_S dataflow_parent_loop_proc dataflow_parent_loop_proc14 Conv_sysarr_dbbuf
INFO-FLOW: Preprocessing Module: dataflow_in_loop_LOOP_S.entry18 ...
Execute       set_default_model dataflow_in_loop_LOOP_S.entry18 
Execute       cdfg_preprocess -model dataflow_in_loop_LOOP_S.entry18 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S.entry18 
INFO-FLOW: Preprocessing Module: runWeight2Reg ...
Execute       set_default_model runWeight2Reg 
Execute       cdfg_preprocess -model runWeight2Reg 
Execute       rtl_gen_preprocess runWeight2Reg 
INFO-FLOW: Preprocessing Module: runL2toL1 ...
Execute       set_default_model runL2toL1 
Execute       cdfg_preprocess -model runL2toL1 
Execute       rtl_gen_preprocess runL2toL1 
INFO-FLOW: Preprocessing Module: runSysArr ...
Execute       set_default_model runSysArr 
Execute       cdfg_preprocess -model runSysArr 
Execute       rtl_gen_preprocess runSysArr 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_LOOP_S ...
Execute       set_default_model dataflow_in_loop_LOOP_S 
Execute       cdfg_preprocess -model dataflow_in_loop_LOOP_S 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc14 ...
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc14 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc14 
INFO-FLOW: Preprocessing Module: Conv_sysarr_dbbuf ...
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       cdfg_preprocess -model Conv_sysarr_dbbuf 
Execute       rtl_gen_preprocess Conv_sysarr_dbbuf 
INFO-FLOW: Model list for synthesis: dataflow_in_loop_LOOP_S.entry18 runWeight2Reg runL2toL1 runSysArr dataflow_in_loop_LOOP_S dataflow_parent_loop_proc dataflow_parent_loop_proc14 Conv_sysarr_dbbuf
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_LOOP_S_entry18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_LOOP_S.entry18 
Execute       schedule -model dataflow_in_loop_LOOP_S.entry18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.81 seconds; current allocated memory: 223.111 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_LOOP_S.entry18.
Execute       set_default_model dataflow_in_loop_LOOP_S.entry18 
Execute       bind -model dataflow_in_loop_LOOP_S.entry18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 223.357 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_LOOP_S.entry18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runWeight2Reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runWeight2Reg 
Execute       schedule -model runWeight2Reg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln42_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 223.986 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.sched.adb -f 
INFO-FLOW: Finish scheduling runWeight2Reg.
Execute       set_default_model runWeight2Reg 
Execute       bind -model runWeight2Reg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.949 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.bind.adb -f 
INFO-FLOW: Finish binding runWeight2Reg.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runL2toL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runL2toL1 
Execute       schedule -model runL2toL1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln59_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_L2_H_LOOP_L2_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.259 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.sched.adb -f 
INFO-FLOW: Finish scheduling runL2toL1.
Execute       set_default_model runL2toL1 
Execute       bind -model runL2toL1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 225.566 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.bind.adb -f 
INFO-FLOW: Finish binding runL2toL1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runSysArr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runSysArr 
Execute       schedule -model runSysArr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INPUT_ROW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 226.515 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.sched.adb -f 
INFO-FLOW: Finish scheduling runSysArr.
Execute       set_default_model runSysArr 
Execute       bind -model runSysArr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.828 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.bind.adb -f 
INFO-FLOW: Finish binding runSysArr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_LOOP_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_LOOP_S 
Execute       schedule -model dataflow_in_loop_LOOP_S 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.042 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_LOOP_S.
Execute       set_default_model dataflow_in_loop_LOOP_S 
Execute       bind -model dataflow_in_loop_LOOP_S 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 228.547 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_LOOP_S.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.657 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.843 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       schedule -model dataflow_parent_loop_proc14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.925 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc14.
Execute       set_default_model dataflow_parent_loop_proc14 
Execute       bind -model dataflow_parent_loop_proc14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.079 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_sysarr_dbbuf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       schedule -model Conv_sysarr_dbbuf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul178) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_3_VITIS_LOOP_298_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_6_VITIS_LOOP_312_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_340_9_VITIS_LOOP_343_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_12'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr_dbbuf' (Loop: VITIS_LOOP_410_12): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln414', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414) of variable 'add_ln414', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_422_14_VITIS_LOOP_424_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.973 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.sched.adb -f 
INFO-FLOW: Finish scheduling Conv_sysarr_dbbuf.
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       bind -model Conv_sysarr_dbbuf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 231.167 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.bind.adb -f 
INFO-FLOW: Finish binding Conv_sysarr_dbbuf.
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S.entry18 
Execute       rtl_gen_preprocess runWeight2Reg 
Execute       rtl_gen_preprocess runL2toL1 
Execute       rtl_gen_preprocess runSysArr 
Execute       rtl_gen_preprocess dataflow_in_loop_LOOP_S 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc14 
Execute       rtl_gen_preprocess Conv_sysarr_dbbuf 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop_LOOP_S.entry18 runWeight2Reg runL2toL1 runSysArr dataflow_in_loop_LOOP_S dataflow_parent_loop_proc dataflow_parent_loop_proc14 Conv_sysarr_dbbuf
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_LOOP_S_entry18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_LOOP_S.entry18 -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_LOOP_S_entry18'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 231.464 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_LOOP_S.entry18 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_entry18 
Execute       gen_rtl dataflow_in_loop_LOOP_S.entry18 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_entry18 
Execute       syn_report -csynth -model dataflow_in_loop_LOOP_S.entry18 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_entry18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_LOOP_S.entry18 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_entry18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_LOOP_S.entry18 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_LOOP_S.entry18 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.adb 
Execute       gen_tb_info dataflow_in_loop_LOOP_S.entry18 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runWeight2Reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runWeight2Reg -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runWeight2Reg'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 234.268 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl runWeight2Reg -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_runWeight2Reg 
Execute       gen_rtl runWeight2Reg -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_runWeight2Reg 
Execute       syn_report -csynth -model runWeight2Reg -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runWeight2Reg_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runWeight2Reg -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runWeight2Reg_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runWeight2Reg -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runWeight2Reg -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.adb 
Execute       gen_tb_info runWeight2Reg -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runL2toL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runL2toL1 -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_10ns_10ns_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runL2toL1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.172 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl runL2toL1 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_runL2toL1 
Execute       gen_rtl runL2toL1 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_runL2toL1 
Execute       syn_report -csynth -model runL2toL1 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runL2toL1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runL2toL1 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runL2toL1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runL2toL1 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runL2toL1 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.adb 
Execute       gen_tb_info runL2toL1 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runSysArr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runSysArr -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runSysArr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.140 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl runSysArr -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_runSysArr 
Execute       gen_rtl runSysArr -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_runSysArr 
Execute       syn_report -csynth -model runSysArr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runSysArr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runSysArr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/runSysArr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runSysArr -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runSysArr -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.adb 
Execute       gen_tb_info runSysArr -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_LOOP_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_LOOP_S -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_LOOP_S'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 247.643 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_LOOP_S -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S 
Execute       gen_rtl dataflow_in_loop_LOOP_S -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S 
Execute       syn_report -csynth -model dataflow_in_loop_LOOP_S -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_LOOP_S -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_in_loop_LOOP_S_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_LOOP_S -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_LOOP_S -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.adb 
Execute       gen_tb_info dataflow_in_loop_LOOP_S -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 250.125 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       gen_tb_info dataflow_parent_loop_proc -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc14 -top_prefix Conv_sysarr_dbbuf_ -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc14'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 251.417 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc14 -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf_dataflow_parent_loop_proc14 
Execute       gen_rtl dataflow_parent_loop_proc14 -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf_dataflow_parent_loop_proc14 
Execute       syn_report -csynth -model dataflow_parent_loop_proc14 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc14 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/dataflow_parent_loop_proc14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc14 -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_parent_loop_proc14 -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.adb 
Execute       gen_tb_info dataflow_parent_loop_proc14 -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_sysarr_dbbuf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv_sysarr_dbbuf -top_prefix  -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv_sysarr_dbbuf' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_9ns_9_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32ns_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_sysarr_dbbuf'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 254.784 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv_sysarr_dbbuf -istop -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf 
Execute       gen_rtl Conv_sysarr_dbbuf -istop -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf 
Execute       syn_report -csynth -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_dbbuf_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_dbbuf_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model Conv_sysarr_dbbuf -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.adb 
Execute       gen_tb_info Conv_sysarr_dbbuf -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf 
Execute       export_constraint_db -f -tool general -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       syn_report -designview -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.design.xml 
Command       syn_report done; 0.16 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Conv_sysarr_dbbuf 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Conv_sysarr_dbbuf 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop_LOOP_S.entry18 runWeight2Reg runL2toL1 runSysArr dataflow_in_loop_LOOP_S dataflow_parent_loop_proc dataflow_parent_loop_proc14 Conv_sysarr_dbbuf
INFO-FLOW: Handling components in module [dataflow_in_loop_LOOP_S_entry18] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.compgen.tcl 
INFO-FLOW: Handling components in module [runWeight2Reg] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_9s_9s_9_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_9s_9s_9_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_8_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_8_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_1_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1
INFO-FLOW: Handling components in module [runL2toL1] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_10s_10s_10_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_10s_10s_10_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1
INFO-FLOW: Handling components in module [runSysArr] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_32s_32s_32_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_32s_32s_32_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_runSysArr_output_l1_local_3.
INFO-FLOW: Append model Conv_sysarr_dbbuf_runSysArr_output_l1_local_3
INFO-FLOW: Handling components in module [dataflow_in_loop_LOOP_S] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w9_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w9_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w9_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w7_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w7_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w10_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w10_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w10_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w32_d3_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w32_d3_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w10_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w32_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Found component Conv_sysarr_dbbuf_fifo_w8_d2_S.
INFO-FLOW: Append model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc14] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
INFO-FLOW: Handling components in module [Conv_sysarr_dbbuf] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_weight_l2_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_weight_l2_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_data_l2_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_data_l2_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_output_l1_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_output_l1_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_output_l1_pass_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_output_l1_pass_0
INFO-FLOW: Append model dataflow_in_loop_LOOP_S_entry18
INFO-FLOW: Append model runWeight2Reg
INFO-FLOW: Append model runL2toL1
INFO-FLOW: Append model runSysArr
INFO-FLOW: Append model dataflow_in_loop_LOOP_S
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model dataflow_parent_loop_proc14
INFO-FLOW: Append model Conv_sysarr_dbbuf
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Conv_sysarr_dbbuf_mul_9s_9s_9_1_1 Conv_sysarr_dbbuf_mux_42_8_1_1 Conv_sysarr_dbbuf_mux_42_1_1_1 Conv_sysarr_dbbuf_mux_42_1_1_1 Conv_sysarr_dbbuf_mux_42_1_1_1 Conv_sysarr_dbbuf_mux_42_1_1_1 Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1 Conv_sysarr_dbbuf_mul_10s_10s_10_1_1 Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1 Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1 Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1 Conv_sysarr_dbbuf_mul_32s_32s_32_1_1 Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1 Conv_sysarr_dbbuf_runSysArr_output_l1_local_3 Conv_sysarr_dbbuf_fifo_w9_d2_S Conv_sysarr_dbbuf_fifo_w9_d2_S Conv_sysarr_dbbuf_fifo_w9_d2_S Conv_sysarr_dbbuf_fifo_w7_d2_S Conv_sysarr_dbbuf_fifo_w10_d2_S Conv_sysarr_dbbuf_fifo_w32_d2_S Conv_sysarr_dbbuf_fifo_w10_d2_S Conv_sysarr_dbbuf_fifo_w32_d2_S Conv_sysarr_dbbuf_fifo_w10_d2_S Conv_sysarr_dbbuf_fifo_w32_d2_S Conv_sysarr_dbbuf_fifo_w32_d3_S Conv_sysarr_dbbuf_fifo_w10_d2_S Conv_sysarr_dbbuf_fifo_w32_d2_S Conv_sysarr_dbbuf_fifo_w32_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_fifo_w8_d2_S Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1 Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1 Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1 Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1 Conv_sysarr_dbbuf_weight_l2_0 Conv_sysarr_dbbuf_data_l2_0 Conv_sysarr_dbbuf_output_l1_0 Conv_sysarr_dbbuf_output_l1_pass_0 dataflow_in_loop_LOOP_S_entry18 runWeight2Reg runL2toL1 runSysArr dataflow_in_loop_LOOP_S dataflow_parent_loop_proc dataflow_parent_loop_proc14 Conv_sysarr_dbbuf
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_9s_9s_9_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_8_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_1_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_runSysArr_output_l1_local_3
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w9_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w7_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w32_d3_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w10_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w32_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_fifo_w8_d2_S
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_weight_l2_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_data_l2_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_output_l1_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_output_l1_pass_0
INFO-FLOW: To file: write model dataflow_in_loop_LOOP_S_entry18
INFO-FLOW: To file: write model runWeight2Reg
INFO-FLOW: To file: write model runL2toL1
INFO-FLOW: To file: write model runSysArr
INFO-FLOW: To file: write model dataflow_in_loop_LOOP_S
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model dataflow_parent_loop_proc14
INFO-FLOW: To file: write model Conv_sysarr_dbbuf
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Conv_sysarr_dbbuf
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_9s_9s_9_1_1_Multiplier_0'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_10s_10s_10_1_1_Multiplier_1'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1_Multiplier_2'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_32s_32s_32_1_1_Multiplier_3'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_runSysArr_output_l1_local_3_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c_U(Conv_sysarr_dbbuf_fifo_w9_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c1_U(Conv_sysarr_dbbuf_fifo_w9_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ko_2_c_U(Conv_sysarr_dbbuf_fifo_w9_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'co_1_c_U(Conv_sysarr_dbbuf_fifo_w7_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'co_1_c2_U(Conv_sysarr_dbbuf_fifo_w10_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'r_c_U(Conv_sysarr_dbbuf_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'r_c3_U(Conv_sysarr_dbbuf_fifo_w10_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_c_U(Conv_sysarr_dbbuf_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_c4_U(Conv_sysarr_dbbuf_fifo_w10_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c5_U(Conv_sysarr_dbbuf_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c6_U(Conv_sysarr_dbbuf_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_c7_U(Conv_sysarr_dbbuf_fifo_w10_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'r_c8_U(Conv_sysarr_dbbuf_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_c9_U(Conv_sysarr_dbbuf_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_0_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_1_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_2_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_0_3_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_0_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_1_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_2_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_1_3_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_0_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_1_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_2_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_2_3_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_0_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_1_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_2_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_regfile_3_3_U(Conv_sysarr_dbbuf_fifo_w8_d2_S)' using Shift Registers.
Command       ap_source done; 0.27 sec.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1_Multiplier_4'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1_Multiplier_5'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_weight_l2_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_data_l2_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_output_l1_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_output_l1_pass_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Conv_sysarr_dbbuf xml_exists=0
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore 
INFO: [HLS 200-741] Implementing PIPO Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.compgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=60 #gSsdmPorts=10
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S_entry18.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runWeight2Reg.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runL2toL1.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/runSysArr.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_in_loop_LOOP_S.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/dataflow_parent_loop_proc14.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       sc_get_clocks Conv_sysarr_dbbuf 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 427 ; free virtual = 62468
INFO: [VHDL 208-304] Generating VHDL RTL for Conv_sysarr_dbbuf.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv_sysarr_dbbuf.
Execute       syn_report -model Conv_sysarr_dbbuf -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.11 MHz
Command     autosyn done; 4.27 sec.
Command   csynth_design done; 24.23 sec.
Command ap_source done; 24.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Tue Jan 18 00:11:52 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.53 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.69 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.8 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute     set_directive_top -name Conv_sysarr_dbbuf Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute   cosim_design -O -trace_level all 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/test.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/hw_param.h 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/conv_sysarr.back 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv.cpp 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/test.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.08 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_fifo.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_fifo.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_fifo.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_dbbuf.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_dbbuf.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_dbbuf.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.93 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.6 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv1d.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv1d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv1d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.62 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.6 sec.
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.12 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.18 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 27.55 sec.
Command ap_source done; 28.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Tue Jan 18 00:12:37 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.52 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.68 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute     set_directive_top -name Conv_sysarr_dbbuf Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute   cosim_design -O -wave_debug -trace_level all 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/test.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/hw_param.h 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/conv_sysarr.back 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp 
Execute     is_encrypted /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv.cpp 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/test.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.06 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_fifo.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_fifo.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_fifo.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_dbbuf.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_dbbuf.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr_dbbuf.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.92 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv_sysarr.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv_sysarr.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.6 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv1d.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv1d.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv1d.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.63 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv.cpp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/conv.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.63 sec.
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.11 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute     source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
