<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 40. MICRO 2007</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2007">40. MICRO 2007:
Chicago, Illinois, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2007">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2007">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2007">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2007">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
</ul>

 

<h2>Technology Issues</h2>
 

<ul>
<li id="MuralimanoharBJ07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MuralimanoharBJ07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MuralimanoharBJ07.xml">XML</a></small></small></li>
<li id="LiangCWB07"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liang:Xiaoyao">Xiaoyao Liang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Canal:Ramon">Ramon Canal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>Process Variation Tolerant 3T1D-Based Cache Architectures.</b> 15-26<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LiangCWB07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LiangCWB07.xml">XML</a></small></small></li>
<li id="TeodorescuNTT07"><a href="http://dblp.dagstuhl.de/pers/hc/t/Teodorescu:Radu">Radu Teodorescu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakano:Jun">Jun Nakano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Abhishek">Abhishek Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing.</b> 27-42<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TeodorescuNTT07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TeodorescuNTT07.xml">XML</a></small></small></li>
</ul>



<h2>Instruction Scheduling</h2>
 

<ul>
<li id="Winkel07"><a href="http://dblp.dagstuhl.de/pers/hc/w/Winkel:Sebastian">Sebastian Winkel</a>:<br /><b>Optimal versus Heuristic Global Code Scheduling.</b> 43-55<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Winkel07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Winkel07.xml">XML</a></small></small></li>
<li id="OttoniA07"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ottoni:Guilherme">Guilherme Ottoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Global Multi-Threaded Instruction Scheduling.</b> 56-68<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OttoniA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OttoniA07.xml">XML</a></small></small></li>
<li id="BridgesVZJA07"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bridges:Matthew_J=">Matthew J. Bridges</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Neil">Neil Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Yun">Yun Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jablin:Thomas_B=">Thomas B. Jablin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Revisiting the Sequential Programming Model for Multi-Core.</b> 69-84<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BridgesVZJA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BridgesVZJA07.xml">XML</a></small></small></li>
</ul>



<h2>Wear-Out Aware Architectures</h2>
 

<ul>
<li id="AbellaVG07"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abella:Jaume">Jaume Abella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Xavier">Xavier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Penelope: The NBTI-Aware Processor.</b> 85-96<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AbellaVG07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AbellaVG07.xml">XML</a></small></small></li>
<li id="ConstantinidesMAB07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Constantinides:Kypros">Kypros Constantinides</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bertacco:Valeria">Valeria Bertacco</a>:<br /><b>Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation.</b> 97-108<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ConstantinidesMAB07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ConstantinidesMAB07.xml">XML</a></small></small></li>
<li id="BlomeFGM07"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blome:Jason_A=">Jason A. Blome</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Shuguang">Shuguang Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Self-calibrating Online Wearout Detection.</b> 109-122<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BlomeFGM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BlomeFGM07.xml">XML</a></small></small></li>
</ul>



<h2>Memory</h2>
 

<ul>
<li id="SanchezYHS07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sanchez:Daniel">Daniel Sanchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yen:Luke">Luke Yen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>:<br /><b>Implementing Signatures for Transactional Memory.</b> 123-133<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SanchezYHS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SanchezYHS07.xml">XML</a></small></small></li>
<li id="GhoshL07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Ghosh:Mrinmoy">Mrinmoy Ghosh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>:<br /><b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs.</b> 134-145<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GhoshL07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GhoshL07.xml">XML</a></small></small></li>
<li id="MutluM07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moscibroda:Thomas">Thomas Moscibroda</a>:<br /><b>Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors.</b> 146-160<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MutluM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MutluM07.xml">XML</a></small></small></li>
</ul>



<h2>Networking and Security</h2>
 

<ul>
<li id="KumarH07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0008:Amit">Amit Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huggahalli:Ram">Ram Huggahalli</a>:<br /><b>Impact of Cache Coherence Protocols on the Processing of Network Traffic.</b> 161-171<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KumarH07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KumarH07.xml">XML</a></small></small></li>
<li id="KimBD07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balfour:James_D=">James D. Balfour</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Flattened Butterfly Topology for On-Chip Networks.</b> 172-182<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimBD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimBD07.xml">XML</a></small></small></li>
<li id="RogersCPS07"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rogers:Brian">Brian Rogers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chhabra:Siddhartha">Siddhartha Chhabra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly.</b> 183-196<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RogersCPS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RogersCPS07.xml">XML</a></small></small></li>
</ul>



<h2>Reliability</h2>
 

<ul>
<li id="KimHMFH07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jangwoo">Jangwoo Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hardavellas:Nikos">Nikos Hardavellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mai:Ken">Ken Mai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoe:James_C=">James C. Hoe</a>:<br /><b>Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding.</b> 197-209<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimHMFH07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimHMFH07.xml">XML</a></small></small></li>
<li id="MeixnerBS07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meixner:Albert">Albert Meixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bauer:Michael_E=">Michael E. Bauer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Argus: Low-Cost, Comprehensive Error Detection in Simple Cores.</b> 210-222<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MeixnerBS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MeixnerBS07.xml">XML</a></small></small></li>
<li id="MadanB07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Madan:Niti">Niti Madan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>:<br /><b>Leveraging 3D Technology for Improved Reliability.</b> 223-235<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MadanB07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MadanB07.xml">XML</a></small></small></li>
<li id="Mesa-MartinezR07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mesa=Martinez:Francisco_J=">Francisco J. Mesa-Martinez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renau:Jose">Jose Renau</a>:<br /><b>Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.</b> 236-248<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Mesa-MartinezR07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Mesa-MartinezR07.xml">XML</a></small></small></li>
</ul>



<h2>Simulation/Workload Analysis</h2>
 

<ul>
<li id="ChiouSKPRJKA07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chiou:Derek">Derek Chiou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sunwoo:Dam">Dam Sunwoo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Joonsoo">Joonsoo Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patil:Nikhil_A=">Nikhil A. Patil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhart:William_H=">William H. Reinhart</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Darrel_Eric">Darrel Eric Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keefe:Jebediah">Jebediah Keefe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Angepat:Hari">Hari Angepat</a>:<br /><b>FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators.</b> 249-261<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChiouSKPRJKA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChiouSKPRJKA07.xml">XML</a></small></small></li>
<li id="DubachJO07"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dubach:Christophe">Christophe Dubach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Timothy_M=">Timothy M. Jones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Microarchitectural Design Space Exploration Using an Architecture-Centric Approach.</b> 262-271<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DubachJO07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DubachJO07.xml">XML</a></small></small></li>
<li id="ChoZL07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Chang=Burm">Chang-Burm Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Wangyuan">Wangyuan Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Informed Microarchitecture Design Space Exploration Using Workload Dynamics.</b> 274-285<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChoZL07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChoZL07.xml">XML</a></small></small></li>
<li id="MytkowiczSHD07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mytkowicz:Todd">Todd Mytkowicz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sweeney:Peter_F=">Peter F. Sweeney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hauswirth:Matthias">Matthias Hauswirth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Diwan:Amer">Amer Diwan</a>:<br /><b>Time Interpolation: So Many Metrics, So Few Registers.</b> 286-300<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MytkowiczSHD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MytkowiczSHD07.xml">XML</a></small></small></li>
</ul>



<h2>Prefetching and Snooping</h2>
 

<ul>
<li id="Chou07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chou:Yuan">Yuan Chou</a>:<br /><b>Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications.</b> 301-313<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Chou07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Chou07.xml">XML</a></small></small></li>
<li id="ZebchukSM07"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zebchuk:Jason">Jason Zebchuk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Safi:Elham">Elham Safi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy.</b> 314-327<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.5"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZebchukSM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZebchukSM07.xml">XML</a></small></small></li>
<li id="StraussST07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xiaowei">Xiaowei Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors.</b> 327-342<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/StraussST07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/StraussST07.xml">XML</a></small></small></li>
</ul>



<h2>Parallelism and QoS in CMPs</h2>
 

<ul>
<li id="GuoSZI07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Guo:Fei">Fei Guo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Li">Li Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar">Ravishankar Iyer</a>:<br /><b>A Framework for Providing Quality of Service in Chip Multi-Processors.</b> 343-355<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GuoSZI07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GuoSZI07.xml">XML</a></small></small></li>
<li id="ThiesCA07"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thies:William">William Thies</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chandrasekhar:Vikram">Vikram Chandrasekhar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs.</b> 356-369<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.7"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ThiesCA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ThiesCA07.xml">XML</a></small></small></li>
<li id="ChuRM07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chu:Michael_L=">Michael L. Chu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ravindran:Rajiv_A=">Rajiv A. Ravindran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures.</b> 369-380<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChuRM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChuRM07.xml">XML</a></small></small></li>
</ul>



<h2>Parallel Architectures</h2>
 

<ul>
<li id="KimSGRGBK07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Changkyu">Changkyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sethumadhavan:Simha">Simha Sethumadhavan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindan:M=_S=">M. S. Govindan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Nitya">Nitya Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gulati:Divya">Divya Gulati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Composable Lightweight Processors.</b> 381-394<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimSGRGBK07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimSGRGBK07.xml">XML</a></small></small></li>
<li id="YehFEPR07"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yeh:Thomas_Y=">Thomas Y. Yeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Faloutsos:Petros">Petros Faloutsos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Ercegovac:Milos">Milos Ercegovac</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinman:Glenn">Glenn Reinman</a>:<br /><b>The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration.</b> 394-406<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.41"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YehFEPR07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YehFEPR07.xml">XML</a></small></small></li>
<li id="FungSYA07"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fung:Wilson_W=_L=">Wilson W. L. Fung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sham:Ivan">Ivan Sham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yuan:George_L=">George L. Yuan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow.</b> 407-420<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FungSYA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FungSYA07.xml">XML</a></small></small></li>
</ul>



<h2>Cache Replacement Policies</h2>
 

<ul>
<li id="BasuKKCM07"><a href="http://dblp.dagstuhl.de/pers/hc/b/Basu:Arkaprava">Arkaprava Basu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirman:Nevin">Nevin Kirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirman:Meyrem">Meyrem Kirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>:<br /><b>Scavenger: A New Last Level Cache Architecture with Global Block Priority.</b> 421-432<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BasuKKCM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BasuKKCM07.xml">XML</a></small></small></li>
<li id="HinesWT07"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hines:Stephen">Stephen Hines</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Whalley:David_B=">David B. Whalley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>:<br /><b>Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache.</b> 433-444<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HinesWT07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HinesWT07.xml">XML</a></small></small></li>
<li id="RajanR07"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rajan:Kaushik">Kaushik Rajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>:<br /><b>Emulating Optimal Replacement with a Shepherd Cache.</b> 445-454<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2007.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RajanR07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RajanR07.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
