// Autogenerated using stratification.
requires "x86-configuration.k"

module SHLXQ-R64-R64-R64
  imports X86-CONFIGURATION

  rule <k>
    execinstr (shlxq R1:R64, R2:R64, R3:R64,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> ((#ifMInt (ultMInt(andMInt(extractMInt(getParentValue(R1, RSMap), 56, 64), mi(8, 63)), mi(8, 64)) ) #then ( shlMInt(getParentValue(R2, RSMap), uvalueMInt(andMInt(extractMInt(getParentValue(R1, RSMap), 56, 64), mi(8, 63)))) ) #else ( mi(64, 0) ) #fi)  )


)

    </regstate>
endmodule

module SHLXQ-R64-R64-R64-SEMANTICS
  imports SHLXQ-R64-R64-R64
endmodule
/*
TargetInstr:
shlxq %rdx, %rcx, %rbx
RWSet:
maybe read:{ %rcx %rdx }
must read:{ %rcx %rdx }
maybe write:{ %rbx }
must write:{ %rbx }
maybe undef:{ }
must undef:{ }
required flags:{ bmi2 }

Circuit:
circuit:callq .move_064_032_rcx_r10d_r11d  #  1     0     5      OPC=callq_label
circuit:callq .move_064_032_rdx_r8d_r9d    #  2     0x5   5      OPC=callq_label
circuit:callq .move_032_064_r10d_r11d_rbx  #  3     0xa   5      OPC=callq_label
circuit:callq .move_032_064_r8d_r9d_rcx    #  4     0xf   5      OPC=callq_label
circuit:salq %cl, %rbx                     #  5     0x14  3      OPC=salq_r64_cl
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

shlxq %rdx, %rcx, %rbx

  maybe read:      { %rcx %rdx }
  must read:       { %rcx %rdx }
  maybe write:     { %rbx }
  must write:      { %rbx }
  maybe undef:     { }
  must undef:      { }
  required flags:  { bmi2 }

Circuits:

%rbx   : (<< (concat <0x0|1> <%rcx|64>) (concat <0x0|57> (& <%rdx|64>[7:0] <0x3f|8>)))[63:0]

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/