// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Sun Dec 12 20:29:15 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//vs-home/npower03/es4/es4-guitar-hero/proj_guitar_hero/mypll/rtl/mypll.v"
// file 1 "//vs-home/npower03/es4/es4-guitar-hero/proj_guitar_hero/source/impl_1/draw_game.vhd"
// file 2 "//vs-home/npower03/es4/es4-guitar-hero/proj_guitar_hero/source/impl_1/generate_notes.vhd"
// file 3 "//vs-home/npower03/es4/es4-guitar-hero/proj_guitar_hero/source/impl_1/top.vhd"
// file 4 "//vs-home/npower03/es4/es4-guitar-hero/proj_guitar_hero/source/impl_1/vga.vhd"
// file 5 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 6 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 7 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input [5:0]pressing, input reset, input start, output [5:0]RGBout, 
            output [5:0]rgb, input oscillatorin, output HSYNCout, output VSYNCout);   /* synthesis lineinfo="@3(10[8],10[11])"*/
    
    (* is_clock=1 *) wire oscillatorin_c;   /* synthesis lineinfo="@3(21[3],21[15])"*/
    
    wire GND_net, VCC_net, RGBout_c_3, HSYNCout_c, VSYNCout_c;
    wire [9:0]col;   /* synthesis lineinfo="@3(134[8],134[11])"*/
    wire [5:0]rgb_5__N_75;
    
    VHI i2 (.Z(VCC_net));
    vga vgaout (rgb_5__N_75[5], VCC_net, RGBout_c_3, GND_net, {col}, 
        HSYNCout_c, VSYNCout_c, oscillatorin_c);   /* synthesis lineinfo="@3(150[11],150[14])"*/
    OB \RGBout_pad[4]  (.I(RGBout_c_3), .O(RGBout[4]));   /* synthesis lineinfo="@3(19[3],19[9])"*/
    OB \RGBout_pad[5]  (.I(RGBout_c_3), .O(RGBout[5]));   /* synthesis lineinfo="@3(19[3],19[9])"*/
    draw_game get_color ({col}, rgb_5__N_75[5]);   /* synthesis lineinfo="@3(154[14],154[23])"*/
    VLO i1 (.Z(GND_net));
    OB \RGBout_pad[3]  (.I(RGBout_c_3), .O(RGBout[3]));   /* synthesis lineinfo="@3(19[3],19[9])"*/
    OB \RGBout_pad[2]  (.I(RGBout_c_3), .O(RGBout[2]));   /* synthesis lineinfo="@3(19[3],19[9])"*/
    OB \RGBout_pad[1]  (.I(RGBout_c_3), .O(RGBout[1]));   /* synthesis lineinfo="@3(19[3],19[9])"*/
    OB \RGBout_pad[0]  (.I(RGBout_c_3), .O(RGBout[0]));   /* synthesis lineinfo="@3(19[3],19[9])"*/
    OB \rgb_pad[5]  (.I(GND_net), .O(rgb[5]));   /* synthesis lineinfo="@3(20[3],20[6])"*/
    OB \rgb_pad[4]  (.I(GND_net), .O(rgb[4]));   /* synthesis lineinfo="@3(20[3],20[6])"*/
    OB \rgb_pad[3]  (.I(GND_net), .O(rgb[3]));   /* synthesis lineinfo="@3(20[3],20[6])"*/
    OB \rgb_pad[2]  (.I(GND_net), .O(rgb[2]));   /* synthesis lineinfo="@3(20[3],20[6])"*/
    OB \rgb_pad[1]  (.I(GND_net), .O(rgb[1]));   /* synthesis lineinfo="@3(20[3],20[6])"*/
    OB \rgb_pad[0]  (.I(GND_net), .O(rgb[0]));   /* synthesis lineinfo="@3(20[3],20[6])"*/
    OB HSYNCout_pad (.I(HSYNCout_c), .O(HSYNCout));   /* synthesis lineinfo="@3(22[3],22[11])"*/
    OB VSYNCout_pad (.I(VSYNCout_c), .O(VSYNCout));   /* synthesis lineinfo="@3(23[3],23[11])"*/
    IB oscillatorin_pad (.I(oscillatorin), .O(oscillatorin_c));   /* synthesis lineinfo="@3(21[3],21[15])"*/
    
endmodule

//
// Verilog Description of module vga
//

module vga (input \rgb_5__N_75[5] , input VCC_net, output RGBout_c_3, 
            input GND_net, output [9:0]col, output HSYNCout_c, output VSYNCout_c, 
            input oscillatorin_c);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@4(28[8],28[11])"*/
    (* is_clock=1 *) wire oscillatorin_c;   /* synthesis lineinfo="@3(21[3],21[15])"*/
    wire [9:0]column;   /* synthesis lineinfo="@4(31[8],31[14])"*/
    
    wire n5920, n5950, column_9__N_37, n5962;
    wire [9:0]n45;
    wire [9:0]row;   /* synthesis lineinfo="@4(30[8],30[11])"*/
    
    wire n5568, n6173, n5924, n6053, n6514, n6055;
    wire [9:0]n45_adj_123;
    
    wire n6241, n6251, VSYNC_N_72, n6135, n6245, n6042, n6493, 
        n6044, HSYNC_N_67, n5918, n6036, n6484, n6038, n8, n6040, 
        n6490, n6051, n6511, n6049, n6508, n7, n6047, n6505, 
        n6481, n6502, n5795, n8_adj_117, n8_adj_118, n7_adj_119, 
        n6235, n6517, n6, n6487, n6496, VCC_net_c, GND_net_c;
    
    (* lut_function="(A (B (C (D))))" *) LUT4 i464_4_lut (.A(column[5]), .B(column[8]), 
            .C(column[7]), .D(column[6]), .Z(n5920));
    defparam i464_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i494_4_lut (.A(column[1]), 
            .B(column[4]), .C(column[3]), .D(column[2]), .Z(n5950));
    defparam i494_4_lut.INIT = "0xfcec";
    (* lut_function="(!((B (C+(D))+!B (C))+!A))" *) LUT4 i789_4_lut (.A(column_9__N_37), 
            .B(n5950), .C(column[9]), .D(n5920), .Z(n5962));
    defparam i789_4_lut.INIT = "0x020a";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ RGB__i2 (.D(\rgb_5__N_75[5] ), 
            .SP(VCC_net), .CK(clk), .SR(n6173), .Q(RGBout_c_3));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam RGB__i2.REGSET = "RESET";
    defparam RGB__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i8 (.D(column[8]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[8]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i8.REGSET = "RESET";
    defparam colout_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i468_2_lut (.A(column[2]), .B(column[3]), 
            .Z(n5924));
    defparam i468_2_lut.INIT = "0x8888";
    FA2 column_187_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(column[7]), 
        .D0(n6053), .CI0(n6053), .A1(GND_net), .B1(GND_net), .C1(column[8]), 
        .D1(n6514), .CI1(n6514), .CO0(n6514), .CO1(n6055), .S0(n45_adj_123[7]), 
        .S1(n45_adj_123[8]));
    defparam column_187_add_4_9.INIT0 = "0xc33c";
    defparam column_187_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+(C (D)))))" *) LUT4 i794_4_lut (.A(row[9]), .B(row[8]), 
            .C(n6241), .D(row[7]), .Z(n6251));
    defparam i794_4_lut.INIT = "0x5777";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i500_4_lut (.A(n5924), 
            .B(column[9]), .C(n5920), .D(column[4]), .Z(VSYNC_N_72));
    defparam i500_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(row[4]), .B(row[5]), 
            .C(row[6]), .D(row[7]), .Z(n6135));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i727_4_lut (.A(column[4]), .B(column[7]), 
            .C(column[8]), .D(column[1]), .Z(n6245));
    defparam i727_4_lut.INIT = "0xfffe";
    FA2 row_188_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(row[7]), .D0(n6042), 
        .CI0(n6042), .A1(GND_net), .B1(GND_net), .C1(row[8]), .D1(n6493), 
        .CI1(n6493), .CO0(n6493), .CO1(n6044), .S0(n45[7]), .S1(n45[8]));
    defparam row_188_add_4_9.INIT0 = "0xc33c";
    defparam row_188_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i484_3_lut (.A(n6135), .B(row[9]), 
            .C(row[8]), .Z(HSYNC_N_67));
    defparam i484_3_lut.INIT = "0xc8c8";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i6 (.D(column[6]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[6]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i6.REGSET = "RESET";
    defparam colout_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i462_2_lut (.A(row[7]), .B(row[8]), 
            .Z(n5918));
    defparam i462_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(column[9]), 
            .B(n5918), .C(n5920), .D(row[9]), .Z(n6173));
    defparam i1_4_lut.INIT = "0xfefa";
    FA2 row_188_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(row[1]), .D0(n6036), 
        .CI0(n6036), .A1(GND_net), .B1(GND_net), .C1(row[2]), .D1(n6484), 
        .CI1(n6484), .CO0(n6484), .CO1(n6038), .S0(n45[1]), .S1(n45[2]));
    defparam row_188_add_4_3.INIT0 = "0xc33c";
    defparam row_188_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i2_4_lut (.A(column[5]), 
            .B(column[9]), .C(n6245), .D(column[6]), .Z(n8));
    defparam i2_4_lut.INIT = "0x0004";
    FA2 row_188_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(row[5]), .D0(n6040), 
        .CI0(n6040), .A1(GND_net), .B1(GND_net), .C1(row[6]), .D1(n6490), 
        .CI1(n6490), .CO0(n6490), .CO1(n6042), .S0(n45[5]), .S1(n45[6]));
    defparam row_188_add_4_7.INIT0 = "0xc33c";
    defparam row_188_add_4_7.INIT1 = "0xc33c";
    FA2 column_187_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(column[5]), 
        .D0(n6051), .CI0(n6051), .A1(GND_net), .B1(GND_net), .C1(column[6]), 
        .D1(n6511), .CI1(n6511), .CO0(n6511), .CO1(n6053), .S0(n45_adj_123[5]), 
        .S1(n45_adj_123[6]));
    defparam column_187_add_4_7.INIT0 = "0xc33c";
    defparam column_187_add_4_7.INIT1 = "0xc33c";
    FA2 column_187_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(column[3]), 
        .D0(n6049), .CI0(n6049), .A1(GND_net), .B1(GND_net), .C1(column[4]), 
        .D1(n6508), .CI1(n6508), .CO0(n6508), .CO1(n6051), .S0(n45_adj_123[3]), 
        .S1(n45_adj_123[4]));
    defparam column_187_add_4_5.INIT0 = "0xc33c";
    defparam column_187_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(column_9__N_37), .B(column[2]), 
            .Z(n7));
    defparam i1_2_lut.INIT = "0x8888";
    FA2 column_187_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(column[1]), 
        .D0(n6047), .CI0(n6047), .A1(GND_net), .B1(GND_net), .C1(column[2]), 
        .D1(n6505), .CI1(n6505), .CO0(n6505), .CO1(n6049), .S0(n45_adj_123[1]), 
        .S1(n45_adj_123[2]));
    defparam column_187_add_4_3.INIT0 = "0xc33c";
    defparam column_187_add_4_3.INIT1 = "0xc33c";
    FA2 row_188_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(row[0]), .D1(n6481), .CI1(n6481), .CO0(n6481), 
        .CO1(n6036), .S1(n45[0]));
    defparam row_188_add_4_1.INIT0 = "0xc33c";
    defparam row_188_add_4_1.INIT1 = "0xc33c";
    FA2 column_187_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(column[0]), .D1(n6502), .CI1(n6502), 
        .CO0(n6502), .CO1(n6047), .S1(n45_adj_123[0]));
    defparam column_187_add_4_1.INIT0 = "0xc33c";
    defparam column_187_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(column[3]), .B(n7), 
            .C(column[0]), .D(n8), .Z(n5795));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(row[2]), .B(row[1]), 
            .C(row[4]), .Z(n8_adj_117));   /* synthesis lineinfo="@4(64[10],64[28])"*/
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(row[7]), .B(row[9]), 
            .Z(n8_adj_118));   /* synthesis lineinfo="@4(39[7],39[25])"*/
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_12 (.A(row[3]), 
            .B(row[6]), .C(n8_adj_117), .D(row[0]), .Z(n7_adj_119));   /* synthesis lineinfo="@4(39[7],39[25])"*/
    defparam i1_4_lut_adj_12.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i798_4_lut (.A(row[5]), .B(n7_adj_119), 
            .C(row[8]), .D(n8_adj_118), .Z(column_9__N_37));   /* synthesis lineinfo="@4(39[7],39[25])"*/
    defparam i798_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i717_4_lut (.A(row[1]), .B(row[0]), 
            .C(row[3]), .D(row[2]), .Z(n6235));
    defparam i717_4_lut.INIT = "0xfffe";
    FA2 column_187_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(column[9]), 
        .D0(n6055), .CI0(n6055), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n6517), .CI1(n6517), .CO0(n6517), .S0(n45_adj_123[9]));
    defparam column_187_add_4_11.INIT0 = "0xc33c";
    defparam column_187_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i4_4_lut (.A(row[7]), .B(row[5]), 
            .C(row[8]), .D(n6), .Z(n5568));
    defparam i4_4_lut.INIT = "0x4000";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i8 (.D(n45[8]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[8]));
    defparam row_188__i8.REGSET = "RESET";
    defparam row_188__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i7 (.D(n45[7]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[7]));
    defparam row_188__i7.REGSET = "RESET";
    defparam row_188__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i6 (.D(n45[6]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[6]));
    defparam row_188__i6.REGSET = "RESET";
    defparam row_188__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ HSYNC (.D(HSYNC_N_67), 
            .SP(VCC_net), .CK(clk), .SR(n6251), .Q(HSYNCout_c));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam HSYNC.REGSET = "SET";
    defparam HSYNC.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i2 (.D(column[2]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[2]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i2.REGSET = "RESET";
    defparam colout_i2.SRMODE = "CE_OVER_LSR";
    FA2 row_188_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(row[3]), .D0(n6038), 
        .CI0(n6038), .A1(GND_net), .B1(GND_net), .C1(row[4]), .D1(n6487), 
        .CI1(n6487), .CO0(n6487), .CO1(n6040), .S0(n45[3]), .S1(n45[4]));
    defparam row_188_add_4_5.INIT0 = "0xc33c";
    defparam row_188_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i3 (.D(column[3]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[3]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i3.REGSET = "RESET";
    defparam colout_i3.SRMODE = "CE_OVER_LSR";
    FA2 row_188_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(row[9]), .D0(n6044), 
        .CI0(n6044), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n6496), 
        .CI1(n6496), .CO0(n6496), .S0(n45[9]));
    defparam row_188_add_4_11.INIT0 = "0xc33c";
    defparam row_188_add_4_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i4 (.D(column[4]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[4]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i4.REGSET = "RESET";
    defparam colout_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i5 (.D(column[5]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[5]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i5.REGSET = "RESET";
    defparam colout_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i7 (.D(column[7]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[7]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i7.REGSET = "RESET";
    defparam colout_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i9 (.D(column[9]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[9]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i9.REGSET = "RESET";
    defparam colout_i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i5 (.D(n45[5]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[5]));
    defparam row_188__i5.REGSET = "RESET";
    defparam row_188__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i4 (.D(n45[4]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[4]));
    defparam row_188__i4.REGSET = "RESET";
    defparam row_188__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i3 (.D(n45[3]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[3]));
    defparam row_188__i3.REGSET = "RESET";
    defparam row_188__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i1 (.D(n45_adj_123[1]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[1]));
    defparam column_187__i1.REGSET = "RESET";
    defparam column_187__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i4 (.D(n45_adj_123[4]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[4]));
    defparam column_187__i4.REGSET = "RESET";
    defparam column_187__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i2 (.D(n45[2]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[2]));
    defparam row_188__i2.REGSET = "RESET";
    defparam row_188__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i2 (.D(n45_adj_123[2]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[2]));
    defparam column_187__i2.REGSET = "RESET";
    defparam column_187__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i3 (.D(n45_adj_123[3]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[3]));
    defparam column_187__i3.REGSET = "RESET";
    defparam column_187__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i5 (.D(n45_adj_123[5]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[5]));
    defparam column_187__i5.REGSET = "RESET";
    defparam column_187__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i0 (.D(n45_adj_123[0]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[0]));
    defparam column_187__i0.REGSET = "RESET";
    defparam column_187__i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i6 (.D(n45_adj_123[6]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[6]));
    defparam column_187__i6.REGSET = "RESET";
    defparam column_187__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i7 (.D(n45_adj_123[7]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[7]));
    defparam column_187__i7.REGSET = "RESET";
    defparam column_187__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i9 (.D(n45_adj_123[9]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[9]));
    defparam column_187__i9.REGSET = "RESET";
    defparam column_187__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i1 (.D(n45[1]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[1]));
    defparam row_188__i1.REGSET = "RESET";
    defparam row_188__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ column_187__i8 (.D(n45_adj_123[8]), 
            .SP(column_9__N_37), .CK(clk), .SR(n5795), .Q(column[8]));
    defparam column_187__i8.REGSET = "RESET";
    defparam column_187__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ VSYNC (.D(VSYNC_N_72), 
            .SP(column_9__N_37), .CK(clk), .SR(n5962), .Q(VSYNCout_c));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam VSYNC.REGSET = "SET";
    defparam VSYNC.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i0 (.D(n45[0]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[0]));
    defparam row_188__i0.REGSET = "RESET";
    defparam row_188__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i723_2_lut_3_lut (.A(row[4]), .B(row[6]), 
            .C(row[5]), .Z(n6241));
    defparam i723_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_3_lut_4_lut (.A(row[4]), 
            .B(row[6]), .C(row[9]), .D(n6235), .Z(n6));
    defparam i1_3_lut_4_lut.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i0 (.D(column[0]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[0]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i0.REGSET = "RESET";
    defparam colout_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=14, LSE_LLINE=150, LSE_RLINE=150 *) FD1P3XZ colout_i1 (.D(column[1]), 
            .SP(VCC_net_c), .CK(clk), .SR(GND_net_c), .Q(col[1]));   /* synthesis lineinfo="@4(35[5],82[12])"*/
    defparam colout_i1.REGSET = "RESET";
    defparam colout_i1.SRMODE = "CE_OVER_LSR";
    mypll clock (GND_net, oscillatorin_c, VCC_net, clk);   /* synthesis lineinfo="@4(33[11],33[16])"*/
    (* syn_use_carry_chain=1 *) FD1P3XZ row_188__i9 (.D(n45[9]), .SP(VCC_net_c), 
            .CK(clk), .SR(n5568), .Q(row[9]));
    defparam row_188__i9.REGSET = "RESET";
    defparam row_188__i9.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module mypll
//

module mypll (input GND_net, input oscillatorin_c, input VCC_net, output clk);
    
    (* is_clock=1 *) wire oscillatorin_c;   /* synthesis lineinfo="@3(21[3],21[15])"*/
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@4(28[8],28[11])"*/
    
    \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            oscillatorin_c, VCC_net, clk);   /* synthesis lineinfo="@0(35[41],48[26])"*/
    
endmodule

//
// Verilog Description of module \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input oscillatorin_c, input VCC_net, output clk);
    
    (* is_clock=1 *) wire oscillatorin_c;   /* synthesis lineinfo="@3(21[3],21[15])"*/
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@4(28[8],28[11])"*/
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=56, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48 *) PLL_B u_PLL_B (.REFERENCECLK(oscillatorin_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(clk));   /* synthesis lineinfo="@0(35[41],48[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module draw_game
//

module draw_game (input [9:0]col, output \rgb_5__N_75[5] );
    
    
    wire n14, n13;
    
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i6_4_lut (.A(col[9]), .B(col[5]), 
            .C(col[2]), .D(col[1]), .Z(n14));   /* synthesis lineinfo="@1(52[20],52[40])"*/
    defparam i6_4_lut.INIT = "0xfffb";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i5_4_lut (.A(col[7]), .B(col[6]), 
            .C(col[4]), .D(col[0]), .Z(n13));   /* synthesis lineinfo="@1(52[20],52[40])"*/
    defparam i5_4_lut.INIT = "0xffdf";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i791_4_lut (.A(col[8]), 
            .B(n13), .C(col[3]), .D(n14), .Z(\rgb_5__N_75[5] ));   /* synthesis lineinfo="@1(51[35],52[40])"*/
    defparam i791_4_lut.INIT = "0x0020";
    
endmodule
