INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
