Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 16:58:11 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.047        0.000                      0                  432        0.100        0.000                      0                  432        3.000        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.047        0.000                      0                  432        0.100        0.000                      0                  432        3.000        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.983ns (33.603%)  route 3.918ns (66.397%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 r  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 r  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.804     4.081    fsm1/out[31]_i_5__0_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.205 f  fsm1/out[31]_i_6__0/O
                         net (fo=66, routed)          0.870     5.075    fsm1/out[31]_i_6__0_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.199 r  fsm1/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.199    fsm1/out[3]_i_9_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.743 r  fsm1/out_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.553     6.295    fsm1/incr1_out[2]
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.301     6.596 r  fsm1/out[2]_i_2/O
                         net (fo=1, routed)           0.154     6.750    fsm1/fsm1_in[2]
    SLICE_X33Y82         LUT3 (Prop_lut3_I0_O)        0.124     6.874 r  fsm1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.874    fsm1/out[2]_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  fsm1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X33Y82         FDRE                                         r  fsm1/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.032     7.921    fsm1/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 fsm3/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 2.520ns (42.628%)  route 3.392ns (57.372%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y82         FDRE                                         r  fsm3/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[27]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[27]
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm3/C_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.796     3.210    fsm3/C_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124     3.334 r  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=3, routed)           0.664     3.998    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.122 f  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=69, routed)          1.071     5.193    fsm3/out_reg[2]_0
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.317 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.317    fsm3/out[3]_i_8__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.867 r  fsm3/out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.867    fsm3/out_reg[3]_i_1__2_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.981    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.095    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.209    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.323    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.437    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.551    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  fsm3/out_reg[31]_i_3__2/O[1]
                         net (fo=1, routed)           0.000     6.885    fsm3/incr3_out[29]
    SLICE_X28Y83         FDRE                                         r  fsm3/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm3/clk
    SLICE_X28Y83         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y83         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fsm3/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 2.499ns (42.423%)  route 3.392ns (57.577%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm3/clk
    SLICE_X28Y82         FDRE                                         r  fsm3/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm3/out_reg[27]/Q
                         net (fo=3, routed)           0.861     2.290    fsm3/fsm3_out[27]
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.414 f  fsm3/C_addr0[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.796     3.210    fsm3/C_addr0[3]_INST_0_i_25_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124     3.334 r  fsm3/C_addr0[3]_INST_0_i_17/O
                         net (fo=3, routed)           0.664     3.998    fsm3/C_addr0[3]_INST_0_i_17_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.122 f  fsm3/C_addr0[3]_INST_0_i_9/O
                         net (fo=69, routed)          1.071     5.193    fsm3/out_reg[2]_0
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.317 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.317    fsm3/out[3]_i_8__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.867 r  fsm3/out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.867    fsm3/out_reg[3]_i_1__2_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  fsm3/out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.981    fsm3/out_reg[7]_i_1__2_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  fsm3/out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.095    fsm3/out_reg[11]_i_1__2_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  fsm3/out_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.209    fsm3/out_reg[15]_i_1__2_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  fsm3/out_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.323    fsm3/out_reg[19]_i_1__2_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  fsm3/out_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.437    fsm3/out_reg[23]_i_1__2_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  fsm3/out_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.551    fsm3/out_reg[27]_i_1__2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.864 r  fsm3/out_reg[31]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     6.864    fsm3/incr3_out[31]
    SLICE_X28Y83         FDRE                                         r  fsm3/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm3/clk
    SLICE_X28Y83         FDRE                                         r  fsm3/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y83         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm3/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.138ns (21.502%)  route 4.155ns (78.498%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.685     6.266    fsm1/out[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[12]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.138ns (21.502%)  route 4.155ns (78.498%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.685     6.266    fsm1/out[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[13]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.138ns (21.502%)  route 4.155ns (78.498%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.685     6.266    fsm1/out[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[14]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.138ns (21.502%)  route 4.155ns (78.498%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.685     6.266    fsm1/out[31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y82         FDRE                                         r  fsm1/out_reg[15]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.138ns (21.510%)  route 4.153ns (78.490%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.683     6.264    fsm1/out[31]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  fsm1/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y84         FDRE                                         r  fsm1/out_reg[20]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.138ns (21.510%)  route 4.153ns (78.490%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.683     6.264    fsm1/out[31]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  fsm1/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y84         FDRE                                         r  fsm1/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.138ns (21.510%)  route 4.153ns (78.490%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.973     0.973    fsm1/clk
    SLICE_X32Y86         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/out[31]_i_16/O
                         net (fo=1, routed)           0.721     3.153    fsm1/out[31]_i_16_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.277 f  fsm1/out[31]_i_5__0/O
                         net (fo=6, routed)           0.714     3.991    fsm1/out[31]_i_5__0_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  fsm1/out[31]_i_7__0/O
                         net (fo=3, routed)           0.544     4.659    fsm5/out_reg[31]
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.783 r  fsm5/out[31]_i_2__0/O
                         net (fo=33, routed)          0.673     5.456    fsm1/fsm1_write_en
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.683     6.264    fsm1/out[31]_i_1_n_0
    SLICE_X32Y84         FDRE                                         r  fsm1/out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=169, unset)          0.924     7.924    fsm1/clk
    SLICE_X32Y84         FDRE                                         r  fsm1/out_reg[22]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm1/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y76         FDRE                                         r  mult1/out_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg/Q
                         net (fo=1, routed)           0.056     0.607    mult1/out_tmp_reg_n_0
    SLICE_X33Y76         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y76         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.075     0.507    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.992%)  route 0.143ns (43.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X33Y74         FDRE                                         r  C_i_j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[0]/Q
                         net (fo=2, routed)           0.143     0.695    fsm0/out_reg[0]_2
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.049     0.744 r  fsm0/out_tmp_i_1/O
                         net (fo=1, routed)           0.000     0.744    mult0/out_tmp_reg_0
    SLICE_X33Y74         FDRE                                         r  mult0/out_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y74         FDRE                                         r  mult0/out_tmp_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.107     0.539    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.278%)  route 0.170ns (47.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X29Y82         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  cond_stored1/out_reg[0]/Q
                         net (fo=7, routed)           0.170     0.721    fsm6/cond_stored1_out
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  fsm6/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.766    done_reg1/out_reg[0]_0
    SLICE_X30Y83         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    done_reg1/clk
    SLICE_X30Y83         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    j1/clk
    SLICE_X34Y82         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.149     0.723    fsm4/Q[0]
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.768 r  fsm4/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.768    j1/D[0]
    SLICE_X34Y82         FDRE                                         r  j1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    j1/clk
    SLICE_X34Y82         FDRE                                         r  j1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.121     0.553    j1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 C_i_j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C_i_j0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    C_i_j0/clk
    SLICE_X33Y74         FDRE                                         r  C_i_j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j0/out_reg[0]/Q
                         net (fo=2, routed)           0.143     0.695    fsm0/out_reg[0]_2
    SLICE_X33Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.740 r  fsm0/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.740    C_i_j0/out_reg[0]_1
    SLICE_X33Y74         FDRE                                         r  C_i_j0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    C_i_j0/clk
    SLICE_X33Y74         FDRE                                         r  C_i_j0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.092     0.524    C_i_j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X26Y83         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=4, routed)           0.149     0.724    j1/cond_stored0_out
    SLICE_X26Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.769 r  j1/out[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.769    cond_stored0/out_reg[0]_0
    SLICE_X26Y83         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X26Y83         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.979%)  route 0.151ns (42.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X26Y83         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=4, routed)           0.151     0.726    fsm4/cond_stored0_out
    SLICE_X26Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.771 r  fsm4/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.771    cond_computed0/out_reg[0]_0
    SLICE_X26Y83         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X26Y83         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 j0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    j0/clk
    SLICE_X35Y83         FDRE                                         r  j0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[2]/Q
                         net (fo=3, routed)           0.168     0.719    j0/j0_out[2]
    SLICE_X35Y83         LUT5 (Prop_lut5_I1_O)        0.042     0.761 r  j0/out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.761    j0/j0_in[3]
    SLICE_X35Y83         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    j0/clk
    SLICE_X35Y83         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y83         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 j1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    j1/clk
    SLICE_X34Y82         FDRE                                         r  j1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j1/out_reg[2]/Q
                         net (fo=4, routed)           0.175     0.749    j1/Q[2]
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.043     0.792 r  j1/out[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.792    j1/j1_in[3]
    SLICE_X34Y82         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    j1/clk
    SLICE_X34Y82         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.131     0.563    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.227%)  route 0.181ns (49.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.410     0.410    i0/clk
    SLICE_X31Y80         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=6, routed)           0.181     0.732    i0/Q[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.042     0.774 r  i0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.774    i0/i0_in[1]
    SLICE_X31Y80         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=169, unset)          0.432     0.432    i0/clk
    SLICE_X31Y80         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y74  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X26Y83  cond_computed0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y83  cond_computed1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X26Y83  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y82  cond_stored1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X27Y83  done_reg0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y83  done_reg1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y76  fsm0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y76  fsm0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y76  fsm0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y74  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y83  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y83  cond_computed1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y83  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y82  cond_stored1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X27Y83  done_reg0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y83  done_reg1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y76  fsm0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y76  fsm0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y76  fsm0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y74  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y83  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y83  cond_computed1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X26Y83  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y82  cond_stored1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X27Y83  done_reg0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y83  done_reg1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y76  fsm0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y76  fsm0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y76  fsm0/out_reg[18]/C



