
dcdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08006554  08006554  00016554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065cc  080065cc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080065cc  080065cc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080065cc  080065cc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065cc  080065cc  000165cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065d0  080065d0  000165d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080065d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000118c  20000010  080065e4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000119c  080065e4  0002119c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f1e  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034ac  00000000  00000000  00036f5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012c0  00000000  00000000  0003a410  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001118  00000000  00000000  0003b6d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ea80  00000000  00000000  0003c7e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010621  00000000  00000000  0005b268  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000afc5e  00000000  00000000  0006b889  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011b4e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c3c  00000000  00000000  0011b564  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800653c 	.word	0x0800653c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800653c 	.word	0x0800653c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80001e6:	4b0c      	ldr	r3, [pc, #48]	; (8000218 <MX_DMA_Init+0x38>)
 80001e8:	695b      	ldr	r3, [r3, #20]
 80001ea:	4a0b      	ldr	r2, [pc, #44]	; (8000218 <MX_DMA_Init+0x38>)
 80001ec:	f043 0301 	orr.w	r3, r3, #1
 80001f0:	6153      	str	r3, [r2, #20]
 80001f2:	4b09      	ldr	r3, [pc, #36]	; (8000218 <MX_DMA_Init+0x38>)
 80001f4:	695b      	ldr	r3, [r3, #20]
 80001f6:	f003 0301 	and.w	r3, r3, #1
 80001fa:	607b      	str	r3, [r7, #4]
 80001fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80001fe:	2200      	movs	r2, #0
 8000200:	2105      	movs	r1, #5
 8000202:	200f      	movs	r0, #15
 8000204:	f000 fcfe 	bl	8000c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000208:	200f      	movs	r0, #15
 800020a:	f000 fd17 	bl	8000c3c <HAL_NVIC_EnableIRQ>

}
 800020e:	bf00      	nop
 8000210:	3708      	adds	r7, #8
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40021000 	.word	0x40021000

0800021c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800021c:	b480      	push	{r7}
 800021e:	b085      	sub	sp, #20
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000228:	68fb      	ldr	r3, [r7, #12]
 800022a:	4a07      	ldr	r2, [pc, #28]	; (8000248 <vApplicationGetIdleTaskMemory+0x2c>)
 800022c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800022e:	68bb      	ldr	r3, [r7, #8]
 8000230:	4a06      	ldr	r2, [pc, #24]	; (800024c <vApplicationGetIdleTaskMemory+0x30>)
 8000232:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2280      	movs	r2, #128	; 0x80
 8000238:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800023a:	bf00      	nop
 800023c:	3714      	adds	r7, #20
 800023e:	46bd      	mov	sp, r7
 8000240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	2000002c 	.word	0x2000002c
 800024c:	20000080 	.word	0x20000080

08000250 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000250:	b5b0      	push	{r4, r5, r7, lr}
 8000252:	b08c      	sub	sp, #48	; 0x30
 8000254:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of command_queue */
  osMessageQDef(command_queue, 100, uint8_t);
 8000256:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <MX_FREERTOS_Init+0x50>)
 8000258:	f107 0420 	add.w	r4, r7, #32
 800025c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800025e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  command_queueHandle = osMessageCreate(osMessageQ(command_queue), NULL);
 8000262:	f107 0320 	add.w	r3, r7, #32
 8000266:	2100      	movs	r1, #0
 8000268:	4618      	mov	r0, r3
 800026a:	f003 ff95 	bl	8004198 <osMessageCreate>
 800026e:	4602      	mov	r2, r0
 8000270:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <MX_FREERTOS_Init+0x54>)
 8000272:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000274:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <MX_FREERTOS_Init+0x58>)
 8000276:	1d3c      	adds	r4, r7, #4
 8000278:	461d      	mov	r5, r3
 800027a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800027c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800027e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000282:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f003 ff24 	bl	80040d8 <osThreadCreate>
 8000290:	4602      	mov	r2, r0
 8000292:	4b06      	ldr	r3, [pc, #24]	; (80002ac <MX_FREERTOS_Init+0x5c>)
 8000294:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000296:	bf00      	nop
 8000298:	3730      	adds	r7, #48	; 0x30
 800029a:	46bd      	mov	sp, r7
 800029c:	bdb0      	pop	{r4, r5, r7, pc}
 800029e:	bf00      	nop
 80002a0:	08006554 	.word	0x08006554
 80002a4:	20001050 	.word	0x20001050
 80002a8:	08006570 	.word	0x08006570
 80002ac:	2000104c 	.word	0x2000104c

080002b0 <StartDefaultTask>:
#include "usart.h"
#include "../../../software/inc/parser/parser.h"

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b086      	sub	sp, #24
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
	static uint8_t input_command [100] = {0};// 100 max size queue?
	static uint16_t num_cell = 0;
  /* Infinite loop */
  for(;;)
  {
	event = osMessageGet(command_queueHandle, 100);
 80002b8:	4b14      	ldr	r3, [pc, #80]	; (800030c <StartDefaultTask+0x5c>)
 80002ba:	6819      	ldr	r1, [r3, #0]
 80002bc:	f107 030c 	add.w	r3, r7, #12
 80002c0:	2264      	movs	r2, #100	; 0x64
 80002c2:	4618      	mov	r0, r3
 80002c4:	f003 ffd2 	bl	800426c <osMessageGet>
	if (event.status == osEventMessage) {
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	2b10      	cmp	r3, #16
 80002cc:	d11a      	bne.n	8000304 <StartDefaultTask+0x54>
		input_command [num_cell] =  event.value.v;
 80002ce:	6939      	ldr	r1, [r7, #16]
 80002d0:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <StartDefaultTask+0x60>)
 80002d2:	881b      	ldrh	r3, [r3, #0]
 80002d4:	461a      	mov	r2, r3
 80002d6:	b2c9      	uxtb	r1, r1
 80002d8:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <StartDefaultTask+0x64>)
 80002da:	5499      	strb	r1, [r3, r2]
		num_cell++;
 80002dc:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <StartDefaultTask+0x60>)
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	3301      	adds	r3, #1
 80002e2:	b29a      	uxth	r2, r3
 80002e4:	4b0a      	ldr	r3, [pc, #40]	; (8000310 <StartDefaultTask+0x60>)
 80002e6:	801a      	strh	r2, [r3, #0]
		if((input_command [num_cell-1] == 0) || num_cell == 100) { // num_cell == 100 need? we have max size command 20, 21 cell = '\0'
 80002e8:	4b09      	ldr	r3, [pc, #36]	; (8000310 <StartDefaultTask+0x60>)
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	3b01      	subs	r3, #1
 80002ee:	4a09      	ldr	r2, [pc, #36]	; (8000314 <StartDefaultTask+0x64>)
 80002f0:	5cd3      	ldrb	r3, [r2, r3]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d003      	beq.n	80002fe <StartDefaultTask+0x4e>
 80002f6:	4b06      	ldr	r3, [pc, #24]	; (8000310 <StartDefaultTask+0x60>)
 80002f8:	881b      	ldrh	r3, [r3, #0]
 80002fa:	2b64      	cmp	r3, #100	; 0x64
 80002fc:	d102      	bne.n	8000304 <StartDefaultTask+0x54>
//			HAL_UART_Transmit(&huart1, input_command, strlen(input_command), 100); //push input command str to uart

//			parse(input_command); // need add init

			num_cell = 0;
 80002fe:	4b04      	ldr	r3, [pc, #16]	; (8000310 <StartDefaultTask+0x60>)
 8000300:	2200      	movs	r2, #0
 8000302:	801a      	strh	r2, [r3, #0]
		}
	}
    osDelay(1);
 8000304:	2001      	movs	r0, #1
 8000306:	f003 ff33 	bl	8004170 <osDelay>
	event = osMessageGet(command_queueHandle, 100);
 800030a:	e7d5      	b.n	80002b8 <StartDefaultTask+0x8>
 800030c:	20001050 	.word	0x20001050
 8000310:	20000280 	.word	0x20000280
 8000314:	20000284 	.word	0x20000284

08000318 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b08a      	sub	sp, #40	; 0x28
 800031c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031e:	f107 0314 	add.w	r3, r7, #20
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800032e:	4b37      	ldr	r3, [pc, #220]	; (800040c <MX_GPIO_Init+0xf4>)
 8000330:	695b      	ldr	r3, [r3, #20]
 8000332:	4a36      	ldr	r2, [pc, #216]	; (800040c <MX_GPIO_Init+0xf4>)
 8000334:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000338:	6153      	str	r3, [r2, #20]
 800033a:	4b34      	ldr	r3, [pc, #208]	; (800040c <MX_GPIO_Init+0xf4>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000342:	613b      	str	r3, [r7, #16]
 8000344:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000346:	4b31      	ldr	r3, [pc, #196]	; (800040c <MX_GPIO_Init+0xf4>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	4a30      	ldr	r2, [pc, #192]	; (800040c <MX_GPIO_Init+0xf4>)
 800034c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000350:	6153      	str	r3, [r2, #20]
 8000352:	4b2e      	ldr	r3, [pc, #184]	; (800040c <MX_GPIO_Init+0xf4>)
 8000354:	695b      	ldr	r3, [r3, #20]
 8000356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800035a:	60fb      	str	r3, [r7, #12]
 800035c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800035e:	4b2b      	ldr	r3, [pc, #172]	; (800040c <MX_GPIO_Init+0xf4>)
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	4a2a      	ldr	r2, [pc, #168]	; (800040c <MX_GPIO_Init+0xf4>)
 8000364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000368:	6153      	str	r3, [r2, #20]
 800036a:	4b28      	ldr	r3, [pc, #160]	; (800040c <MX_GPIO_Init+0xf4>)
 800036c:	695b      	ldr	r3, [r3, #20]
 800036e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000372:	60bb      	str	r3, [r7, #8]
 8000374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000376:	4b25      	ldr	r3, [pc, #148]	; (800040c <MX_GPIO_Init+0xf4>)
 8000378:	695b      	ldr	r3, [r3, #20]
 800037a:	4a24      	ldr	r2, [pc, #144]	; (800040c <MX_GPIO_Init+0xf4>)
 800037c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000380:	6153      	str	r3, [r2, #20]
 8000382:	4b22      	ldr	r3, [pc, #136]	; (800040c <MX_GPIO_Init+0xf4>)
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800038a:	607b      	str	r3, [r7, #4]
 800038c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800038e:	2200      	movs	r2, #0
 8000390:	2120      	movs	r1, #32
 8000392:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000396:	f000 ffeb 	bl	8001370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800039a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800039e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003a0:	4b1b      	ldr	r3, [pc, #108]	; (8000410 <MX_GPIO_Init+0xf8>)
 80003a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a4:	2300      	movs	r3, #0
 80003a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003a8:	f107 0314 	add.w	r3, r7, #20
 80003ac:	4619      	mov	r1, r3
 80003ae:	4819      	ldr	r0, [pc, #100]	; (8000414 <MX_GPIO_Init+0xfc>)
 80003b0:	f000 fe6c 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80003b4:	230c      	movs	r3, #12
 80003b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003b8:	2302      	movs	r3, #2
 80003ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003bc:	2300      	movs	r3, #0
 80003be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003c0:	2303      	movs	r3, #3
 80003c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80003c4:	2307      	movs	r3, #7
 80003c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c8:	f107 0314 	add.w	r3, r7, #20
 80003cc:	4619      	mov	r1, r3
 80003ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003d2:	f000 fe5b 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003d6:	2320      	movs	r3, #32
 80003d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003da:	2301      	movs	r3, #1
 80003dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003de:	2300      	movs	r3, #0
 80003e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e2:	2300      	movs	r3, #0
 80003e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003e6:	f107 0314 	add.w	r3, r7, #20
 80003ea:	4619      	mov	r1, r3
 80003ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f0:	f000 fe4c 	bl	800108c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2100      	movs	r1, #0
 80003f8:	2028      	movs	r0, #40	; 0x28
 80003fa:	f000 fc03 	bl	8000c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003fe:	2028      	movs	r0, #40	; 0x28
 8000400:	f000 fc1c 	bl	8000c3c <HAL_NVIC_EnableIRQ>

}
 8000404:	bf00      	nop
 8000406:	3728      	adds	r7, #40	; 0x28
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	40021000 	.word	0x40021000
 8000410:	10210000 	.word	0x10210000
 8000414:	48000800 	.word	0x48000800

08000418 <HAL_UART_IDLE_Callback>:
/* USER CODE BEGIN 0 */
#define MAX_SIZE_COMMAND 20
static uint8_t uart_input_command_buff [MAX_SIZE_COMMAND+1] = {0};
extern osMessageQId command_queueHandle;

void HAL_UART_IDLE_Callback (UART_HandleTypeDef *huart) {
 8000418:	b590      	push	{r4, r7, lr}
 800041a:	b085      	sub	sp, #20
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	2210      	movs	r2, #16
 8000426:	621a      	str	r2, [r3, #32]
	HAL_UART_AbortReceive(huart);
 8000428:	6878      	ldr	r0, [r7, #4]
 800042a:	f002 ffeb 	bl	8003404 <HAL_UART_AbortReceive>

	for (uint8_t num = 0; num <= strlen((const char *)uart_input_command_buff); num++)
 800042e:	2300      	movs	r3, #0
 8000430:	73fb      	strb	r3, [r7, #15]
 8000432:	e00b      	b.n	800044c <HAL_UART_IDLE_Callback+0x34>
		osMessagePut(command_queueHandle, uart_input_command_buff[num] , 100);
 8000434:	4b10      	ldr	r3, [pc, #64]	; (8000478 <HAL_UART_IDLE_Callback+0x60>)
 8000436:	6818      	ldr	r0, [r3, #0]
 8000438:	7bfb      	ldrb	r3, [r7, #15]
 800043a:	4a10      	ldr	r2, [pc, #64]	; (800047c <HAL_UART_IDLE_Callback+0x64>)
 800043c:	5cd3      	ldrb	r3, [r2, r3]
 800043e:	2264      	movs	r2, #100	; 0x64
 8000440:	4619      	mov	r1, r3
 8000442:	f003 fed3 	bl	80041ec <osMessagePut>
	for (uint8_t num = 0; num <= strlen((const char *)uart_input_command_buff); num++)
 8000446:	7bfb      	ldrb	r3, [r7, #15]
 8000448:	3301      	adds	r3, #1
 800044a:	73fb      	strb	r3, [r7, #15]
 800044c:	7bfc      	ldrb	r4, [r7, #15]
 800044e:	480b      	ldr	r0, [pc, #44]	; (800047c <HAL_UART_IDLE_Callback+0x64>)
 8000450:	f7ff febe 	bl	80001d0 <strlen>
 8000454:	4603      	mov	r3, r0
 8000456:	429c      	cmp	r4, r3
 8000458:	d9ec      	bls.n	8000434 <HAL_UART_IDLE_Callback+0x1c>

	memset(uart_input_command_buff, 0, MAX_SIZE_COMMAND);
 800045a:	2214      	movs	r2, #20
 800045c:	2100      	movs	r1, #0
 800045e:	4807      	ldr	r0, [pc, #28]	; (800047c <HAL_UART_IDLE_Callback+0x64>)
 8000460:	f006 f863 	bl	800652a <memset>

	HAL_UART_Receive_DMA(huart, uart_input_command_buff, MAX_SIZE_COMMAND);
 8000464:	2214      	movs	r2, #20
 8000466:	4905      	ldr	r1, [pc, #20]	; (800047c <HAL_UART_IDLE_Callback+0x64>)
 8000468:	6878      	ldr	r0, [r7, #4]
 800046a:	f002 ff47 	bl	80032fc <HAL_UART_Receive_DMA>
}
 800046e:	bf00      	nop
 8000470:	3714      	adds	r7, #20
 8000472:	46bd      	mov	sp, r7
 8000474:	bd90      	pop	{r4, r7, pc}
 8000476:	bf00      	nop
 8000478:	20001050 	.word	0x20001050
 800047c:	200002e8 	.word	0x200002e8

08000480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000484:	f000 fad0 	bl	8000a28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000488:	f000 f81e 	bl	80004c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048c:	f7ff ff44 	bl	8000318 <MX_GPIO_Init>
  MX_DMA_Init();
 8000490:	f7ff fea6 	bl	80001e0 <MX_DMA_Init>
  MX_TIM2_Init();
 8000494:	f000 f986 	bl	80007a4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000498:	f000 f9f6 	bl	8000888 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
   __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 800049c:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <main+0x40>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	4b07      	ldr	r3, [pc, #28]	; (80004c0 <main+0x40>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f042 0210 	orr.w	r2, r2, #16
 80004aa:	601a      	str	r2, [r3, #0]
   HAL_UART_Receive_IT(&huart1, uart_input_command_buff, MAX_SIZE_COMMAND);
 80004ac:	2214      	movs	r2, #20
 80004ae:	4905      	ldr	r1, [pc, #20]	; (80004c4 <main+0x44>)
 80004b0:	4803      	ldr	r0, [pc, #12]	; (80004c0 <main+0x40>)
 80004b2:	f002 fe81 	bl	80031b8 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80004b6:	f7ff fecb 	bl	8000250 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80004ba:	f003 fe06 	bl	80040ca <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004be:	e7fe      	b.n	80004be <main+0x3e>
 80004c0:	20001118 	.word	0x20001118
 80004c4:	200002e8 	.word	0x200002e8

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b096      	sub	sp, #88	; 0x58
 80004cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004d2:	2228      	movs	r2, #40	; 0x28
 80004d4:	2100      	movs	r1, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f006 f827 	bl	800652a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004dc:	f107 031c 	add.w	r3, r7, #28
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	605a      	str	r2, [r3, #4]
 80004e6:	609a      	str	r2, [r3, #8]
 80004e8:	60da      	str	r2, [r3, #12]
 80004ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ec:	463b      	mov	r3, r7
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	605a      	str	r2, [r3, #4]
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	60da      	str	r2, [r3, #12]
 80004f8:	611a      	str	r2, [r3, #16]
 80004fa:	615a      	str	r2, [r3, #20]
 80004fc:	619a      	str	r2, [r3, #24]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004fe:	2302      	movs	r3, #2
 8000500:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000502:	2301      	movs	r3, #1
 8000504:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000506:	2310      	movs	r3, #16
 8000508:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800050a:	2302      	movs	r3, #2
 800050c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800050e:	2300      	movs	r3, #0
 8000510:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000512:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000516:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000518:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800051c:	4618      	mov	r0, r3
 800051e:	f000 ff63 	bl	80013e8 <HAL_RCC_OscConfig>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000528:	f000 f83a 	bl	80005a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800052c:	230f      	movs	r3, #15
 800052e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000530:	2302      	movs	r3, #2
 8000532:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000534:	2300      	movs	r3, #0
 8000536:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800053c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800053e:	2300      	movs	r3, #0
 8000540:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000542:	f107 031c 	add.w	r3, r7, #28
 8000546:	2102      	movs	r1, #2
 8000548:	4618      	mov	r0, r3
 800054a:	f001 fe55 	bl	80021f8 <HAL_RCC_ClockConfig>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000554:	f000 f824 	bl	80005a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000558:	2301      	movs	r3, #1
 800055a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800055c:	2300      	movs	r3, #0
 800055e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000560:	463b      	mov	r3, r7
 8000562:	4618      	mov	r0, r3
 8000564:	f002 f8b0 	bl	80026c8 <HAL_RCCEx_PeriphCLKConfig>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800056e:	f000 f817 	bl	80005a0 <Error_Handler>
  }
}
 8000572:	bf00      	nop
 8000574:	3758      	adds	r7, #88	; 0x58
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
	...

0800057c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a04      	ldr	r2, [pc, #16]	; (800059c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d101      	bne.n	8000592 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800058e:	f000 fa61 	bl	8000a54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40012c00 	.word	0x40012c00

080005a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005a4:	bf00      	nop
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
	...

080005b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005b6:	4b1a      	ldr	r3, [pc, #104]	; (8000620 <HAL_MspInit+0x70>)
 80005b8:	699b      	ldr	r3, [r3, #24]
 80005ba:	4a19      	ldr	r2, [pc, #100]	; (8000620 <HAL_MspInit+0x70>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	6193      	str	r3, [r2, #24]
 80005c2:	4b17      	ldr	r3, [pc, #92]	; (8000620 <HAL_MspInit+0x70>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ce:	4b14      	ldr	r3, [pc, #80]	; (8000620 <HAL_MspInit+0x70>)
 80005d0:	69db      	ldr	r3, [r3, #28]
 80005d2:	4a13      	ldr	r2, [pc, #76]	; (8000620 <HAL_MspInit+0x70>)
 80005d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d8:	61d3      	str	r3, [r2, #28]
 80005da:	4b11      	ldr	r3, [pc, #68]	; (8000620 <HAL_MspInit+0x70>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2101      	movs	r1, #1
 80005ea:	f06f 0009 	mvn.w	r0, #9
 80005ee:	f000 fb09 	bl	8000c04 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2101      	movs	r1, #1
 80005f6:	f06f 0004 	mvn.w	r0, #4
 80005fa:	f000 fb03 	bl	8000c04 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 80005fe:	2200      	movs	r2, #0
 8000600:	2101      	movs	r1, #1
 8000602:	f06f 0003 	mvn.w	r0, #3
 8000606:	f000 fafd 	bl	8000c04 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	210f      	movs	r1, #15
 800060e:	f06f 0001 	mvn.w	r0, #1
 8000612:	f000 faf7 	bl	8000c04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40021000 	.word	0x40021000

08000624 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08c      	sub	sp, #48	; 0x30
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8000634:	2200      	movs	r2, #0
 8000636:	6879      	ldr	r1, [r7, #4]
 8000638:	2019      	movs	r0, #25
 800063a:	f000 fae3 	bl	8000c04 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800063e:	2019      	movs	r0, #25
 8000640:	f000 fafc 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000644:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <HAL_InitTick+0x9c>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	4a1d      	ldr	r2, [pc, #116]	; (80006c0 <HAL_InitTick+0x9c>)
 800064a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800064e:	6193      	str	r3, [r2, #24]
 8000650:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <HAL_InitTick+0x9c>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800065c:	f107 0210 	add.w	r2, r7, #16
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4611      	mov	r1, r2
 8000666:	4618      	mov	r0, r3
 8000668:	f001 fffc 	bl	8002664 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800066c:	f001 ffd8 	bl	8002620 <HAL_RCC_GetPCLK2Freq>
 8000670:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000674:	4a13      	ldr	r2, [pc, #76]	; (80006c4 <HAL_InitTick+0xa0>)
 8000676:	fba2 2303 	umull	r2, r3, r2, r3
 800067a:	0c9b      	lsrs	r3, r3, #18
 800067c:	3b01      	subs	r3, #1
 800067e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <HAL_InitTick+0xa4>)
 8000682:	4a12      	ldr	r2, [pc, #72]	; (80006cc <HAL_InitTick+0xa8>)
 8000684:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <HAL_InitTick+0xa4>)
 8000688:	f240 32e7 	movw	r2, #999	; 0x3e7
 800068c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_InitTick+0xa4>)
 8000690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000692:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000694:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_InitTick+0xa4>)
 8000696:	2200      	movs	r2, #0
 8000698:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800069a:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <HAL_InitTick+0xa4>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80006a0:	4809      	ldr	r0, [pc, #36]	; (80006c8 <HAL_InitTick+0xa4>)
 80006a2:	f002 f947 	bl	8002934 <HAL_TIM_Base_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d104      	bne.n	80006b6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80006ac:	4806      	ldr	r0, [pc, #24]	; (80006c8 <HAL_InitTick+0xa4>)
 80006ae:	f002 f96d 	bl	800298c <HAL_TIM_Base_Start_IT>
 80006b2:	4603      	mov	r3, r0
 80006b4:	e000      	b.n	80006b8 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3730      	adds	r7, #48	; 0x30
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40021000 	.word	0x40021000
 80006c4:	431bde83 	.word	0x431bde83
 80006c8:	20001054 	.word	0x20001054
 80006cc:	40012c00 	.word	0x40012c00

080006d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr

080006de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006de:	b480      	push	{r7}
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e2:	e7fe      	b.n	80006e2 <HardFault_Handler+0x4>

080006e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e8:	e7fe      	b.n	80006e8 <MemManage_Handler+0x4>

080006ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ee:	e7fe      	b.n	80006ee <BusFault_Handler+0x4>

080006f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f4:	e7fe      	b.n	80006f4 <UsageFault_Handler+0x4>

080006f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006f6:	b480      	push	{r7}
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000708:	4802      	ldr	r0, [pc, #8]	; (8000714 <DMA1_Channel5_IRQHandler+0x10>)
 800070a:	f000 fbc2 	bl	8000e92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200010d4 	.word	0x200010d4

08000718 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800071c:	4802      	ldr	r0, [pc, #8]	; (8000728 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800071e:	f002 f95f 	bl	80029e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20001054 	.word	0x20001054

0800072c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000730:	4802      	ldr	r0, [pc, #8]	; (800073c <TIM2_IRQHandler+0x10>)
 8000732:	f002 f955 	bl	80029e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20001094 	.word	0x20001094

08000740 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000744:	4807      	ldr	r0, [pc, #28]	; (8000764 <USART1_IRQHandler+0x24>)
 8000746:	f002 feb5 	bl	80034b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if(RESET != __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
 800074a:	4b06      	ldr	r3, [pc, #24]	; (8000764 <USART1_IRQHandler+0x24>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	69db      	ldr	r3, [r3, #28]
 8000750:	f003 0310 	and.w	r3, r3, #16
 8000754:	2b10      	cmp	r3, #16
 8000756:	d102      	bne.n	800075e <USART1_IRQHandler+0x1e>
  {
	 HAL_UART_IDLE_Callback(&huart1);
 8000758:	4802      	ldr	r0, [pc, #8]	; (8000764 <USART1_IRQHandler+0x24>)
 800075a:	f7ff fe5d 	bl	8000418 <HAL_UART_IDLE_Callback>
  }
  /* USER CODE END USART1_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20001118 	.word	0x20001118

08000768 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800076c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000770:	f000 fe16 	bl	80013a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}

08000778 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <SystemInit+0x28>)
 800077e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000782:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <SystemInit+0x28>)
 8000784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <SystemInit+0x28>)
 800078e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000792:	609a      	str	r2, [r3, #8]
#endif
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007aa:	f107 0310 	add.w	r3, r7, #16
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80007c2:	4b1e      	ldr	r3, [pc, #120]	; (800083c <MX_TIM2_Init+0x98>)
 80007c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80007ca:	4b1c      	ldr	r3, [pc, #112]	; (800083c <MX_TIM2_Init+0x98>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d0:	4b1a      	ldr	r3, [pc, #104]	; (800083c <MX_TIM2_Init+0x98>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000;
 80007d6:	4b19      	ldr	r3, [pc, #100]	; (800083c <MX_TIM2_Init+0x98>)
 80007d8:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80007dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007de:	4b17      	ldr	r3, [pc, #92]	; (800083c <MX_TIM2_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e4:	4b15      	ldr	r3, [pc, #84]	; (800083c <MX_TIM2_Init+0x98>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007ea:	4814      	ldr	r0, [pc, #80]	; (800083c <MX_TIM2_Init+0x98>)
 80007ec:	f002 f8a2 	bl	8002934 <HAL_TIM_Base_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80007f6:	f7ff fed3 	bl	80005a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4619      	mov	r1, r3
 8000806:	480d      	ldr	r0, [pc, #52]	; (800083c <MX_TIM2_Init+0x98>)
 8000808:	f002 fa09 	bl	8002c1e <HAL_TIM_ConfigClockSource>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000812:	f7ff fec5 	bl	80005a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000816:	2300      	movs	r3, #0
 8000818:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4619      	mov	r1, r3
 8000822:	4806      	ldr	r0, [pc, #24]	; (800083c <MX_TIM2_Init+0x98>)
 8000824:	f002 fbee 	bl	8003004 <HAL_TIMEx_MasterConfigSynchronization>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800082e:	f7ff feb7 	bl	80005a0 <Error_Handler>
  }

}
 8000832:	bf00      	nop
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20001094 	.word	0x20001094

08000840 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000850:	d113      	bne.n	800087a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <HAL_TIM_Base_MspInit+0x44>)
 8000854:	69db      	ldr	r3, [r3, #28]
 8000856:	4a0b      	ldr	r2, [pc, #44]	; (8000884 <HAL_TIM_Base_MspInit+0x44>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	61d3      	str	r3, [r2, #28]
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_TIM_Base_MspInit+0x44>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2105      	movs	r1, #5
 800086e:	201c      	movs	r0, #28
 8000870:	f000 f9c8 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000874:	201c      	movs	r0, #28
 8000876:	f000 f9e1 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40021000 	.word	0x40021000

08000888 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800088c:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 800088e:	4a15      	ldr	r2, [pc, #84]	; (80008e4 <MX_USART1_UART_Init+0x5c>)
 8000890:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000892:	4b13      	ldr	r3, [pc, #76]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 8000894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000898:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008a6:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008ac:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008ae:	220c      	movs	r2, #12
 80008b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b2:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b8:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008be:	4b08      	ldr	r3, [pc, #32]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ca:	4805      	ldr	r0, [pc, #20]	; (80008e0 <MX_USART1_UART_Init+0x58>)
 80008cc:	f002 fc26 	bl	800311c <HAL_UART_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008d6:	f7ff fe63 	bl	80005a0 <Error_Handler>
  }

}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20001118 	.word	0x20001118
 80008e4:	40013800 	.word	0x40013800

080008e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a2e      	ldr	r2, [pc, #184]	; (80009c0 <HAL_UART_MspInit+0xd8>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d155      	bne.n	80009b6 <HAL_UART_MspInit+0xce>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800090a:	4b2e      	ldr	r3, [pc, #184]	; (80009c4 <HAL_UART_MspInit+0xdc>)
 800090c:	699b      	ldr	r3, [r3, #24]
 800090e:	4a2d      	ldr	r2, [pc, #180]	; (80009c4 <HAL_UART_MspInit+0xdc>)
 8000910:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000914:	6193      	str	r3, [r2, #24]
 8000916:	4b2b      	ldr	r3, [pc, #172]	; (80009c4 <HAL_UART_MspInit+0xdc>)
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000922:	4b28      	ldr	r3, [pc, #160]	; (80009c4 <HAL_UART_MspInit+0xdc>)
 8000924:	695b      	ldr	r3, [r3, #20]
 8000926:	4a27      	ldr	r2, [pc, #156]	; (80009c4 <HAL_UART_MspInit+0xdc>)
 8000928:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800092c:	6153      	str	r3, [r2, #20]
 800092e:	4b25      	ldr	r3, [pc, #148]	; (80009c4 <HAL_UART_MspInit+0xdc>)
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800093a:	2330      	movs	r3, #48	; 0x30
 800093c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800094a:	2307      	movs	r3, #7
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	481c      	ldr	r0, [pc, #112]	; (80009c8 <HAL_UART_MspInit+0xe0>)
 8000956:	f000 fb99 	bl	800108c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800095a:	4b1c      	ldr	r3, [pc, #112]	; (80009cc <HAL_UART_MspInit+0xe4>)
 800095c:	4a1c      	ldr	r2, [pc, #112]	; (80009d0 <HAL_UART_MspInit+0xe8>)
 800095e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000960:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <HAL_UART_MspInit+0xe4>)
 8000962:	2200      	movs	r2, #0
 8000964:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000966:	4b19      	ldr	r3, [pc, #100]	; (80009cc <HAL_UART_MspInit+0xe4>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800096c:	4b17      	ldr	r3, [pc, #92]	; (80009cc <HAL_UART_MspInit+0xe4>)
 800096e:	2280      	movs	r2, #128	; 0x80
 8000970:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000972:	4b16      	ldr	r3, [pc, #88]	; (80009cc <HAL_UART_MspInit+0xe4>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000978:	4b14      	ldr	r3, [pc, #80]	; (80009cc <HAL_UART_MspInit+0xe4>)
 800097a:	2200      	movs	r2, #0
 800097c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800097e:	4b13      	ldr	r3, [pc, #76]	; (80009cc <HAL_UART_MspInit+0xe4>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000984:	4b11      	ldr	r3, [pc, #68]	; (80009cc <HAL_UART_MspInit+0xe4>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800098a:	4810      	ldr	r0, [pc, #64]	; (80009cc <HAL_UART_MspInit+0xe4>)
 800098c:	f000 f964 	bl	8000c58 <HAL_DMA_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 8000996:	f7ff fe03 	bl	80005a0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a0b      	ldr	r2, [pc, #44]	; (80009cc <HAL_UART_MspInit+0xe4>)
 800099e:	66da      	str	r2, [r3, #108]	; 0x6c
 80009a0:	4a0a      	ldr	r2, [pc, #40]	; (80009cc <HAL_UART_MspInit+0xe4>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2105      	movs	r1, #5
 80009aa:	2025      	movs	r0, #37	; 0x25
 80009ac:	f000 f92a 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009b0:	2025      	movs	r0, #37	; 0x25
 80009b2:	f000 f943 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009b6:	bf00      	nop
 80009b8:	3728      	adds	r7, #40	; 0x28
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40013800 	.word	0x40013800
 80009c4:	40021000 	.word	0x40021000
 80009c8:	48000800 	.word	0x48000800
 80009cc:	200010d4 	.word	0x200010d4
 80009d0:	40020058 	.word	0x40020058

080009d4 <Reset_Handler>:
 80009d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a0c <LoopForever+0x2>
 80009d8:	2100      	movs	r1, #0
 80009da:	e003      	b.n	80009e4 <LoopCopyDataInit>

080009dc <CopyDataInit>:
 80009dc:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <LoopForever+0x6>)
 80009de:	585b      	ldr	r3, [r3, r1]
 80009e0:	5043      	str	r3, [r0, r1]
 80009e2:	3104      	adds	r1, #4

080009e4 <LoopCopyDataInit>:
 80009e4:	480b      	ldr	r0, [pc, #44]	; (8000a14 <LoopForever+0xa>)
 80009e6:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <LoopForever+0xe>)
 80009e8:	1842      	adds	r2, r0, r1
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d3f6      	bcc.n	80009dc <CopyDataInit>
 80009ee:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <LoopForever+0x12>)
 80009f0:	e002      	b.n	80009f8 <LoopFillZerobss>

080009f2 <FillZerobss>:
 80009f2:	2300      	movs	r3, #0
 80009f4:	f842 3b04 	str.w	r3, [r2], #4

080009f8 <LoopFillZerobss>:
 80009f8:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <LoopForever+0x16>)
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d3f9      	bcc.n	80009f2 <FillZerobss>
 80009fe:	f7ff febb 	bl	8000778 <SystemInit>
 8000a02:	f005 fd63 	bl	80064cc <__libc_init_array>
 8000a06:	f7ff fd3b 	bl	8000480 <main>

08000a0a <LoopForever>:
 8000a0a:	e7fe      	b.n	8000a0a <LoopForever>
 8000a0c:	20003000 	.word	0x20003000
 8000a10:	080065d4 	.word	0x080065d4
 8000a14:	20000000 	.word	0x20000000
 8000a18:	20000010 	.word	0x20000010
 8000a1c:	20000010 	.word	0x20000010
 8000a20:	2000119c 	.word	0x2000119c

08000a24 <ADC1_2_IRQHandler>:
 8000a24:	e7fe      	b.n	8000a24 <ADC1_2_IRQHandler>
	...

08000a28 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a2c:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <HAL_Init+0x28>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a07      	ldr	r2, [pc, #28]	; (8000a50 <HAL_Init+0x28>)
 8000a32:	f043 0310 	orr.w	r3, r3, #16
 8000a36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a38:	2003      	movs	r0, #3
 8000a3a:	f000 f8d8 	bl	8000bee <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f7ff fdf0 	bl	8000624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a44:	f7ff fdb4 	bl	80005b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40022000 	.word	0x40022000

08000a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a58:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <HAL_IncTick+0x20>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <HAL_IncTick+0x24>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4413      	add	r3, r2
 8000a64:	4a04      	ldr	r2, [pc, #16]	; (8000a78 <HAL_IncTick+0x24>)
 8000a66:	6013      	str	r3, [r2, #0]
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	20000008 	.word	0x20000008
 8000a78:	20001198 	.word	0x20001198

08000a7c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a80:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <HAL_GetTick+0x14>)
 8000a82:	681b      	ldr	r3, [r3, #0]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	20001198 	.word	0x20001198

08000a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ac6:	4a04      	ldr	r2, [pc, #16]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	60d3      	str	r3, [r2, #12]
}
 8000acc:	bf00      	nop
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae0:	4b04      	ldr	r3, [pc, #16]	; (8000af4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	f003 0307 	and.w	r3, r3, #7
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	db0b      	blt.n	8000b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	f003 021f 	and.w	r2, r3, #31
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <__NVIC_EnableIRQ+0x38>)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	2001      	movs	r0, #1
 8000b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000e100 	.word	0xe000e100

08000b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	db0a      	blt.n	8000b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	490c      	ldr	r1, [pc, #48]	; (8000b80 <__NVIC_SetPriority+0x4c>)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	0112      	lsls	r2, r2, #4
 8000b54:	b2d2      	uxtb	r2, r2
 8000b56:	440b      	add	r3, r1
 8000b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b5c:	e00a      	b.n	8000b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4908      	ldr	r1, [pc, #32]	; (8000b84 <__NVIC_SetPriority+0x50>)
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	f003 030f 	and.w	r3, r3, #15
 8000b6a:	3b04      	subs	r3, #4
 8000b6c:	0112      	lsls	r2, r2, #4
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	440b      	add	r3, r1
 8000b72:	761a      	strb	r2, [r3, #24]
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000e100 	.word	0xe000e100
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b089      	sub	sp, #36	; 0x24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f003 0307 	and.w	r3, r3, #7
 8000b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ba2:	2b04      	cmp	r3, #4
 8000ba4:	bf28      	it	cs
 8000ba6:	2304      	movcs	r3, #4
 8000ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	3304      	adds	r3, #4
 8000bae:	2b06      	cmp	r3, #6
 8000bb0:	d902      	bls.n	8000bb8 <NVIC_EncodePriority+0x30>
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3b03      	subs	r3, #3
 8000bb6:	e000      	b.n	8000bba <NVIC_EncodePriority+0x32>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	401a      	ands	r2, r3
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bda:	43d9      	mvns	r1, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be0:	4313      	orrs	r3, r2
         );
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3724      	adds	r7, #36	; 0x24
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b082      	sub	sp, #8
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f7ff ff4c 	bl	8000a94 <__NVIC_SetPriorityGrouping>
}
 8000bfc:	bf00      	nop
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
 8000c10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c16:	f7ff ff61 	bl	8000adc <__NVIC_GetPriorityGrouping>
 8000c1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	68b9      	ldr	r1, [r7, #8]
 8000c20:	6978      	ldr	r0, [r7, #20]
 8000c22:	f7ff ffb1 	bl	8000b88 <NVIC_EncodePriority>
 8000c26:	4602      	mov	r2, r0
 8000c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff ff80 	bl	8000b34 <__NVIC_SetPriority>
}
 8000c34:	bf00      	nop
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff54 	bl	8000af8 <__NVIC_EnableIRQ>
}
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d101      	bne.n	8000c6e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e037      	b.n	8000cde <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2202      	movs	r2, #2
 8000c72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000c84:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000c88:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	695b      	ldr	r3, [r3, #20]
 8000ca4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000caa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	69db      	ldr	r3, [r3, #28]
 8000cb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 f9c3 	bl	800104c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2201      	movs	r2, #1
 8000cd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000cdc:	2300      	movs	r3, #0
}  
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b086      	sub	sp, #24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
 8000cf2:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d101      	bne.n	8000d06 <HAL_DMA_Start_IT+0x20>
 8000d02:	2302      	movs	r3, #2
 8000d04:	e04a      	b.n	8000d9c <HAL_DMA_Start_IT+0xb6>
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d13a      	bne.n	8000d8e <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	2200      	movs	r2, #0
 8000d24:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f022 0201 	bic.w	r2, r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	68b9      	ldr	r1, [r7, #8]
 8000d3c:	68f8      	ldr	r0, [r7, #12]
 8000d3e:	f000 f957 	bl	8000ff0 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d008      	beq.n	8000d5c <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f042 020e 	orr.w	r2, r2, #14
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	e00f      	b.n	8000d7c <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f042 020a 	orr.w	r2, r2, #10
 8000d6a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f022 0204 	bic.w	r2, r2, #4
 8000d7a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f042 0201 	orr.w	r2, r2, #1
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	e005      	b.n	8000d9a <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	2200      	movs	r2, #0
 8000d92:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000d96:	2302      	movs	r3, #2
 8000d98:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8000d9a:	7dfb      	ldrb	r3, [r7, #23]
} 
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d008      	beq.n	8000dc8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2204      	movs	r2, #4
 8000dba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e020      	b.n	8000e0a <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 020e 	bic.w	r2, r2, #14
 8000dd6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f022 0201 	bic.w	r2, r2, #1
 8000de6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000df0:	2101      	movs	r1, #1
 8000df2:	fa01 f202 	lsl.w	r2, r1, r2
 8000df6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2200      	movs	r2, #0
 8000e04:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b084      	sub	sp, #16
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d005      	beq.n	8000e38 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2204      	movs	r2, #4
 8000e30:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e027      	b.n	8000e88 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f022 020e 	bic.w	r2, r2, #14
 8000e46:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f022 0201 	bic.w	r2, r2, #1
 8000e56:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e60:	2101      	movs	r1, #1
 8000e62:	fa01 f202 	lsl.w	r2, r1, r2
 8000e66:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d003      	beq.n	8000e88 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	4798      	blx	r3
    } 
  }
  return status;
 8000e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eae:	2204      	movs	r2, #4
 8000eb0:	409a      	lsls	r2, r3
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d024      	beq.n	8000f04 <HAL_DMA_IRQHandler+0x72>
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	f003 0304 	and.w	r3, r3, #4
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d01f      	beq.n	8000f04 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f003 0320 	and.w	r3, r3, #32
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d107      	bne.n	8000ee2 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f022 0204 	bic.w	r2, r2, #4
 8000ee0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eea:	2104      	movs	r1, #4
 8000eec:	fa01 f202 	lsl.w	r2, r1, r2
 8000ef0:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d06a      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000f02:	e065      	b.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f08:	2202      	movs	r2, #2
 8000f0a:	409a      	lsls	r2, r3
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d02c      	beq.n	8000f6e <HAL_DMA_IRQHandler+0xdc>
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d027      	beq.n	8000f6e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 0320 	and.w	r3, r3, #32
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10b      	bne.n	8000f44 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f022 020a 	bic.w	r2, r2, #10
 8000f3a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2201      	movs	r2, #1
 8000f40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f4c:	2102      	movs	r1, #2
 8000f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f52:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d035      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000f6c:	e030      	b.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	2208      	movs	r2, #8
 8000f74:	409a      	lsls	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d028      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	f003 0308 	and.w	r3, r3, #8
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d023      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f022 020e 	bic.w	r2, r2, #14
 8000f96:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2201      	movs	r2, #1
 8000fac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d004      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	4798      	blx	r3
    }
  }
}  
 8000fce:	e7ff      	b.n	8000fd0 <HAL_DMA_IRQHandler+0x13e>
 8000fd0:	bf00      	nop
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
 8000ffc:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001006:	2101      	movs	r1, #1
 8001008:	fa01 f202 	lsl.w	r2, r1, r2
 800100c:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2b10      	cmp	r3, #16
 800101c:	d108      	bne.n	8001030 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	68ba      	ldr	r2, [r7, #8]
 800102c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800102e:	e007      	b.n	8001040 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68ba      	ldr	r2, [r7, #8]
 8001036:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	60da      	str	r2, [r3, #12]
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	461a      	mov	r2, r3
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <DMA_CalcBaseAndBitshift+0x34>)
 800105c:	4413      	add	r3, r2
 800105e:	4a09      	ldr	r2, [pc, #36]	; (8001084 <DMA_CalcBaseAndBitshift+0x38>)
 8001060:	fba2 2303 	umull	r2, r3, r2, r3
 8001064:	091b      	lsrs	r3, r3, #4
 8001066:	009a      	lsls	r2, r3, #2
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a06      	ldr	r2, [pc, #24]	; (8001088 <DMA_CalcBaseAndBitshift+0x3c>)
 8001070:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	bffdfff8 	.word	0xbffdfff8
 8001084:	cccccccd 	.word	0xcccccccd
 8001088:	40020000 	.word	0x40020000

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	b480      	push	{r7}
 800108e:	b087      	sub	sp, #28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800109a:	e14e      	b.n	800133a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	2101      	movs	r1, #1
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	4013      	ands	r3, r2
 80010aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8140 	beq.w	8001334 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d003      	beq.n	80010c4 <HAL_GPIO_Init+0x38>
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2b12      	cmp	r3, #18
 80010c2:	d123      	bne.n	800110c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	08da      	lsrs	r2, r3, #3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3208      	adds	r2, #8
 80010cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	f003 0307 	and.w	r3, r3, #7
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	220f      	movs	r2, #15
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	691a      	ldr	r2, [r3, #16]
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	08da      	lsrs	r2, r3, #3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3208      	adds	r2, #8
 8001106:	6939      	ldr	r1, [r7, #16]
 8001108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	2203      	movs	r2, #3
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	4013      	ands	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 0203 	and.w	r2, r3, #3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d00b      	beq.n	8001160 <HAL_GPIO_Init+0xd4>
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d007      	beq.n	8001160 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001154:	2b11      	cmp	r3, #17
 8001156:	d003      	beq.n	8001160 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	2b12      	cmp	r3, #18
 800115e:	d130      	bne.n	80011c2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001196:	2201      	movs	r2, #1
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	4013      	ands	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	091b      	lsrs	r3, r3, #4
 80011ac:	f003 0201 	and.w	r2, r3, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	2203      	movs	r2, #3
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	693a      	ldr	r2, [r7, #16]
 80011d6:	4013      	ands	r3, r2
 80011d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	689a      	ldr	r2, [r3, #8]
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 809a 	beq.w	8001334 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001200:	4b55      	ldr	r3, [pc, #340]	; (8001358 <HAL_GPIO_Init+0x2cc>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a54      	ldr	r2, [pc, #336]	; (8001358 <HAL_GPIO_Init+0x2cc>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b52      	ldr	r3, [pc, #328]	; (8001358 <HAL_GPIO_Init+0x2cc>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001218:	4a50      	ldr	r2, [pc, #320]	; (800135c <HAL_GPIO_Init+0x2d0>)
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	089b      	lsrs	r3, r3, #2
 800121e:	3302      	adds	r3, #2
 8001220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001224:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	f003 0303 	and.w	r3, r3, #3
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	220f      	movs	r2, #15
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001242:	d013      	beq.n	800126c <HAL_GPIO_Init+0x1e0>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a46      	ldr	r2, [pc, #280]	; (8001360 <HAL_GPIO_Init+0x2d4>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d00d      	beq.n	8001268 <HAL_GPIO_Init+0x1dc>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a45      	ldr	r2, [pc, #276]	; (8001364 <HAL_GPIO_Init+0x2d8>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d007      	beq.n	8001264 <HAL_GPIO_Init+0x1d8>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a44      	ldr	r2, [pc, #272]	; (8001368 <HAL_GPIO_Init+0x2dc>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d101      	bne.n	8001260 <HAL_GPIO_Init+0x1d4>
 800125c:	2303      	movs	r3, #3
 800125e:	e006      	b.n	800126e <HAL_GPIO_Init+0x1e2>
 8001260:	2305      	movs	r3, #5
 8001262:	e004      	b.n	800126e <HAL_GPIO_Init+0x1e2>
 8001264:	2302      	movs	r3, #2
 8001266:	e002      	b.n	800126e <HAL_GPIO_Init+0x1e2>
 8001268:	2301      	movs	r3, #1
 800126a:	e000      	b.n	800126e <HAL_GPIO_Init+0x1e2>
 800126c:	2300      	movs	r3, #0
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	f002 0203 	and.w	r2, r2, #3
 8001274:	0092      	lsls	r2, r2, #2
 8001276:	4093      	lsls	r3, r2
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	4313      	orrs	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800127e:	4937      	ldr	r1, [pc, #220]	; (800135c <HAL_GPIO_Init+0x2d0>)
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	089b      	lsrs	r3, r3, #2
 8001284:	3302      	adds	r3, #2
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800128c:	4b37      	ldr	r3, [pc, #220]	; (800136c <HAL_GPIO_Init+0x2e0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	43db      	mvns	r3, r3
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012b0:	4a2e      	ldr	r2, [pc, #184]	; (800136c <HAL_GPIO_Init+0x2e0>)
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012b6:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_GPIO_Init+0x2e0>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	43db      	mvns	r3, r3
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012da:	4a24      	ldr	r2, [pc, #144]	; (800136c <HAL_GPIO_Init+0x2e0>)
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012e0:	4b22      	ldr	r3, [pc, #136]	; (800136c <HAL_GPIO_Init+0x2e0>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001304:	4a19      	ldr	r2, [pc, #100]	; (800136c <HAL_GPIO_Init+0x2e0>)
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800130a:	4b18      	ldr	r3, [pc, #96]	; (800136c <HAL_GPIO_Init+0x2e0>)
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	43db      	mvns	r3, r3
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	4013      	ands	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4313      	orrs	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <HAL_GPIO_Init+0x2e0>)
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	3301      	adds	r3, #1
 8001338:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	fa22 f303 	lsr.w	r3, r2, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	f47f aea9 	bne.w	800109c <HAL_GPIO_Init+0x10>
  }
}
 800134a:	bf00      	nop
 800134c:	371c      	adds	r7, #28
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000
 800135c:	40010000 	.word	0x40010000
 8001360:	48000400 	.word	0x48000400
 8001364:	48000800 	.word	0x48000800
 8001368:	48000c00 	.word	0x48000c00
 800136c:	40010400 	.word	0x40010400

08001370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	807b      	strh	r3, [r7, #2]
 800137c:	4613      	mov	r3, r2
 800137e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001380:	787b      	ldrb	r3, [r7, #1]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001386:	887a      	ldrh	r2, [r7, #2]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800138c:	e002      	b.n	8001394 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800138e:	887a      	ldrh	r2, [r7, #2]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013ac:	695a      	ldr	r2, [r3, #20]
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	4013      	ands	r3, r2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d006      	beq.n	80013c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013b6:	4a05      	ldr	r2, [pc, #20]	; (80013cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 f806 	bl	80013d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40010400 	.word	0x40010400

080013d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
	...

080013e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d102      	bne.n	8001402 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	f000 bef4 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 816a 	beq.w	80016e6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001412:	4bb3      	ldr	r3, [pc, #716]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 030c 	and.w	r3, r3, #12
 800141a:	2b04      	cmp	r3, #4
 800141c:	d00c      	beq.n	8001438 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800141e:	4bb0      	ldr	r3, [pc, #704]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 030c 	and.w	r3, r3, #12
 8001426:	2b08      	cmp	r3, #8
 8001428:	d159      	bne.n	80014de <HAL_RCC_OscConfig+0xf6>
 800142a:	4bad      	ldr	r3, [pc, #692]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001436:	d152      	bne.n	80014de <HAL_RCC_OscConfig+0xf6>
 8001438:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800143c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001444:	fa93 f3a3 	rbit	r3, r3
 8001448:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800144c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001450:	fab3 f383 	clz	r3, r3
 8001454:	b2db      	uxtb	r3, r3
 8001456:	095b      	lsrs	r3, r3, #5
 8001458:	b2db      	uxtb	r3, r3
 800145a:	f043 0301 	orr.w	r3, r3, #1
 800145e:	b2db      	uxtb	r3, r3
 8001460:	2b01      	cmp	r3, #1
 8001462:	d102      	bne.n	800146a <HAL_RCC_OscConfig+0x82>
 8001464:	4b9e      	ldr	r3, [pc, #632]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	e015      	b.n	8001496 <HAL_RCC_OscConfig+0xae>
 800146a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800146e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001472:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001476:	fa93 f3a3 	rbit	r3, r3
 800147a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800147e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001482:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001486:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800148a:	fa93 f3a3 	rbit	r3, r3
 800148e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001492:	4b93      	ldr	r3, [pc, #588]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001496:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800149a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800149e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80014a2:	fa92 f2a2 	rbit	r2, r2
 80014a6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80014aa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80014ae:	fab2 f282 	clz	r2, r2
 80014b2:	b2d2      	uxtb	r2, r2
 80014b4:	f042 0220 	orr.w	r2, r2, #32
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	f002 021f 	and.w	r2, r2, #31
 80014be:	2101      	movs	r1, #1
 80014c0:	fa01 f202 	lsl.w	r2, r1, r2
 80014c4:	4013      	ands	r3, r2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 810c 	beq.w	80016e4 <HAL_RCC_OscConfig+0x2fc>
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f040 8106 	bne.w	80016e4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	f000 be86 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e8:	d106      	bne.n	80014f8 <HAL_RCC_OscConfig+0x110>
 80014ea:	4b7d      	ldr	r3, [pc, #500]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a7c      	ldr	r2, [pc, #496]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 80014f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	e030      	b.n	800155a <HAL_RCC_OscConfig+0x172>
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d10c      	bne.n	800151c <HAL_RCC_OscConfig+0x134>
 8001502:	4b77      	ldr	r3, [pc, #476]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a76      	ldr	r2, [pc, #472]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001508:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	4b74      	ldr	r3, [pc, #464]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a73      	ldr	r2, [pc, #460]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001514:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	e01e      	b.n	800155a <HAL_RCC_OscConfig+0x172>
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001526:	d10c      	bne.n	8001542 <HAL_RCC_OscConfig+0x15a>
 8001528:	4b6d      	ldr	r3, [pc, #436]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a6c      	ldr	r2, [pc, #432]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800152e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	4b6a      	ldr	r3, [pc, #424]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a69      	ldr	r2, [pc, #420]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800153a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	e00b      	b.n	800155a <HAL_RCC_OscConfig+0x172>
 8001542:	4b67      	ldr	r3, [pc, #412]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a66      	ldr	r2, [pc, #408]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	4b64      	ldr	r3, [pc, #400]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a63      	ldr	r2, [pc, #396]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 8001554:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001558:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800155a:	4b61      	ldr	r3, [pc, #388]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800155c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155e:	f023 020f 	bic.w	r2, r3, #15
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	495d      	ldr	r1, [pc, #372]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800156a:	4313      	orrs	r3, r2
 800156c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d059      	beq.n	800162c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff fa80 	bl	8000a7c <HAL_GetTick>
 800157c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001580:	e00a      	b.n	8001598 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001582:	f7ff fa7b 	bl	8000a7c <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d902      	bls.n	8001598 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	f000 be29 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>
 8001598:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800159c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80015a4:	fa93 f3a3 	rbit	r3, r3
 80015a8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80015ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b0:	fab3 f383 	clz	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d102      	bne.n	80015ca <HAL_RCC_OscConfig+0x1e2>
 80015c4:	4b46      	ldr	r3, [pc, #280]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	e015      	b.n	80015f6 <HAL_RCC_OscConfig+0x20e>
 80015ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ce:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80015d6:	fa93 f3a3 	rbit	r3, r3
 80015da:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80015de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015e2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80015e6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80015ea:	fa93 f3a3 	rbit	r3, r3
 80015ee:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80015f2:	4b3b      	ldr	r3, [pc, #236]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 80015f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015fa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80015fe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001602:	fa92 f2a2 	rbit	r2, r2
 8001606:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800160a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800160e:	fab2 f282 	clz	r2, r2
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	f042 0220 	orr.w	r2, r2, #32
 8001618:	b2d2      	uxtb	r2, r2
 800161a:	f002 021f 	and.w	r2, r2, #31
 800161e:	2101      	movs	r1, #1
 8001620:	fa01 f202 	lsl.w	r2, r1, r2
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0ab      	beq.n	8001582 <HAL_RCC_OscConfig+0x19a>
 800162a:	e05c      	b.n	80016e6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162c:	f7ff fa26 	bl	8000a7c <HAL_GetTick>
 8001630:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001634:	e00a      	b.n	800164c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001636:	f7ff fa21 	bl	8000a7c <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b64      	cmp	r3, #100	; 0x64
 8001644:	d902      	bls.n	800164c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	f000 bdcf 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>
 800164c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001650:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001654:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001658:	fa93 f3a3 	rbit	r3, r3
 800165c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001660:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001664:	fab3 f383 	clz	r3, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	095b      	lsrs	r3, r3, #5
 800166c:	b2db      	uxtb	r3, r3
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b01      	cmp	r3, #1
 8001676:	d102      	bne.n	800167e <HAL_RCC_OscConfig+0x296>
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	e015      	b.n	80016aa <HAL_RCC_OscConfig+0x2c2>
 800167e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001682:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001686:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800168a:	fa93 f3a3 	rbit	r3, r3
 800168e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001692:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001696:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800169a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800169e:	fa93 f3a3 	rbit	r3, r3
 80016a2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80016a6:	4b0e      	ldr	r3, [pc, #56]	; (80016e0 <HAL_RCC_OscConfig+0x2f8>)
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016ae:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80016b2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80016b6:	fa92 f2a2 	rbit	r2, r2
 80016ba:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80016be:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80016c2:	fab2 f282 	clz	r2, r2
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	f042 0220 	orr.w	r2, r2, #32
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	f002 021f 	and.w	r2, r2, #31
 80016d2:	2101      	movs	r1, #1
 80016d4:	fa01 f202 	lsl.w	r2, r1, r2
 80016d8:	4013      	ands	r3, r2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1ab      	bne.n	8001636 <HAL_RCC_OscConfig+0x24e>
 80016de:	e002      	b.n	80016e6 <HAL_RCC_OscConfig+0x2fe>
 80016e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0302 	and.w	r3, r3, #2
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 816f 	beq.w	80019d4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80016f6:	4bd0      	ldr	r3, [pc, #832]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f003 030c 	and.w	r3, r3, #12
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d00b      	beq.n	800171a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001702:	4bcd      	ldr	r3, [pc, #820]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b08      	cmp	r3, #8
 800170c:	d16c      	bne.n	80017e8 <HAL_RCC_OscConfig+0x400>
 800170e:	4bca      	ldr	r3, [pc, #808]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d166      	bne.n	80017e8 <HAL_RCC_OscConfig+0x400>
 800171a:	2302      	movs	r3, #2
 800171c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001720:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001724:	fa93 f3a3 	rbit	r3, r3
 8001728:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800172c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001730:	fab3 f383 	clz	r3, r3
 8001734:	b2db      	uxtb	r3, r3
 8001736:	095b      	lsrs	r3, r3, #5
 8001738:	b2db      	uxtb	r3, r3
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	b2db      	uxtb	r3, r3
 8001740:	2b01      	cmp	r3, #1
 8001742:	d102      	bne.n	800174a <HAL_RCC_OscConfig+0x362>
 8001744:	4bbc      	ldr	r3, [pc, #752]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	e013      	b.n	8001772 <HAL_RCC_OscConfig+0x38a>
 800174a:	2302      	movs	r3, #2
 800174c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001750:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001754:	fa93 f3a3 	rbit	r3, r3
 8001758:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800175c:	2302      	movs	r3, #2
 800175e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001762:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001766:	fa93 f3a3 	rbit	r3, r3
 800176a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800176e:	4bb2      	ldr	r3, [pc, #712]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	2202      	movs	r2, #2
 8001774:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001778:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800177c:	fa92 f2a2 	rbit	r2, r2
 8001780:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001784:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001788:	fab2 f282 	clz	r2, r2
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	f042 0220 	orr.w	r2, r2, #32
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	f002 021f 	and.w	r2, r2, #31
 8001798:	2101      	movs	r1, #1
 800179a:	fa01 f202 	lsl.w	r2, r1, r2
 800179e:	4013      	ands	r3, r2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d007      	beq.n	80017b4 <HAL_RCC_OscConfig+0x3cc>
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d002      	beq.n	80017b4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	f000 bd1b 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b4:	4ba0      	ldr	r3, [pc, #640]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	21f8      	movs	r1, #248	; 0xf8
 80017c4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80017cc:	fa91 f1a1 	rbit	r1, r1
 80017d0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80017d4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80017d8:	fab1 f181 	clz	r1, r1
 80017dc:	b2c9      	uxtb	r1, r1
 80017de:	408b      	lsls	r3, r1
 80017e0:	4995      	ldr	r1, [pc, #596]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 80017e2:	4313      	orrs	r3, r2
 80017e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017e6:	e0f5      	b.n	80019d4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017e8:	1d3b      	adds	r3, r7, #4
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 8085 	beq.w	80018fe <HAL_RCC_OscConfig+0x516>
 80017f4:	2301      	movs	r3, #1
 80017f6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80017fe:	fa93 f3a3 	rbit	r3, r3
 8001802:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001806:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180a:	fab3 f383 	clz	r3, r3
 800180e:	b2db      	uxtb	r3, r3
 8001810:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001814:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	461a      	mov	r2, r3
 800181c:	2301      	movs	r3, #1
 800181e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff f92c 	bl	8000a7c <HAL_GetTick>
 8001824:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001828:	e00a      	b.n	8001840 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800182a:	f7ff f927 	bl	8000a7c <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d902      	bls.n	8001840 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	f000 bcd5 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>
 8001840:	2302      	movs	r3, #2
 8001842:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800184a:	fa93 f3a3 	rbit	r3, r3
 800184e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001852:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001856:	fab3 f383 	clz	r3, r3
 800185a:	b2db      	uxtb	r3, r3
 800185c:	095b      	lsrs	r3, r3, #5
 800185e:	b2db      	uxtb	r3, r3
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b01      	cmp	r3, #1
 8001868:	d102      	bne.n	8001870 <HAL_RCC_OscConfig+0x488>
 800186a:	4b73      	ldr	r3, [pc, #460]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	e013      	b.n	8001898 <HAL_RCC_OscConfig+0x4b0>
 8001870:	2302      	movs	r3, #2
 8001872:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001876:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800187a:	fa93 f3a3 	rbit	r3, r3
 800187e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001882:	2302      	movs	r3, #2
 8001884:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001888:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800188c:	fa93 f3a3 	rbit	r3, r3
 8001890:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001894:	4b68      	ldr	r3, [pc, #416]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 8001896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001898:	2202      	movs	r2, #2
 800189a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800189e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80018a2:	fa92 f2a2 	rbit	r2, r2
 80018a6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80018aa:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80018ae:	fab2 f282 	clz	r2, r2
 80018b2:	b2d2      	uxtb	r2, r2
 80018b4:	f042 0220 	orr.w	r2, r2, #32
 80018b8:	b2d2      	uxtb	r2, r2
 80018ba:	f002 021f 	and.w	r2, r2, #31
 80018be:	2101      	movs	r1, #1
 80018c0:	fa01 f202 	lsl.w	r2, r1, r2
 80018c4:	4013      	ands	r3, r2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d0af      	beq.n	800182a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ca:	4b5b      	ldr	r3, [pc, #364]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	21f8      	movs	r1, #248	; 0xf8
 80018da:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80018e2:	fa91 f1a1 	rbit	r1, r1
 80018e6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80018ea:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80018ee:	fab1 f181 	clz	r1, r1
 80018f2:	b2c9      	uxtb	r1, r1
 80018f4:	408b      	lsls	r3, r1
 80018f6:	4950      	ldr	r1, [pc, #320]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 80018f8:	4313      	orrs	r3, r2
 80018fa:	600b      	str	r3, [r1, #0]
 80018fc:	e06a      	b.n	80019d4 <HAL_RCC_OscConfig+0x5ec>
 80018fe:	2301      	movs	r3, #1
 8001900:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001904:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001908:	fa93 f3a3 	rbit	r3, r3
 800190c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001910:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001914:	fab3 f383 	clz	r3, r3
 8001918:	b2db      	uxtb	r3, r3
 800191a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800191e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	461a      	mov	r2, r3
 8001926:	2300      	movs	r3, #0
 8001928:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192a:	f7ff f8a7 	bl	8000a7c <HAL_GetTick>
 800192e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001932:	e00a      	b.n	800194a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001934:	f7ff f8a2 	bl	8000a7c <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d902      	bls.n	800194a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	f000 bc50 	b.w	80021ea <HAL_RCC_OscConfig+0xe02>
 800194a:	2302      	movs	r3, #2
 800194c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001950:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001954:	fa93 f3a3 	rbit	r3, r3
 8001958:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800195c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001960:	fab3 f383 	clz	r3, r3
 8001964:	b2db      	uxtb	r3, r3
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f043 0301 	orr.w	r3, r3, #1
 800196e:	b2db      	uxtb	r3, r3
 8001970:	2b01      	cmp	r3, #1
 8001972:	d102      	bne.n	800197a <HAL_RCC_OscConfig+0x592>
 8001974:	4b30      	ldr	r3, [pc, #192]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	e013      	b.n	80019a2 <HAL_RCC_OscConfig+0x5ba>
 800197a:	2302      	movs	r3, #2
 800197c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001984:	fa93 f3a3 	rbit	r3, r3
 8001988:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800198c:	2302      	movs	r3, #2
 800198e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001992:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001996:	fa93 f3a3 	rbit	r3, r3
 800199a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800199e:	4b26      	ldr	r3, [pc, #152]	; (8001a38 <HAL_RCC_OscConfig+0x650>)
 80019a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a2:	2202      	movs	r2, #2
 80019a4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80019a8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80019ac:	fa92 f2a2 	rbit	r2, r2
 80019b0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80019b4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80019b8:	fab2 f282 	clz	r2, r2
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	f042 0220 	orr.w	r2, r2, #32
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	f002 021f 	and.w	r2, r2, #31
 80019c8:	2101      	movs	r1, #1
 80019ca:	fa01 f202 	lsl.w	r2, r1, r2
 80019ce:	4013      	ands	r3, r2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1af      	bne.n	8001934 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0308 	and.w	r3, r3, #8
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 80da 	beq.w	8001b98 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d069      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x6da>
 80019ee:	2301      	movs	r3, #1
 80019f0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019f8:	fa93 f3a3 	rbit	r3, r3
 80019fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001a00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a04:	fab3 f383 	clz	r3, r3
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <HAL_RCC_OscConfig+0x654>)
 8001a0e:	4413      	add	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	461a      	mov	r2, r3
 8001a14:	2301      	movs	r3, #1
 8001a16:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a18:	f7ff f830 	bl	8000a7c <HAL_GetTick>
 8001a1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a20:	e00e      	b.n	8001a40 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a22:	f7ff f82b 	bl	8000a7c <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d906      	bls.n	8001a40 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e3d9      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 8001a36:	bf00      	nop
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	10908120 	.word	0x10908120
 8001a40:	2302      	movs	r3, #2
 8001a42:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a46:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a4a:	fa93 f3a3 	rbit	r3, r3
 8001a4e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001a52:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001a56:	2202      	movs	r2, #2
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	fa93 f2a3 	rbit	r2, r3
 8001a64:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001a6e:	2202      	movs	r2, #2
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	fa93 f2a3 	rbit	r2, r3
 8001a7c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001a80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a82:	4ba5      	ldr	r3, [pc, #660]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001a84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a86:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001a8a:	2102      	movs	r1, #2
 8001a8c:	6019      	str	r1, [r3, #0]
 8001a8e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	fa93 f1a3 	rbit	r1, r3
 8001a98:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a9c:	6019      	str	r1, [r3, #0]
  return result;
 8001a9e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	fab3 f383 	clz	r3, r3
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	f003 031f 	and.w	r3, r3, #31
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aba:	4013      	ands	r3, r2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0b0      	beq.n	8001a22 <HAL_RCC_OscConfig+0x63a>
 8001ac0:	e06a      	b.n	8001b98 <HAL_RCC_OscConfig+0x7b0>
 8001ac2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	fa93 f2a3 	rbit	r2, r3
 8001ad4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001ad8:	601a      	str	r2, [r3, #0]
  return result;
 8001ada:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001ade:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ae0:	fab3 f383 	clz	r3, r3
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b8c      	ldr	r3, [pc, #560]	; (8001d1c <HAL_RCC_OscConfig+0x934>)
 8001aea:	4413      	add	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	461a      	mov	r2, r3
 8001af0:	2300      	movs	r3, #0
 8001af2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af4:	f7fe ffc2 	bl	8000a7c <HAL_GetTick>
 8001af8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001afc:	e009      	b.n	8001b12 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001afe:	f7fe ffbd 	bl	8000a7c <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e36b      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 8001b12:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001b16:	2202      	movs	r2, #2
 8001b18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	fa93 f2a3 	rbit	r2, r3
 8001b24:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b2e:	2202      	movs	r2, #2
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	fa93 f2a3 	rbit	r2, r3
 8001b3c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001b46:	2202      	movs	r2, #2
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	fa93 f2a3 	rbit	r2, r3
 8001b54:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5a:	4b6f      	ldr	r3, [pc, #444]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001b5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b5e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001b62:	2102      	movs	r1, #2
 8001b64:	6019      	str	r1, [r3, #0]
 8001b66:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	fa93 f1a3 	rbit	r1, r3
 8001b70:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001b74:	6019      	str	r1, [r3, #0]
  return result;
 8001b76:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	fab3 f383 	clz	r3, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f003 031f 	and.w	r3, r3, #31
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1b2      	bne.n	8001afe <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f000 8158 	beq.w	8001e58 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bae:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d112      	bne.n	8001be0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	4b57      	ldr	r3, [pc, #348]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	4a56      	ldr	r2, [pc, #344]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	61d3      	str	r3, [r2, #28]
 8001bc6:	4b54      	ldr	r3, [pc, #336]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001bce:	f107 0308 	add.w	r3, r7, #8
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	f107 0308 	add.w	r3, r7, #8
 8001bd8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be0:	4b4f      	ldr	r3, [pc, #316]	; (8001d20 <HAL_RCC_OscConfig+0x938>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d11a      	bne.n	8001c22 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bec:	4b4c      	ldr	r3, [pc, #304]	; (8001d20 <HAL_RCC_OscConfig+0x938>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a4b      	ldr	r2, [pc, #300]	; (8001d20 <HAL_RCC_OscConfig+0x938>)
 8001bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bf8:	f7fe ff40 	bl	8000a7c <HAL_GetTick>
 8001bfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c00:	e009      	b.n	8001c16 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c02:	f7fe ff3b 	bl	8000a7c <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	; 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e2e9      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c16:	4b42      	ldr	r3, [pc, #264]	; (8001d20 <HAL_RCC_OscConfig+0x938>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0ef      	beq.n	8001c02 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d106      	bne.n	8001c3a <HAL_RCC_OscConfig+0x852>
 8001c2c:	4b3a      	ldr	r3, [pc, #232]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c2e:	6a1b      	ldr	r3, [r3, #32]
 8001c30:	4a39      	ldr	r2, [pc, #228]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6213      	str	r3, [r2, #32]
 8001c38:	e02f      	b.n	8001c9a <HAL_RCC_OscConfig+0x8b2>
 8001c3a:	1d3b      	adds	r3, r7, #4
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10c      	bne.n	8001c5e <HAL_RCC_OscConfig+0x876>
 8001c44:	4b34      	ldr	r3, [pc, #208]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	4a33      	ldr	r2, [pc, #204]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c4a:	f023 0301 	bic.w	r3, r3, #1
 8001c4e:	6213      	str	r3, [r2, #32]
 8001c50:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c52:	6a1b      	ldr	r3, [r3, #32]
 8001c54:	4a30      	ldr	r2, [pc, #192]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c56:	f023 0304 	bic.w	r3, r3, #4
 8001c5a:	6213      	str	r3, [r2, #32]
 8001c5c:	e01d      	b.n	8001c9a <HAL_RCC_OscConfig+0x8b2>
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	2b05      	cmp	r3, #5
 8001c66:	d10c      	bne.n	8001c82 <HAL_RCC_OscConfig+0x89a>
 8001c68:	4b2b      	ldr	r3, [pc, #172]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	4a2a      	ldr	r2, [pc, #168]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c6e:	f043 0304 	orr.w	r3, r3, #4
 8001c72:	6213      	str	r3, [r2, #32]
 8001c74:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	4a27      	ldr	r2, [pc, #156]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6213      	str	r3, [r2, #32]
 8001c80:	e00b      	b.n	8001c9a <HAL_RCC_OscConfig+0x8b2>
 8001c82:	4b25      	ldr	r3, [pc, #148]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	4a24      	ldr	r2, [pc, #144]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c88:	f023 0301 	bic.w	r3, r3, #1
 8001c8c:	6213      	str	r3, [r2, #32]
 8001c8e:	4b22      	ldr	r3, [pc, #136]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c90:	6a1b      	ldr	r3, [r3, #32]
 8001c92:	4a21      	ldr	r2, [pc, #132]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001c94:	f023 0304 	bic.w	r3, r3, #4
 8001c98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d06b      	beq.n	8001d7c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca4:	f7fe feea 	bl	8000a7c <HAL_GetTick>
 8001ca8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cac:	e00b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cae:	f7fe fee5 	bl	8000a7c <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e291      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 8001cc6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001cca:	2202      	movs	r2, #2
 8001ccc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	fa93 f2a3 	rbit	r2, r3
 8001cd8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	fa93 f2a3 	rbit	r2, r3
 8001cf0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001cf4:	601a      	str	r2, [r3, #0]
  return result;
 8001cf6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001cfa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	095b      	lsrs	r3, r3, #5
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f043 0302 	orr.w	r3, r3, #2
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d109      	bne.n	8001d24 <HAL_RCC_OscConfig+0x93c>
 8001d10:	4b01      	ldr	r3, [pc, #4]	; (8001d18 <HAL_RCC_OscConfig+0x930>)
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	e014      	b.n	8001d40 <HAL_RCC_OscConfig+0x958>
 8001d16:	bf00      	nop
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	10908120 	.word	0x10908120
 8001d20:	40007000 	.word	0x40007000
 8001d24:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001d28:	2202      	movs	r2, #2
 8001d2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	fa93 f2a3 	rbit	r2, r3
 8001d36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	4bbb      	ldr	r3, [pc, #748]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001d44:	2102      	movs	r1, #2
 8001d46:	6011      	str	r1, [r2, #0]
 8001d48:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	fa92 f1a2 	rbit	r1, r2
 8001d52:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001d56:	6011      	str	r1, [r2, #0]
  return result;
 8001d58:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	fab2 f282 	clz	r2, r2
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	f002 021f 	and.w	r2, r2, #31
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f202 	lsl.w	r2, r1, r2
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d099      	beq.n	8001cae <HAL_RCC_OscConfig+0x8c6>
 8001d7a:	e063      	b.n	8001e44 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7c:	f7fe fe7e 	bl	8000a7c <HAL_GetTick>
 8001d80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d84:	e00b      	b.n	8001d9e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7fe fe79 	bl	8000a7c <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e225      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 8001d9e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001da2:	2202      	movs	r2, #2
 8001da4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	fa93 f2a3 	rbit	r2, r3
 8001db0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001dba:	2202      	movs	r2, #2
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	fa93 f2a3 	rbit	r2, r3
 8001dc8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001dcc:	601a      	str	r2, [r3, #0]
  return result;
 8001dce:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001dd2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd4:	fab3 f383 	clz	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f043 0302 	orr.w	r3, r3, #2
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d102      	bne.n	8001dee <HAL_RCC_OscConfig+0xa06>
 8001de8:	4b90      	ldr	r3, [pc, #576]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	e00d      	b.n	8001e0a <HAL_RCC_OscConfig+0xa22>
 8001dee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001df2:	2202      	movs	r2, #2
 8001df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	fa93 f2a3 	rbit	r2, r3
 8001e00:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	4b89      	ldr	r3, [pc, #548]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001e0e:	2102      	movs	r1, #2
 8001e10:	6011      	str	r1, [r2, #0]
 8001e12:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	fa92 f1a2 	rbit	r1, r2
 8001e1c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001e20:	6011      	str	r1, [r2, #0]
  return result;
 8001e22:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001e26:	6812      	ldr	r2, [r2, #0]
 8001e28:	fab2 f282 	clz	r2, r2
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	f002 021f 	and.w	r2, r2, #31
 8001e38:	2101      	movs	r1, #1
 8001e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1a0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e44:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d105      	bne.n	8001e58 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e4c:	4b77      	ldr	r3, [pc, #476]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	4a76      	ldr	r2, [pc, #472]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e56:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 81c2 	beq.w	80021e8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e64:	4b71      	ldr	r3, [pc, #452]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	f000 819c 	beq.w	80021aa <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	69db      	ldr	r3, [r3, #28]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	f040 8114 	bne.w	80020a6 <HAL_RCC_OscConfig+0xcbe>
 8001e7e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001e82:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	fa93 f2a3 	rbit	r2, r3
 8001e92:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e96:	601a      	str	r2, [r3, #0]
  return result;
 8001e98:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e9c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e9e:	fab3 f383 	clz	r3, r3
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ea8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	461a      	mov	r2, r3
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7fe fde2 	bl	8000a7c <HAL_GetTick>
 8001eb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ebc:	e009      	b.n	8001ed2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ebe:	f7fe fddd 	bl	8000a7c <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e18b      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 8001ed2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001ed6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	fa93 f2a3 	rbit	r2, r3
 8001ee6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001eea:	601a      	str	r2, [r3, #0]
  return result;
 8001eec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001ef0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef2:	fab3 f383 	clz	r3, r3
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	095b      	lsrs	r3, r3, #5
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f043 0301 	orr.w	r3, r3, #1
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d102      	bne.n	8001f0c <HAL_RCC_OscConfig+0xb24>
 8001f06:	4b49      	ldr	r3, [pc, #292]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	e01b      	b.n	8001f44 <HAL_RCC_OscConfig+0xb5c>
 8001f0c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001f10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f16:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	fa93 f2a3 	rbit	r2, r3
 8001f20:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f2a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	fa93 f2a3 	rbit	r2, r3
 8001f3a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	4b3a      	ldr	r3, [pc, #232]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001f48:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f4c:	6011      	str	r1, [r2, #0]
 8001f4e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	fa92 f1a2 	rbit	r1, r2
 8001f58:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001f5c:	6011      	str	r1, [r2, #0]
  return result;
 8001f5e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	fab2 f282 	clz	r2, r2
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	f042 0220 	orr.w	r2, r2, #32
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	f002 021f 	and.w	r2, r2, #31
 8001f74:	2101      	movs	r1, #1
 8001f76:	fa01 f202 	lsl.w	r2, r1, r2
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d19e      	bne.n	8001ebe <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	430b      	orrs	r3, r1
 8001f96:	4925      	ldr	r1, [pc, #148]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	604b      	str	r3, [r1, #4]
 8001f9c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001fa0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fa4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	fa93 f2a3 	rbit	r2, r3
 8001fb0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fb4:	601a      	str	r2, [r3, #0]
  return result;
 8001fb6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fba:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001fc6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2301      	movs	r3, #1
 8001fd0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd2:	f7fe fd53 	bl	8000a7c <HAL_GetTick>
 8001fd6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fda:	e009      	b.n	8001ff0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fdc:	f7fe fd4e 	bl	8000a7c <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e0fc      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 8001ff0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001ff4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ff8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	fa93 f2a3 	rbit	r2, r3
 8002004:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002008:	601a      	str	r2, [r3, #0]
  return result;
 800200a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800200e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002010:	fab3 f383 	clz	r3, r3
 8002014:	b2db      	uxtb	r3, r3
 8002016:	095b      	lsrs	r3, r3, #5
 8002018:	b2db      	uxtb	r3, r3
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b01      	cmp	r3, #1
 8002022:	d105      	bne.n	8002030 <HAL_RCC_OscConfig+0xc48>
 8002024:	4b01      	ldr	r3, [pc, #4]	; (800202c <HAL_RCC_OscConfig+0xc44>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	e01e      	b.n	8002068 <HAL_RCC_OscConfig+0xc80>
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000
 8002030:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002034:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002038:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	fa93 f2a3 	rbit	r2, r3
 8002044:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800204e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	fa93 f2a3 	rbit	r2, r3
 800205e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	4b63      	ldr	r3, [pc, #396]	; (80021f4 <HAL_RCC_OscConfig+0xe0c>)
 8002066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002068:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800206c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002070:	6011      	str	r1, [r2, #0]
 8002072:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002076:	6812      	ldr	r2, [r2, #0]
 8002078:	fa92 f1a2 	rbit	r1, r2
 800207c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002080:	6011      	str	r1, [r2, #0]
  return result;
 8002082:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	fab2 f282 	clz	r2, r2
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	f042 0220 	orr.w	r2, r2, #32
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	f002 021f 	and.w	r2, r2, #31
 8002098:	2101      	movs	r1, #1
 800209a:	fa01 f202 	lsl.w	r2, r1, r2
 800209e:	4013      	ands	r3, r2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d09b      	beq.n	8001fdc <HAL_RCC_OscConfig+0xbf4>
 80020a4:	e0a0      	b.n	80021e8 <HAL_RCC_OscConfig+0xe00>
 80020a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80020ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	fa93 f2a3 	rbit	r2, r3
 80020ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020be:	601a      	str	r2, [r3, #0]
  return result;
 80020c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c6:	fab3 f383 	clz	r3, r3
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	461a      	mov	r2, r3
 80020d8:	2300      	movs	r3, #0
 80020da:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020dc:	f7fe fcce 	bl	8000a7c <HAL_GetTick>
 80020e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e4:	e009      	b.n	80020fa <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e6:	f7fe fcc9 	bl	8000a7c <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e077      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
 80020fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002102:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002104:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	fa93 f2a3 	rbit	r2, r3
 800210e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002112:	601a      	str	r2, [r3, #0]
  return result;
 8002114:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002118:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800211a:	fab3 f383 	clz	r3, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	095b      	lsrs	r3, r3, #5
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	b2db      	uxtb	r3, r3
 800212a:	2b01      	cmp	r3, #1
 800212c:	d102      	bne.n	8002134 <HAL_RCC_OscConfig+0xd4c>
 800212e:	4b31      	ldr	r3, [pc, #196]	; (80021f4 <HAL_RCC_OscConfig+0xe0c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	e01b      	b.n	800216c <HAL_RCC_OscConfig+0xd84>
 8002134:	f107 0320 	add.w	r3, r7, #32
 8002138:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800213c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213e:	f107 0320 	add.w	r3, r7, #32
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	fa93 f2a3 	rbit	r2, r3
 8002148:	f107 031c 	add.w	r3, r7, #28
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	f107 0318 	add.w	r3, r7, #24
 8002152:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	f107 0318 	add.w	r3, r7, #24
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	fa93 f2a3 	rbit	r2, r3
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	4b22      	ldr	r3, [pc, #136]	; (80021f4 <HAL_RCC_OscConfig+0xe0c>)
 800216a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216c:	f107 0210 	add.w	r2, r7, #16
 8002170:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002174:	6011      	str	r1, [r2, #0]
 8002176:	f107 0210 	add.w	r2, r7, #16
 800217a:	6812      	ldr	r2, [r2, #0]
 800217c:	fa92 f1a2 	rbit	r1, r2
 8002180:	f107 020c 	add.w	r2, r7, #12
 8002184:	6011      	str	r1, [r2, #0]
  return result;
 8002186:	f107 020c 	add.w	r2, r7, #12
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	fab2 f282 	clz	r2, r2
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	f042 0220 	orr.w	r2, r2, #32
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	f002 021f 	and.w	r2, r2, #31
 800219c:	2101      	movs	r1, #1
 800219e:	fa01 f202 	lsl.w	r2, r1, r2
 80021a2:	4013      	ands	r3, r2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d19e      	bne.n	80020e6 <HAL_RCC_OscConfig+0xcfe>
 80021a8:	e01e      	b.n	80021e8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021aa:	1d3b      	adds	r3, r7, #4
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e018      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <HAL_RCC_OscConfig+0xe0c>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021c0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80021c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021c8:	1d3b      	adds	r3, r7, #4
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d108      	bne.n	80021e4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80021d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80021d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021da:	1d3b      	adds	r3, r7, #4
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e000      	b.n	80021ea <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000

080021f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b09e      	sub	sp, #120	; 0x78
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d101      	bne.n	8002210 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e162      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002210:	4b90      	ldr	r3, [pc, #576]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	429a      	cmp	r2, r3
 800221c:	d910      	bls.n	8002240 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221e:	4b8d      	ldr	r3, [pc, #564]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f023 0207 	bic.w	r2, r3, #7
 8002226:	498b      	ldr	r1, [pc, #556]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	4313      	orrs	r3, r2
 800222c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800222e:	4b89      	ldr	r3, [pc, #548]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	429a      	cmp	r2, r3
 800223a:	d001      	beq.n	8002240 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e14a      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d008      	beq.n	800225e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800224c:	4b82      	ldr	r3, [pc, #520]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	497f      	ldr	r1, [pc, #508]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 800225a:	4313      	orrs	r3, r2
 800225c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 80dc 	beq.w	8002424 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d13c      	bne.n	80022ee <HAL_RCC_ClockConfig+0xf6>
 8002274:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002278:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002284:	fab3 f383 	clz	r3, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	095b      	lsrs	r3, r3, #5
 800228c:	b2db      	uxtb	r3, r3
 800228e:	f043 0301 	orr.w	r3, r3, #1
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b01      	cmp	r3, #1
 8002296:	d102      	bne.n	800229e <HAL_RCC_ClockConfig+0xa6>
 8002298:	4b6f      	ldr	r3, [pc, #444]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	e00f      	b.n	80022be <HAL_RCC_ClockConfig+0xc6>
 800229e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022a6:	fa93 f3a3 	rbit	r3, r3
 80022aa:	667b      	str	r3, [r7, #100]	; 0x64
 80022ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022b0:	663b      	str	r3, [r7, #96]	; 0x60
 80022b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022b4:	fa93 f3a3 	rbit	r3, r3
 80022b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80022ba:	4b67      	ldr	r3, [pc, #412]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022c2:	65ba      	str	r2, [r7, #88]	; 0x58
 80022c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80022c6:	fa92 f2a2 	rbit	r2, r2
 80022ca:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80022cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80022ce:	fab2 f282 	clz	r2, r2
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	f042 0220 	orr.w	r2, r2, #32
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	f002 021f 	and.w	r2, r2, #31
 80022de:	2101      	movs	r1, #1
 80022e0:	fa01 f202 	lsl.w	r2, r1, r2
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d17b      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0f3      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d13c      	bne.n	8002370 <HAL_RCC_ClockConfig+0x178>
 80022f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022fe:	fa93 f3a3 	rbit	r3, r3
 8002302:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002304:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002306:	fab3 f383 	clz	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	095b      	lsrs	r3, r3, #5
 800230e:	b2db      	uxtb	r3, r3
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b01      	cmp	r3, #1
 8002318:	d102      	bne.n	8002320 <HAL_RCC_ClockConfig+0x128>
 800231a:	4b4f      	ldr	r3, [pc, #316]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	e00f      	b.n	8002340 <HAL_RCC_ClockConfig+0x148>
 8002320:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002324:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002328:	fa93 f3a3 	rbit	r3, r3
 800232c:	647b      	str	r3, [r7, #68]	; 0x44
 800232e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002332:	643b      	str	r3, [r7, #64]	; 0x40
 8002334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002336:	fa93 f3a3 	rbit	r3, r3
 800233a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800233c:	4b46      	ldr	r3, [pc, #280]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 800233e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002340:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002344:	63ba      	str	r2, [r7, #56]	; 0x38
 8002346:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002348:	fa92 f2a2 	rbit	r2, r2
 800234c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800234e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002350:	fab2 f282 	clz	r2, r2
 8002354:	b2d2      	uxtb	r2, r2
 8002356:	f042 0220 	orr.w	r2, r2, #32
 800235a:	b2d2      	uxtb	r2, r2
 800235c:	f002 021f 	and.w	r2, r2, #31
 8002360:	2101      	movs	r1, #1
 8002362:	fa01 f202 	lsl.w	r2, r1, r2
 8002366:	4013      	ands	r3, r2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d13a      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e0b2      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
 8002370:	2302      	movs	r3, #2
 8002372:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002376:	fa93 f3a3 	rbit	r3, r3
 800237a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800237c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237e:	fab3 f383 	clz	r3, r3
 8002382:	b2db      	uxtb	r3, r3
 8002384:	095b      	lsrs	r3, r3, #5
 8002386:	b2db      	uxtb	r3, r3
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b01      	cmp	r3, #1
 8002390:	d102      	bne.n	8002398 <HAL_RCC_ClockConfig+0x1a0>
 8002392:	4b31      	ldr	r3, [pc, #196]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	e00d      	b.n	80023b4 <HAL_RCC_ClockConfig+0x1bc>
 8002398:	2302      	movs	r3, #2
 800239a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
 80023a4:	2302      	movs	r3, #2
 80023a6:	623b      	str	r3, [r7, #32]
 80023a8:	6a3b      	ldr	r3, [r7, #32]
 80023aa:	fa93 f3a3 	rbit	r3, r3
 80023ae:	61fb      	str	r3, [r7, #28]
 80023b0:	4b29      	ldr	r3, [pc, #164]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 80023b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b4:	2202      	movs	r2, #2
 80023b6:	61ba      	str	r2, [r7, #24]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	fa92 f2a2 	rbit	r2, r2
 80023be:	617a      	str	r2, [r7, #20]
  return result;
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	fab2 f282 	clz	r2, r2
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	f042 0220 	orr.w	r2, r2, #32
 80023cc:	b2d2      	uxtb	r2, r2
 80023ce:	f002 021f 	and.w	r2, r2, #31
 80023d2:	2101      	movs	r1, #1
 80023d4:	fa01 f202 	lsl.w	r2, r1, r2
 80023d8:	4013      	ands	r3, r2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e079      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023e2:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f023 0203 	bic.w	r2, r3, #3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	491a      	ldr	r1, [pc, #104]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023f4:	f7fe fb42 	bl	8000a7c <HAL_GetTick>
 80023f8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fa:	e00a      	b.n	8002412 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023fc:	f7fe fb3e 	bl	8000a7c <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	f241 3288 	movw	r2, #5000	; 0x1388
 800240a:	4293      	cmp	r3, r2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e061      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	4b11      	ldr	r3, [pc, #68]	; (8002458 <HAL_RCC_ClockConfig+0x260>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f003 020c 	and.w	r2, r3, #12
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	429a      	cmp	r2, r3
 8002422:	d1eb      	bne.n	80023fc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002424:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d214      	bcs.n	800245c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 0207 	bic.w	r2, r3, #7
 800243a:	4906      	ldr	r1, [pc, #24]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	4313      	orrs	r3, r2
 8002440:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002442:	4b04      	ldr	r3, [pc, #16]	; (8002454 <HAL_RCC_ClockConfig+0x25c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	683a      	ldr	r2, [r7, #0]
 800244c:	429a      	cmp	r2, r3
 800244e:	d005      	beq.n	800245c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e040      	b.n	80024d6 <HAL_RCC_ClockConfig+0x2de>
 8002454:	40022000 	.word	0x40022000
 8002458:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b00      	cmp	r3, #0
 8002466:	d008      	beq.n	800247a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002468:	4b1d      	ldr	r3, [pc, #116]	; (80024e0 <HAL_RCC_ClockConfig+0x2e8>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	491a      	ldr	r1, [pc, #104]	; (80024e0 <HAL_RCC_ClockConfig+0x2e8>)
 8002476:	4313      	orrs	r3, r2
 8002478:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d009      	beq.n	800249a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002486:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <HAL_RCC_ClockConfig+0x2e8>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4912      	ldr	r1, [pc, #72]	; (80024e0 <HAL_RCC_ClockConfig+0x2e8>)
 8002496:	4313      	orrs	r3, r2
 8002498:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800249a:	f000 f829 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 800249e:	4601      	mov	r1, r0
 80024a0:	4b0f      	ldr	r3, [pc, #60]	; (80024e0 <HAL_RCC_ClockConfig+0x2e8>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024a8:	22f0      	movs	r2, #240	; 0xf0
 80024aa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	fa92 f2a2 	rbit	r2, r2
 80024b2:	60fa      	str	r2, [r7, #12]
  return result;
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	fab2 f282 	clz	r2, r2
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	40d3      	lsrs	r3, r2
 80024be:	4a09      	ldr	r2, [pc, #36]	; (80024e4 <HAL_RCC_ClockConfig+0x2ec>)
 80024c0:	5cd3      	ldrb	r3, [r2, r3]
 80024c2:	fa21 f303 	lsr.w	r3, r1, r3
 80024c6:	4a08      	ldr	r2, [pc, #32]	; (80024e8 <HAL_RCC_ClockConfig+0x2f0>)
 80024c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80024ca:	4b08      	ldr	r3, [pc, #32]	; (80024ec <HAL_RCC_ClockConfig+0x2f4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fe f8a8 	bl	8000624 <HAL_InitTick>
  
  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3778      	adds	r7, #120	; 0x78
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000
 80024e4:	08006594 	.word	0x08006594
 80024e8:	20000000 	.word	0x20000000
 80024ec:	20000004 	.word	0x20000004

080024f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b08b      	sub	sp, #44	; 0x2c
 80024f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800250a:	4b29      	ldr	r3, [pc, #164]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b04      	cmp	r3, #4
 8002518:	d002      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x30>
 800251a:	2b08      	cmp	r3, #8
 800251c:	d003      	beq.n	8002526 <HAL_RCC_GetSysClockFreq+0x36>
 800251e:	e03c      	b.n	800259a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002520:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002522:	623b      	str	r3, [r7, #32]
      break;
 8002524:	e03c      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800252c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002530:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	fa92 f2a2 	rbit	r2, r2
 8002538:	607a      	str	r2, [r7, #4]
  return result;
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	fab2 f282 	clz	r2, r2
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	40d3      	lsrs	r3, r2
 8002544:	4a1c      	ldr	r2, [pc, #112]	; (80025b8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002546:	5cd3      	ldrb	r3, [r2, r3]
 8002548:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800254a:	4b19      	ldr	r3, [pc, #100]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800254c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	220f      	movs	r2, #15
 8002554:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	fa92 f2a2 	rbit	r2, r2
 800255c:	60fa      	str	r2, [r7, #12]
  return result;
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	fab2 f282 	clz	r2, r2
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	40d3      	lsrs	r3, r2
 8002568:	4a14      	ldr	r2, [pc, #80]	; (80025bc <HAL_RCC_GetSysClockFreq+0xcc>)
 800256a:	5cd3      	ldrb	r3, [r2, r3]
 800256c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d008      	beq.n	800258a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002578:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	fb02 f303 	mul.w	r3, r2, r3
 8002586:	627b      	str	r3, [r7, #36]	; 0x24
 8002588:	e004      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	4a0c      	ldr	r2, [pc, #48]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	623b      	str	r3, [r7, #32]
      break;
 8002598:	e002      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800259a:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800259c:	623b      	str	r3, [r7, #32]
      break;
 800259e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025a0:	6a3b      	ldr	r3, [r7, #32]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	372c      	adds	r7, #44	; 0x2c
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	007a1200 	.word	0x007a1200
 80025b8:	080065ac 	.word	0x080065ac
 80025bc:	080065bc 	.word	0x080065bc
 80025c0:	003d0900 	.word	0x003d0900

080025c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025c8:	4b03      	ldr	r3, [pc, #12]	; (80025d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	20000000 	.word	0x20000000

080025dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025e2:	f7ff ffef 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 80025e6:	4601      	mov	r1, r0
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025f0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	fa92 f2a2 	rbit	r2, r2
 80025fc:	603a      	str	r2, [r7, #0]
  return result;
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	fab2 f282 	clz	r2, r2
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	40d3      	lsrs	r3, r2
 8002608:	4a04      	ldr	r2, [pc, #16]	; (800261c <HAL_RCC_GetPCLK1Freq+0x40>)
 800260a:	5cd3      	ldrb	r3, [r2, r3]
 800260c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002610:	4618      	mov	r0, r3
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40021000 	.word	0x40021000
 800261c:	080065a4 	.word	0x080065a4

08002620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002626:	f7ff ffcd 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 800262a:	4601      	mov	r1, r0
 800262c:	4b0b      	ldr	r3, [pc, #44]	; (800265c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002634:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002638:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	fa92 f2a2 	rbit	r2, r2
 8002640:	603a      	str	r2, [r7, #0]
  return result;
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	fab2 f282 	clz	r2, r2
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	40d3      	lsrs	r3, r2
 800264c:	4a04      	ldr	r2, [pc, #16]	; (8002660 <HAL_RCC_GetPCLK2Freq+0x40>)
 800264e:	5cd3      	ldrb	r3, [r2, r3]
 8002650:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40021000 	.word	0x40021000
 8002660:	080065a4 	.word	0x080065a4

08002664 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	220f      	movs	r2, #15
 8002672:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <HAL_RCC_GetClockConfig+0x5c>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 0203 	and.w	r2, r3, #3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <HAL_RCC_GetClockConfig+0x5c>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <HAL_RCC_GetClockConfig+0x5c>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_RCC_GetClockConfig+0x5c>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	08db      	lsrs	r3, r3, #3
 800269e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80026a6:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <HAL_RCC_GetClockConfig+0x60>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0207 	and.w	r2, r3, #7
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	601a      	str	r2, [r3, #0]
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40022000 	.word	0x40022000

080026c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b092      	sub	sp, #72	; 0x48
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 80d0 	beq.w	8002886 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ec:	4b8e      	ldr	r3, [pc, #568]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10e      	bne.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f8:	4b8b      	ldr	r3, [pc, #556]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	4a8a      	ldr	r2, [pc, #552]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002702:	61d3      	str	r3, [r2, #28]
 8002704:	4b88      	ldr	r3, [pc, #544]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002706:	69db      	ldr	r3, [r3, #28]
 8002708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002710:	2301      	movs	r3, #1
 8002712:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002716:	4b85      	ldr	r3, [pc, #532]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271e:	2b00      	cmp	r3, #0
 8002720:	d118      	bne.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002722:	4b82      	ldr	r3, [pc, #520]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a81      	ldr	r2, [pc, #516]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800272c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800272e:	f7fe f9a5 	bl	8000a7c <HAL_GetTick>
 8002732:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002734:	e008      	b.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002736:	f7fe f9a1 	bl	8000a7c <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b64      	cmp	r3, #100	; 0x64
 8002742:	d901      	bls.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e0ea      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002748:	4b78      	ldr	r3, [pc, #480]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0f0      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002754:	4b74      	ldr	r3, [pc, #464]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800275c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800275e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002760:	2b00      	cmp	r3, #0
 8002762:	d07d      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800276c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800276e:	429a      	cmp	r2, r3
 8002770:	d076      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002772:	4b6d      	ldr	r3, [pc, #436]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800277a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800277c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002780:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002784:	fa93 f3a3 	rbit	r3, r3
 8002788:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800278a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800278c:	fab3 f383 	clz	r3, r3
 8002790:	b2db      	uxtb	r3, r3
 8002792:	461a      	mov	r2, r3
 8002794:	4b66      	ldr	r3, [pc, #408]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	461a      	mov	r2, r3
 800279c:	2301      	movs	r3, #1
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a8:	fa93 f3a3 	rbit	r3, r3
 80027ac:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80027ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027b0:	fab3 f383 	clz	r3, r3
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b5d      	ldr	r3, [pc, #372]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80027ba:	4413      	add	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	461a      	mov	r2, r3
 80027c0:	2300      	movs	r3, #0
 80027c2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80027c4:	4a58      	ldr	r2, [pc, #352]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027c8:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80027ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d045      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe f952 	bl	8000a7c <HAL_GetTick>
 80027d8:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027da:	e00a      	b.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7fe f94e 	bl	8000a7c <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e095      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x256>
 80027f2:	2302      	movs	r3, #2
 80027f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f8:	fa93 f3a3 	rbit	r3, r3
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
 80027fe:	2302      	movs	r3, #2
 8002800:	623b      	str	r3, [r7, #32]
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	fa93 f3a3 	rbit	r3, r3
 8002808:	61fb      	str	r3, [r7, #28]
  return result;
 800280a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800280c:	fab3 f383 	clz	r3, r3
 8002810:	b2db      	uxtb	r3, r3
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f043 0302 	orr.w	r3, r3, #2
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d102      	bne.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002820:	4b41      	ldr	r3, [pc, #260]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	e007      	b.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002826:	2302      	movs	r3, #2
 8002828:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	4b3d      	ldr	r3, [pc, #244]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	2202      	movs	r2, #2
 8002838:	613a      	str	r2, [r7, #16]
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	fa92 f2a2 	rbit	r2, r2
 8002840:	60fa      	str	r2, [r7, #12]
  return result;
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	fab2 f282 	clz	r2, r2
 8002848:	b2d2      	uxtb	r2, r2
 800284a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800284e:	b2d2      	uxtb	r2, r2
 8002850:	f002 021f 	and.w	r2, r2, #31
 8002854:	2101      	movs	r1, #1
 8002856:	fa01 f202 	lsl.w	r2, r1, r2
 800285a:	4013      	ands	r3, r2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0bd      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002860:	4b31      	ldr	r3, [pc, #196]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	492e      	ldr	r1, [pc, #184]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800286e:	4313      	orrs	r3, r2
 8002870:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002872:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002876:	2b01      	cmp	r3, #1
 8002878:	d105      	bne.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800287a:	4b2b      	ldr	r3, [pc, #172]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	4a2a      	ldr	r2, [pc, #168]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002880:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002884:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002892:	4b25      	ldr	r3, [pc, #148]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	f023 0203 	bic.w	r2, r3, #3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	4922      	ldr	r1, [pc, #136]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0320 	and.w	r3, r3, #32
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d008      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028b0:	4b1d      	ldr	r3, [pc, #116]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	f023 0210 	bic.w	r2, r3, #16
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	491a      	ldr	r1, [pc, #104]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d008      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80028ce:	4b16      	ldr	r3, [pc, #88]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	4913      	ldr	r1, [pc, #76]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d008      	beq.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80028ec:	4b0e      	ldr	r3, [pc, #56]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	490b      	ldr	r1, [pc, #44]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d008      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800290a:	4b07      	ldr	r3, [pc, #28]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	4904      	ldr	r1, [pc, #16]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002918:	4313      	orrs	r3, r2
 800291a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3748      	adds	r7, #72	; 0x48
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40021000 	.word	0x40021000
 800292c:	40007000 	.word	0x40007000
 8002930:	10908100 	.word	0x10908100

08002934 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e01d      	b.n	8002982 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7fd ff70 	bl	8000840 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3304      	adds	r3, #4
 8002970:	4619      	mov	r1, r3
 8002972:	4610      	mov	r0, r2
 8002974:	f000 fa34 	bl	8002de0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <HAL_TIM_Base_Start_IT+0x50>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2b06      	cmp	r3, #6
 80029b4:	d00b      	beq.n	80029ce <HAL_TIM_Base_Start_IT+0x42>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029bc:	d007      	beq.n	80029ce <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	00010007 	.word	0x00010007

080029e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d122      	bne.n	8002a3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d11b      	bne.n	8002a3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f06f 0202 	mvn.w	r2, #2
 8002a0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f9be 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002a28:	e005      	b.n	8002a36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f9b0 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f9c1 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	f003 0304 	and.w	r3, r3, #4
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d122      	bne.n	8002a90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d11b      	bne.n	8002a90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 0204 	mvn.w	r2, #4
 8002a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2202      	movs	r2, #2
 8002a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f994 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002a7c:	e005      	b.n	8002a8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f986 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f997 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d122      	bne.n	8002ae4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d11b      	bne.n	8002ae4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f06f 0208 	mvn.w	r2, #8
 8002ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2204      	movs	r2, #4
 8002aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f96a 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002ad0:	e005      	b.n	8002ade <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f95c 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f96d 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	f003 0310 	and.w	r3, r3, #16
 8002aee:	2b10      	cmp	r3, #16
 8002af0:	d122      	bne.n	8002b38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	f003 0310 	and.w	r3, r3, #16
 8002afc:	2b10      	cmp	r3, #16
 8002afe:	d11b      	bne.n	8002b38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f06f 0210 	mvn.w	r2, #16
 8002b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2208      	movs	r2, #8
 8002b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f940 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002b24:	e005      	b.n	8002b32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f932 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f943 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10e      	bne.n	8002b64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d107      	bne.n	8002b64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0201 	mvn.w	r2, #1
 8002b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7fd fd0c 	bl	800057c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6e:	2b80      	cmp	r3, #128	; 0x80
 8002b70:	d10e      	bne.n	8002b90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b7c:	2b80      	cmp	r3, #128	; 0x80
 8002b7e:	d107      	bne.n	8002b90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 fab2 	bl	80030f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b9e:	d10e      	bne.n	8002bbe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002baa:	2b80      	cmp	r3, #128	; 0x80
 8002bac:	d107      	bne.n	8002bbe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 faa5 	bl	8003108 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc8:	2b40      	cmp	r3, #64	; 0x40
 8002bca:	d10e      	bne.n	8002bea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd6:	2b40      	cmp	r3, #64	; 0x40
 8002bd8:	d107      	bne.n	8002bea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 f8f1 	bl	8002dcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	f003 0320 	and.w	r3, r3, #32
 8002bf4:	2b20      	cmp	r3, #32
 8002bf6:	d10e      	bne.n	8002c16 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f003 0320 	and.w	r3, r3, #32
 8002c02:	2b20      	cmp	r3, #32
 8002c04:	d107      	bne.n	8002c16 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f06f 0220 	mvn.w	r2, #32
 8002c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 fa65 	bl	80030e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_TIM_ConfigClockSource+0x18>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e0a8      	b.n	8002d88 <HAL_TIM_ConfigClockSource+0x16a>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2202      	movs	r2, #2
 8002c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c54:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c58:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c60:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2b40      	cmp	r3, #64	; 0x40
 8002c70:	d067      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x124>
 8002c72:	2b40      	cmp	r3, #64	; 0x40
 8002c74:	d80b      	bhi.n	8002c8e <HAL_TIM_ConfigClockSource+0x70>
 8002c76:	2b10      	cmp	r3, #16
 8002c78:	d073      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
 8002c7a:	2b10      	cmp	r3, #16
 8002c7c:	d802      	bhi.n	8002c84 <HAL_TIM_ConfigClockSource+0x66>
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d06f      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002c82:	e078      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002c84:	2b20      	cmp	r3, #32
 8002c86:	d06c      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
 8002c88:	2b30      	cmp	r3, #48	; 0x30
 8002c8a:	d06a      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002c8c:	e073      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002c8e:	2b70      	cmp	r3, #112	; 0x70
 8002c90:	d00d      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0x90>
 8002c92:	2b70      	cmp	r3, #112	; 0x70
 8002c94:	d804      	bhi.n	8002ca0 <HAL_TIM_ConfigClockSource+0x82>
 8002c96:	2b50      	cmp	r3, #80	; 0x50
 8002c98:	d033      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0xe4>
 8002c9a:	2b60      	cmp	r3, #96	; 0x60
 8002c9c:	d041      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002c9e:	e06a      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca4:	d066      	beq.n	8002d74 <HAL_TIM_ConfigClockSource+0x156>
 8002ca6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002caa:	d017      	beq.n	8002cdc <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002cac:	e063      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6818      	ldr	r0, [r3, #0]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	6899      	ldr	r1, [r3, #8]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f000 f981 	bl	8002fc4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002cd0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	609a      	str	r2, [r3, #8]
      break;
 8002cda:	e04c      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	6899      	ldr	r1, [r3, #8]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f000 f96a 	bl	8002fc4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cfe:	609a      	str	r2, [r3, #8]
      break;
 8002d00:	e039      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6859      	ldr	r1, [r3, #4]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f000 f8de 	bl	8002ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2150      	movs	r1, #80	; 0x50
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 f937 	bl	8002f8e <TIM_ITRx_SetConfig>
      break;
 8002d20:	e029      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	6859      	ldr	r1, [r3, #4]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f000 f8fd 	bl	8002f2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2160      	movs	r1, #96	; 0x60
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 f927 	bl	8002f8e <TIM_ITRx_SetConfig>
      break;
 8002d40:	e019      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	6859      	ldr	r1, [r3, #4]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f000 f8be 	bl	8002ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2140      	movs	r1, #64	; 0x40
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f917 	bl	8002f8e <TIM_ITRx_SetConfig>
      break;
 8002d60:	e009      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4610      	mov	r0, r2
 8002d6e:	f000 f90e 	bl	8002f8e <TIM_ITRx_SetConfig>
      break;
 8002d72:	e000      	b.n	8002d76 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002d74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a32      	ldr	r2, [pc, #200]	; (8002ebc <TIM_Base_SetConfig+0xdc>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d007      	beq.n	8002e08 <TIM_Base_SetConfig+0x28>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dfe:	d003      	beq.n	8002e08 <TIM_Base_SetConfig+0x28>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a2f      	ldr	r2, [pc, #188]	; (8002ec0 <TIM_Base_SetConfig+0xe0>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d108      	bne.n	8002e1a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a27      	ldr	r2, [pc, #156]	; (8002ebc <TIM_Base_SetConfig+0xdc>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d013      	beq.n	8002e4a <TIM_Base_SetConfig+0x6a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e28:	d00f      	beq.n	8002e4a <TIM_Base_SetConfig+0x6a>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a24      	ldr	r2, [pc, #144]	; (8002ec0 <TIM_Base_SetConfig+0xe0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d00b      	beq.n	8002e4a <TIM_Base_SetConfig+0x6a>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a23      	ldr	r2, [pc, #140]	; (8002ec4 <TIM_Base_SetConfig+0xe4>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d007      	beq.n	8002e4a <TIM_Base_SetConfig+0x6a>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a22      	ldr	r2, [pc, #136]	; (8002ec8 <TIM_Base_SetConfig+0xe8>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d003      	beq.n	8002e4a <TIM_Base_SetConfig+0x6a>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a21      	ldr	r2, [pc, #132]	; (8002ecc <TIM_Base_SetConfig+0xec>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d108      	bne.n	8002e5c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a0e      	ldr	r2, [pc, #56]	; (8002ebc <TIM_Base_SetConfig+0xdc>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d00b      	beq.n	8002ea0 <TIM_Base_SetConfig+0xc0>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a0e      	ldr	r2, [pc, #56]	; (8002ec4 <TIM_Base_SetConfig+0xe4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d007      	beq.n	8002ea0 <TIM_Base_SetConfig+0xc0>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a0d      	ldr	r2, [pc, #52]	; (8002ec8 <TIM_Base_SetConfig+0xe8>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d003      	beq.n	8002ea0 <TIM_Base_SetConfig+0xc0>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a0c      	ldr	r2, [pc, #48]	; (8002ecc <TIM_Base_SetConfig+0xec>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d103      	bne.n	8002ea8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	691a      	ldr	r2, [r3, #16]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	615a      	str	r2, [r3, #20]
}
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	40012c00 	.word	0x40012c00
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40014000 	.word	0x40014000
 8002ec8:	40014400 	.word	0x40014400
 8002ecc:	40014800 	.word	0x40014800

08002ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b087      	sub	sp, #28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f023 0201 	bic.w	r2, r3, #1
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f023 030a 	bic.w	r3, r3, #10
 8002f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	621a      	str	r2, [r3, #32]
}
 8002f22:	bf00      	nop
 8002f24:	371c      	adds	r7, #28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b087      	sub	sp, #28
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	f023 0210 	bic.w	r2, r3, #16
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	699b      	ldr	r3, [r3, #24]
 8002f4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	031b      	lsls	r3, r3, #12
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	697a      	ldr	r2, [r7, #20]
 8002f7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	621a      	str	r2, [r3, #32]
}
 8002f82:	bf00      	nop
 8002f84:	371c      	adds	r7, #28
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b085      	sub	sp, #20
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f043 0307 	orr.w	r3, r3, #7
 8002fb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	609a      	str	r2, [r3, #8]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b087      	sub	sp, #28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
 8002fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	021a      	lsls	r2, r3, #8
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	609a      	str	r2, [r3, #8]
}
 8002ff8:	bf00      	nop
 8002ffa:	371c      	adds	r7, #28
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003018:	2302      	movs	r3, #2
 800301a:	e054      	b.n	80030c6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2202      	movs	r2, #2
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a24      	ldr	r2, [pc, #144]	; (80030d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d108      	bne.n	8003058 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800304c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	4313      	orrs	r3, r2
 8003056:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800305e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	4313      	orrs	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d00e      	beq.n	800309a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003084:	d009      	beq.n	800309a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a13      	ldr	r2, [pc, #76]	; (80030d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d004      	beq.n	800309a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a11      	ldr	r2, [pc, #68]	; (80030dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d10c      	bne.n	80030b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40012c00 	.word	0x40012c00
 80030d8:	40000400 	.word	0x40000400
 80030dc:	40014000 	.word	0x40014000

080030e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e040      	b.n	80031b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003132:	2b00      	cmp	r3, #0
 8003134:	d106      	bne.n	8003144 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fd fbd2 	bl	80008e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2224      	movs	r2, #36	; 0x24
 8003148:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0201 	bic.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 fb18 	bl	8003790 <UART_SetConfig>
 8003160:	4603      	mov	r3, r0
 8003162:	2b01      	cmp	r3, #1
 8003164:	d101      	bne.n	800316a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e022      	b.n	80031b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fc8e 	bl	8003a94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003186:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003196:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0201 	orr.w	r2, r2, #1
 80031a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 fd15 	bl	8003bd8 <UART_CheckIdleState>
 80031ae:	4603      	mov	r3, r0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	4613      	mov	r3, r2
 80031c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031ca:	2b20      	cmp	r3, #32
 80031cc:	f040 808a 	bne.w	80032e4 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <HAL_UART_Receive_IT+0x24>
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e082      	b.n	80032e6 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_UART_Receive_IT+0x36>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e07b      	b.n	80032e6 <HAL_UART_Receive_IT+0x12e>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	88fa      	ldrh	r2, [r7, #6]
 8003200:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	88fa      	ldrh	r2, [r7, #6]
 8003208:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800321a:	d10e      	bne.n	800323a <HAL_UART_Receive_IT+0x82>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d105      	bne.n	8003230 <HAL_UART_Receive_IT+0x78>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f240 12ff 	movw	r2, #511	; 0x1ff
 800322a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800322e:	e02d      	b.n	800328c <HAL_UART_Receive_IT+0xd4>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	22ff      	movs	r2, #255	; 0xff
 8003234:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003238:	e028      	b.n	800328c <HAL_UART_Receive_IT+0xd4>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10d      	bne.n	800325e <HAL_UART_Receive_IT+0xa6>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d104      	bne.n	8003254 <HAL_UART_Receive_IT+0x9c>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	22ff      	movs	r2, #255	; 0xff
 800324e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003252:	e01b      	b.n	800328c <HAL_UART_Receive_IT+0xd4>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	227f      	movs	r2, #127	; 0x7f
 8003258:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800325c:	e016      	b.n	800328c <HAL_UART_Receive_IT+0xd4>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003266:	d10d      	bne.n	8003284 <HAL_UART_Receive_IT+0xcc>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d104      	bne.n	800327a <HAL_UART_Receive_IT+0xc2>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	227f      	movs	r2, #127	; 0x7f
 8003274:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003278:	e008      	b.n	800328c <HAL_UART_Receive_IT+0xd4>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	223f      	movs	r2, #63	; 0x3f
 800327e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003282:	e003      	b.n	800328c <HAL_UART_Receive_IT+0xd4>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2222      	movs	r2, #34	; 0x22
 8003296:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689a      	ldr	r2, [r3, #8]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032b0:	d107      	bne.n	80032c2 <HAL_UART_Receive_IT+0x10a>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d103      	bne.n	80032c2 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a0d      	ldr	r2, [pc, #52]	; (80032f4 <HAL_UART_Receive_IT+0x13c>)
 80032be:	661a      	str	r2, [r3, #96]	; 0x60
 80032c0:	e002      	b.n	80032c8 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	4a0c      	ldr	r2, [pc, #48]	; (80032f8 <HAL_UART_Receive_IT+0x140>)
 80032c6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80032de:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80032e0:	2300      	movs	r3, #0
 80032e2:	e000      	b.n	80032e6 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80032e4:	2302      	movs	r3, #2
  }
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	08003fbd 	.word	0x08003fbd
 80032f8:	08003f17 	.word	0x08003f17

080032fc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	4613      	mov	r3, r2
 8003308:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800330e:	2b20      	cmp	r3, #32
 8003310:	d16c      	bne.n	80033ec <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <HAL_UART_Receive_DMA+0x22>
 8003318:	88fb      	ldrh	r3, [r7, #6]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e065      	b.n	80033ee <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003328:	2b01      	cmp	r3, #1
 800332a:	d101      	bne.n	8003330 <HAL_UART_Receive_DMA+0x34>
 800332c:	2302      	movs	r3, #2
 800332e:	e05e      	b.n	80033ee <HAL_UART_Receive_DMA+0xf2>
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	88fa      	ldrh	r2, [r7, #6]
 8003342:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2222      	movs	r2, #34	; 0x22
 8003350:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003356:	2b00      	cmp	r3, #0
 8003358:	d02a      	beq.n	80033b0 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800335e:	4a26      	ldr	r2, [pc, #152]	; (80033f8 <HAL_UART_Receive_DMA+0xfc>)
 8003360:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003366:	4a25      	ldr	r2, [pc, #148]	; (80033fc <HAL_UART_Receive_DMA+0x100>)
 8003368:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800336e:	4a24      	ldr	r2, [pc, #144]	; (8003400 <HAL_UART_Receive_DMA+0x104>)
 8003370:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003376:	2200      	movs	r2, #0
 8003378:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	3324      	adds	r3, #36	; 0x24
 8003384:	4619      	mov	r1, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338a:	461a      	mov	r2, r3
 800338c:	88fb      	ldrh	r3, [r7, #6]
 800338e:	f7fd fcaa 	bl	8000ce6 <HAL_DMA_Start_IT>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00b      	beq.n	80033b0 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2210      	movs	r2, #16
 800339c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2220      	movs	r2, #32
 80033aa:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e01e      	b.n	80033ee <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033c6:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f042 0201 	orr.w	r2, r2, #1
 80033d6:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033e6:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80033e8:	2300      	movs	r3, #0
 80033ea:	e000      	b.n	80033ee <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 80033ec:	2302      	movs	r3, #2
  }
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	08003dc3 	.word	0x08003dc3
 80033fc:	08003e25 	.word	0x08003e25
 8003400:	08003e41 	.word	0x08003e41

08003404 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800341a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	609a      	str	r2, [r3, #8]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003436:	2b40      	cmp	r3, #64	; 0x40
 8003438:	d124      	bne.n	8003484 <HAL_UART_AbortReceive+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003448:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800344e:	2b00      	cmp	r3, #0
 8003450:	d018      	beq.n	8003484 <HAL_UART_AbortReceive+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003456:	2200      	movs	r2, #0
 8003458:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800345e:	4618      	mov	r0, r3
 8003460:	f7fd fca0 	bl	8000da4 <HAL_DMA_Abort>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00c      	beq.n	8003484 <HAL_UART_AbortReceive+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800346e:	4618      	mov	r0, r3
 8003470:	f7fd fdb2 	bl	8000fd8 <HAL_DMA_GetError>
 8003474:	4603      	mov	r3, r0
 8003476:	2b20      	cmp	r3, #32
 8003478:	d104      	bne.n	8003484 <HAL_UART_AbortReceive+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2210      	movs	r2, #16
 800347e:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e013      	b.n	80034ac <HAL_UART_AbortReceive+0xa8>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	220f      	movs	r2, #15
 8003492:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699a      	ldr	r2, [r3, #24]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0208 	orr.w	r2, r2, #8
 80034a2:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2220      	movs	r2, #32
 80034a8:	679a      	str	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80034d4:	69fa      	ldr	r2, [r7, #28]
 80034d6:	f640 030f 	movw	r3, #2063	; 0x80f
 80034da:	4013      	ands	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d113      	bne.n	800350c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00e      	beq.n	800350c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	f003 0320 	and.w	r3, r3, #32
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d009      	beq.n	800350c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 8114 	beq.w	800372a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
      }
      return;
 800350a:	e10e      	b.n	800372a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 80d6 	beq.w	80036c0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d105      	bne.n	800352a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003524:	2b00      	cmp	r3, #0
 8003526:	f000 80cb 	beq.w	80036c0 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00e      	beq.n	8003552 <HAL_UART_IRQHandler+0x9e>
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800353a:	2b00      	cmp	r3, #0
 800353c:	d009      	beq.n	8003552 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2201      	movs	r2, #1
 8003544:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800354a:	f043 0201 	orr.w	r2, r3, #1
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00e      	beq.n	800357a <HAL_UART_IRQHandler+0xc6>
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2202      	movs	r2, #2
 800356c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003572:	f043 0204 	orr.w	r2, r3, #4
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00e      	beq.n	80035a2 <HAL_UART_IRQHandler+0xee>
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d009      	beq.n	80035a2 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2204      	movs	r2, #4
 8003594:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800359a:	f043 0202 	orr.w	r2, r3, #2
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d013      	beq.n	80035d4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	f003 0320 	and.w	r3, r3, #32
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d104      	bne.n	80035c0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d009      	beq.n	80035d4 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2208      	movs	r2, #8
 80035c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035cc:	f043 0208 	orr.w	r2, r3, #8
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00f      	beq.n	80035fe <HAL_UART_IRQHandler+0x14a>
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035f6:	f043 0220 	orr.w	r2, r3, #32
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 8093 	beq.w	800372e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 0320 	and.w	r3, r3, #32
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00c      	beq.n	800362c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	f003 0320 	and.w	r3, r3, #32
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003630:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363c:	2b40      	cmp	r3, #64	; 0x40
 800363e:	d004      	beq.n	800364a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003646:	2b00      	cmp	r3, #0
 8003648:	d031      	beq.n	80036ae <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 fb99 	bl	8003d82 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365a:	2b40      	cmp	r3, #64	; 0x40
 800365c:	d123      	bne.n	80036a6 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800366c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003672:	2b00      	cmp	r3, #0
 8003674:	d013      	beq.n	800369e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800367a:	4a30      	ldr	r2, [pc, #192]	; (800373c <HAL_UART_IRQHandler+0x288>)
 800367c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003682:	4618      	mov	r0, r3
 8003684:	f7fd fbc7 	bl	8000e16 <HAL_DMA_Abort_IT>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d016      	beq.n	80036bc <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003698:	4610      	mov	r0, r2
 800369a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369c:	e00e      	b.n	80036bc <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f86c 	bl	800377c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036a4:	e00a      	b.n	80036bc <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f868 	bl	800377c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ac:	e006      	b.n	80036bc <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f864 	bl	800377c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80036ba:	e038      	b.n	800372e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036bc:	bf00      	nop
    return;
 80036be:	e036      	b.n	800372e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00d      	beq.n	80036e6 <HAL_UART_IRQHandler+0x232>
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80036dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 fcbf 	bl	8004062 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80036e4:	e026      	b.n	8003734 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00d      	beq.n	800370c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d008      	beq.n	800370c <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d017      	beq.n	8003732 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	4798      	blx	r3
    }
    return;
 800370a:	e012      	b.n	8003732 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00e      	beq.n	8003734 <HAL_UART_IRQHandler+0x280>
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800371c:	2b00      	cmp	r3, #0
 800371e:	d009      	beq.n	8003734 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 fbdf 	bl	8003ee4 <UART_EndTransmit_IT>
    return;
 8003726:	bf00      	nop
 8003728:	e004      	b.n	8003734 <HAL_UART_IRQHandler+0x280>
      return;
 800372a:	bf00      	nop
 800372c:	e002      	b.n	8003734 <HAL_UART_IRQHandler+0x280>
    return;
 800372e:	bf00      	nop
 8003730:	e000      	b.n	8003734 <HAL_UART_IRQHandler+0x280>
    return;
 8003732:	bf00      	nop
  }
}
 8003734:	3720      	adds	r7, #32
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	08003eb9 	.word	0x08003eb9

08003740 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003798:	2300      	movs	r3, #0
 800379a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	431a      	orrs	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	4ba2      	ldr	r3, [pc, #648]	; (8003a48 <UART_SetConfig+0x2b8>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6812      	ldr	r2, [r2, #0]
 80037c6:	6939      	ldr	r1, [r7, #16]
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68da      	ldr	r2, [r3, #12]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	430a      	orrs	r2, r1
 8003804:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a90      	ldr	r2, [pc, #576]	; (8003a4c <UART_SetConfig+0x2bc>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d121      	bne.n	8003854 <UART_SetConfig+0xc4>
 8003810:	4b8f      	ldr	r3, [pc, #572]	; (8003a50 <UART_SetConfig+0x2c0>)
 8003812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003814:	f003 0303 	and.w	r3, r3, #3
 8003818:	2b03      	cmp	r3, #3
 800381a:	d817      	bhi.n	800384c <UART_SetConfig+0xbc>
 800381c:	a201      	add	r2, pc, #4	; (adr r2, 8003824 <UART_SetConfig+0x94>)
 800381e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003822:	bf00      	nop
 8003824:	08003835 	.word	0x08003835
 8003828:	08003841 	.word	0x08003841
 800382c:	08003847 	.word	0x08003847
 8003830:	0800383b 	.word	0x0800383b
 8003834:	2300      	movs	r3, #0
 8003836:	77fb      	strb	r3, [r7, #31]
 8003838:	e01e      	b.n	8003878 <UART_SetConfig+0xe8>
 800383a:	2302      	movs	r3, #2
 800383c:	77fb      	strb	r3, [r7, #31]
 800383e:	e01b      	b.n	8003878 <UART_SetConfig+0xe8>
 8003840:	2304      	movs	r3, #4
 8003842:	77fb      	strb	r3, [r7, #31]
 8003844:	e018      	b.n	8003878 <UART_SetConfig+0xe8>
 8003846:	2308      	movs	r3, #8
 8003848:	77fb      	strb	r3, [r7, #31]
 800384a:	e015      	b.n	8003878 <UART_SetConfig+0xe8>
 800384c:	2310      	movs	r3, #16
 800384e:	77fb      	strb	r3, [r7, #31]
 8003850:	bf00      	nop
 8003852:	e011      	b.n	8003878 <UART_SetConfig+0xe8>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a7e      	ldr	r2, [pc, #504]	; (8003a54 <UART_SetConfig+0x2c4>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d102      	bne.n	8003864 <UART_SetConfig+0xd4>
 800385e:	2300      	movs	r3, #0
 8003860:	77fb      	strb	r3, [r7, #31]
 8003862:	e009      	b.n	8003878 <UART_SetConfig+0xe8>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a7b      	ldr	r2, [pc, #492]	; (8003a58 <UART_SetConfig+0x2c8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d102      	bne.n	8003874 <UART_SetConfig+0xe4>
 800386e:	2300      	movs	r3, #0
 8003870:	77fb      	strb	r3, [r7, #31]
 8003872:	e001      	b.n	8003878 <UART_SetConfig+0xe8>
 8003874:	2310      	movs	r3, #16
 8003876:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	69db      	ldr	r3, [r3, #28]
 800387c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003880:	f040 8082 	bne.w	8003988 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003884:	7ffb      	ldrb	r3, [r7, #31]
 8003886:	2b08      	cmp	r3, #8
 8003888:	d85e      	bhi.n	8003948 <UART_SetConfig+0x1b8>
 800388a:	a201      	add	r2, pc, #4	; (adr r2, 8003890 <UART_SetConfig+0x100>)
 800388c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003890:	080038b5 	.word	0x080038b5
 8003894:	080038d5 	.word	0x080038d5
 8003898:	080038f5 	.word	0x080038f5
 800389c:	08003949 	.word	0x08003949
 80038a0:	08003911 	.word	0x08003911
 80038a4:	08003949 	.word	0x08003949
 80038a8:	08003949 	.word	0x08003949
 80038ac:	08003949 	.word	0x08003949
 80038b0:	08003931 	.word	0x08003931
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038b4:	f7fe fe92 	bl	80025dc <HAL_RCC_GetPCLK1Freq>
 80038b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	005a      	lsls	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	085b      	lsrs	r3, r3, #1
 80038c4:	441a      	add	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	61bb      	str	r3, [r7, #24]
        break;
 80038d2:	e03c      	b.n	800394e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038d4:	f7fe fea4 	bl	8002620 <HAL_RCC_GetPCLK2Freq>
 80038d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	005a      	lsls	r2, r3, #1
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	085b      	lsrs	r3, r3, #1
 80038e4:	441a      	add	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	61bb      	str	r3, [r7, #24]
        break;
 80038f2:	e02c      	b.n	800394e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	085b      	lsrs	r3, r3, #1
 80038fa:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80038fe:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6852      	ldr	r2, [r2, #4]
 8003906:	fbb3 f3f2 	udiv	r3, r3, r2
 800390a:	b29b      	uxth	r3, r3
 800390c:	61bb      	str	r3, [r7, #24]
        break;
 800390e:	e01e      	b.n	800394e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003910:	f7fe fdee 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 8003914:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	005a      	lsls	r2, r3, #1
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	085b      	lsrs	r3, r3, #1
 8003920:	441a      	add	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	fbb2 f3f3 	udiv	r3, r2, r3
 800392a:	b29b      	uxth	r3, r3
 800392c:	61bb      	str	r3, [r7, #24]
        break;
 800392e:	e00e      	b.n	800394e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	085b      	lsrs	r3, r3, #1
 8003936:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003942:	b29b      	uxth	r3, r3
 8003944:	61bb      	str	r3, [r7, #24]
        break;
 8003946:	e002      	b.n	800394e <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	75fb      	strb	r3, [r7, #23]
        break;
 800394c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	d916      	bls.n	8003982 <UART_SetConfig+0x1f2>
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800395a:	d212      	bcs.n	8003982 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	b29b      	uxth	r3, r3
 8003960:	f023 030f 	bic.w	r3, r3, #15
 8003964:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	085b      	lsrs	r3, r3, #1
 800396a:	b29b      	uxth	r3, r3
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	b29a      	uxth	r2, r3
 8003972:	897b      	ldrh	r3, [r7, #10]
 8003974:	4313      	orrs	r3, r2
 8003976:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	897a      	ldrh	r2, [r7, #10]
 800397e:	60da      	str	r2, [r3, #12]
 8003980:	e07d      	b.n	8003a7e <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	75fb      	strb	r3, [r7, #23]
 8003986:	e07a      	b.n	8003a7e <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 8003988:	7ffb      	ldrb	r3, [r7, #31]
 800398a:	2b08      	cmp	r3, #8
 800398c:	d866      	bhi.n	8003a5c <UART_SetConfig+0x2cc>
 800398e:	a201      	add	r2, pc, #4	; (adr r2, 8003994 <UART_SetConfig+0x204>)
 8003990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003994:	080039b9 	.word	0x080039b9
 8003998:	080039d7 	.word	0x080039d7
 800399c:	080039f5 	.word	0x080039f5
 80039a0:	08003a5d 	.word	0x08003a5d
 80039a4:	08003a11 	.word	0x08003a11
 80039a8:	08003a5d 	.word	0x08003a5d
 80039ac:	08003a5d 	.word	0x08003a5d
 80039b0:	08003a5d 	.word	0x08003a5d
 80039b4:	08003a2f 	.word	0x08003a2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039b8:	f7fe fe10 	bl	80025dc <HAL_RCC_GetPCLK1Freq>
 80039bc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	085a      	lsrs	r2, r3, #1
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	441a      	add	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	61bb      	str	r3, [r7, #24]
        break;
 80039d4:	e045      	b.n	8003a62 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039d6:	f7fe fe23 	bl	8002620 <HAL_RCC_GetPCLK2Freq>
 80039da:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	085a      	lsrs	r2, r3, #1
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	441a      	add	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	61bb      	str	r3, [r7, #24]
        break;
 80039f2:	e036      	b.n	8003a62 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80039fe:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6852      	ldr	r2, [r2, #4]
 8003a06:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	61bb      	str	r3, [r7, #24]
        break;
 8003a0e:	e028      	b.n	8003a62 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a10:	f7fe fd6e 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 8003a14:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	085a      	lsrs	r2, r3, #1
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	441a      	add	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	61bb      	str	r3, [r7, #24]
        break;
 8003a2c:	e019      	b.n	8003a62 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	085b      	lsrs	r3, r3, #1
 8003a34:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	61bb      	str	r3, [r7, #24]
        break;
 8003a44:	e00d      	b.n	8003a62 <UART_SetConfig+0x2d2>
 8003a46:	bf00      	nop
 8003a48:	efff69f3 	.word	0xefff69f3
 8003a4c:	40013800 	.word	0x40013800
 8003a50:	40021000 	.word	0x40021000
 8003a54:	40004400 	.word	0x40004400
 8003a58:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	75fb      	strb	r3, [r7, #23]
        break;
 8003a60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b0f      	cmp	r3, #15
 8003a66:	d908      	bls.n	8003a7a <UART_SetConfig+0x2ea>
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a6e:	d204      	bcs.n	8003a7a <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	60da      	str	r2, [r3, #12]
 8003a78:	e001      	b.n	8003a7e <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3720      	adds	r7, #32
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00a      	beq.n	8003abe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00a      	beq.n	8003ae0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00a      	beq.n	8003b02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00a      	beq.n	8003b24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	430a      	orrs	r2, r1
 8003b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00a      	beq.n	8003b46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4a:	f003 0320 	and.w	r3, r3, #32
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00a      	beq.n	8003b68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	430a      	orrs	r2, r1
 8003b66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d01a      	beq.n	8003baa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b92:	d10a      	bne.n	8003baa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00a      	beq.n	8003bcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	605a      	str	r2, [r3, #4]
  }
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af02      	add	r7, sp, #8
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003be6:	f7fc ff49 	bl	8000a7c <HAL_GetTick>
 8003bea:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b08      	cmp	r3, #8
 8003bf8:	d10e      	bne.n	8003c18 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bfa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bfe:	9300      	str	r3, [sp, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 f82a 	bl	8003c62 <UART_WaitOnFlagUntilTimeout>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e020      	b.n	8003c5a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0304 	and.w	r3, r3, #4
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d10e      	bne.n	8003c44 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f814 	bl	8003c62 <UART_WaitOnFlagUntilTimeout>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e00a      	b.n	8003c5a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2220      	movs	r2, #32
 8003c48:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b084      	sub	sp, #16
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	603b      	str	r3, [r7, #0]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c72:	e05d      	b.n	8003d30 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7a:	d059      	beq.n	8003d30 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c7c:	f7fc fefe 	bl	8000a7c <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d302      	bcc.n	8003c92 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d11b      	bne.n	8003cca <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ca0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 0201 	bic.w	r2, r2, #1
 8003cb0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e042      	b.n	8003d50 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d02b      	beq.n	8003d30 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ce6:	d123      	bne.n	8003d30 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cf0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d00:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0201 	bic.w	r2, r2, #1
 8003d10:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2220      	movs	r2, #32
 8003d16:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2220      	movs	r2, #32
 8003d22:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e00f      	b.n	8003d50 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	69da      	ldr	r2, [r3, #28]
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	bf0c      	ite	eq
 8003d40:	2301      	moveq	r3, #1
 8003d42:	2300      	movne	r3, #0
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	461a      	mov	r2, r3
 8003d48:	79fb      	ldrb	r3, [r7, #7]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d092      	beq.n	8003c74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003d6e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d98:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003db6:	bf00      	nop
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dce:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d01e      	beq.n	8003e16 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003dee:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0201 	bic.w	r2, r2, #1
 8003dfe:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689a      	ldr	r2, [r3, #8]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e0e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2220      	movs	r2, #32
 8003e14:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f7ff fc9c 	bl	8003754 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e1c:	bf00      	nop
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e30:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f7ff fc98 	bl	8003768 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e38:	bf00      	nop
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e52:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e58:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e64:	2b80      	cmp	r3, #128	; 0x80
 8003e66:	d109      	bne.n	8003e7c <UART_DMAError+0x3c>
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	2b21      	cmp	r3, #33	; 0x21
 8003e6c:	d106      	bne.n	8003e7c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8003e76:	6978      	ldr	r0, [r7, #20]
 8003e78:	f7ff ff6e 	bl	8003d58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e86:	2b40      	cmp	r3, #64	; 0x40
 8003e88:	d109      	bne.n	8003e9e <UART_DMAError+0x5e>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b22      	cmp	r3, #34	; 0x22
 8003e8e:	d106      	bne.n	8003e9e <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8003e98:	6978      	ldr	r0, [r7, #20]
 8003e9a:	f7ff ff72 	bl	8003d82 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ea2:	f043 0210 	orr.w	r2, r3, #16
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003eaa:	6978      	ldr	r0, [r7, #20]
 8003eac:	f7ff fc66 	bl	800377c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003eb0:	bf00      	nop
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f7ff fc50 	bl	800377c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003edc:	bf00      	nop
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003efa:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7ff fc19 	bl	8003740 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f0e:	bf00      	nop
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b084      	sub	sp, #16
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f24:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f2a:	2b22      	cmp	r3, #34	; 0x22
 8003f2c:	d13a      	bne.n	8003fa4 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003f34:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003f36:	89bb      	ldrh	r3, [r7, #12]
 8003f38:	b2d9      	uxtb	r1, r3
 8003f3a:	89fb      	ldrh	r3, [r7, #14]
 8003f3c:	b2da      	uxtb	r2, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f42:	400a      	ands	r2, r1
 8003f44:	b2d2      	uxtb	r2, r2
 8003f46:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d121      	bne.n	8003fb4 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f7e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689a      	ldr	r2, [r3, #8]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2220      	movs	r2, #32
 8003f94:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7ff fbd9 	bl	8003754 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003fa2:	e007      	b.n	8003fb4 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699a      	ldr	r2, [r3, #24]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0208 	orr.w	r2, r2, #8
 8003fb2:	619a      	str	r2, [r3, #24]
}
 8003fb4:	bf00      	nop
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003fca:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fd0:	2b22      	cmp	r3, #34	; 0x22
 8003fd2:	d13a      	bne.n	800404a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fda:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe0:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003fe2:	89ba      	ldrh	r2, [r7, #12]
 8003fe4:	89fb      	ldrh	r3, [r7, #14]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff2:	1c9a      	adds	r2, r3, #2
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d121      	bne.n	800405a <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004024:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0201 	bic.w	r2, r2, #1
 8004034:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2220      	movs	r2, #32
 800403a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7ff fb86 	bl	8003754 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004048:	e007      	b.n	800405a <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	699a      	ldr	r2, [r3, #24]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f042 0208 	orr.w	r2, r2, #8
 8004058:	619a      	str	r2, [r3, #24]
}
 800405a:	bf00      	nop
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004076:	b480      	push	{r7}
 8004078:	b085      	sub	sp, #20
 800407a:	af00      	add	r7, sp, #0
 800407c:	4603      	mov	r3, r0
 800407e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004080:	2300      	movs	r3, #0
 8004082:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004084:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004088:	2b84      	cmp	r3, #132	; 0x84
 800408a:	d005      	beq.n	8004098 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800408c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4413      	add	r3, r2
 8004094:	3303      	adds	r3, #3
 8004096:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004098:	68fb      	ldr	r3, [r7, #12]
}
 800409a:	4618      	mov	r0, r3
 800409c:	3714      	adds	r7, #20
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040ac:	f3ef 8305 	mrs	r3, IPSR
 80040b0:	607b      	str	r3, [r7, #4]
  return(result);
 80040b2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	bf14      	ite	ne
 80040b8:	2301      	movne	r3, #1
 80040ba:	2300      	moveq	r3, #0
 80040bc:	b2db      	uxtb	r3, r3
}
 80040be:	4618      	mov	r0, r3
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80040ce:	f001 f8dd 	bl	800528c <vTaskStartScheduler>
  
  return osOK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80040d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040da:	b089      	sub	sp, #36	; 0x24
 80040dc:	af04      	add	r7, sp, #16
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d020      	beq.n	800412c <osThreadCreate+0x54>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d01c      	beq.n	800412c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685c      	ldr	r4, [r3, #4]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681d      	ldr	r5, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691e      	ldr	r6, [r3, #16]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004104:	4618      	mov	r0, r3
 8004106:	f7ff ffb6 	bl	8004076 <makeFreeRtosPriority>
 800410a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004114:	9202      	str	r2, [sp, #8]
 8004116:	9301      	str	r3, [sp, #4]
 8004118:	9100      	str	r1, [sp, #0]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	4632      	mov	r2, r6
 800411e:	4629      	mov	r1, r5
 8004120:	4620      	mov	r0, r4
 8004122:	f000 fef8 	bl	8004f16 <xTaskCreateStatic>
 8004126:	4603      	mov	r3, r0
 8004128:	60fb      	str	r3, [r7, #12]
 800412a:	e01c      	b.n	8004166 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685c      	ldr	r4, [r3, #4]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004138:	b29e      	uxth	r6, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff ff98 	bl	8004076 <makeFreeRtosPriority>
 8004146:	4602      	mov	r2, r0
 8004148:	f107 030c 	add.w	r3, r7, #12
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	9200      	str	r2, [sp, #0]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	4632      	mov	r2, r6
 8004154:	4629      	mov	r1, r5
 8004156:	4620      	mov	r0, r4
 8004158:	f000 ff36 	bl	8004fc8 <xTaskCreate>
 800415c:	4603      	mov	r3, r0
 800415e:	2b01      	cmp	r3, #1
 8004160:	d001      	beq.n	8004166 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004162:	2300      	movs	r3, #0
 8004164:	e000      	b.n	8004168 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004166:	68fb      	ldr	r3, [r7, #12]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004170 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <osDelay+0x16>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	e000      	b.n	8004188 <osDelay+0x18>
 8004186:	2301      	movs	r3, #1
 8004188:	4618      	mov	r0, r3
 800418a:	f001 f84b 	bl	8005224 <vTaskDelay>
  
  return osOK;
 800418e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004190:	4618      	mov	r0, r3
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004198:	b590      	push	{r4, r7, lr}
 800419a:	b085      	sub	sp, #20
 800419c:	af02      	add	r7, sp, #8
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d012      	beq.n	80041d0 <osMessageCreate+0x38>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00e      	beq.n	80041d0 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6818      	ldr	r0, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6859      	ldr	r1, [r3, #4]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689a      	ldr	r2, [r3, #8]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68dc      	ldr	r4, [r3, #12]
 80041c2:	2300      	movs	r3, #0
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	4623      	mov	r3, r4
 80041c8:	f000 f9e0 	bl	800458c <xQueueGenericCreateStatic>
 80041cc:	4603      	mov	r3, r0
 80041ce:	e008      	b.n	80041e2 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6818      	ldr	r0, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	4619      	mov	r1, r3
 80041dc:	f000 fa48 	bl	8004670 <xQueueGenericCreate>
 80041e0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd90      	pop	{r4, r7, pc}
	...

080041ec <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <osMessagePut+0x1e>
    ticks = 1;
 8004206:	2301      	movs	r3, #1
 8004208:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800420a:	f7ff ff4c 	bl	80040a6 <inHandlerMode>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d018      	beq.n	8004246 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004214:	f107 0210 	add.w	r2, r7, #16
 8004218:	f107 0108 	add.w	r1, r7, #8
 800421c:	2300      	movs	r3, #0
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 fb7c 	bl	800491c <xQueueGenericSendFromISR>
 8004224:	4603      	mov	r3, r0
 8004226:	2b01      	cmp	r3, #1
 8004228:	d001      	beq.n	800422e <osMessagePut+0x42>
      return osErrorOS;
 800422a:	23ff      	movs	r3, #255	; 0xff
 800422c:	e018      	b.n	8004260 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d014      	beq.n	800425e <osMessagePut+0x72>
 8004234:	4b0c      	ldr	r3, [pc, #48]	; (8004268 <osMessagePut+0x7c>)
 8004236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	f3bf 8f4f 	dsb	sy
 8004240:	f3bf 8f6f 	isb	sy
 8004244:	e00b      	b.n	800425e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004246:	f107 0108 	add.w	r1, r7, #8
 800424a:	2300      	movs	r3, #0
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 fa6a 	bl	8004728 <xQueueGenericSend>
 8004254:	4603      	mov	r3, r0
 8004256:	2b01      	cmp	r3, #1
 8004258:	d001      	beq.n	800425e <osMessagePut+0x72>
      return osErrorOS;
 800425a:	23ff      	movs	r3, #255	; 0xff
 800425c:	e000      	b.n	8004260 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3718      	adds	r7, #24
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	e000ed04 	.word	0xe000ed04

0800426c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800426c:	b590      	push	{r4, r7, lr}
 800426e:	b08b      	sub	sp, #44	; 0x2c
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800427c:	2300      	movs	r3, #0
 800427e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10a      	bne.n	800429c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8004286:	2380      	movs	r3, #128	; 0x80
 8004288:	617b      	str	r3, [r7, #20]
    return event;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	461c      	mov	r4, r3
 800428e:	f107 0314 	add.w	r3, r7, #20
 8004292:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004296:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800429a:	e054      	b.n	8004346 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800429c:	2300      	movs	r3, #0
 800429e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042aa:	d103      	bne.n	80042b4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80042ac:	f04f 33ff 	mov.w	r3, #4294967295
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
 80042b2:	e009      	b.n	80042c8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d006      	beq.n	80042c8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d101      	bne.n	80042c8 <osMessageGet+0x5c>
      ticks = 1;
 80042c4:	2301      	movs	r3, #1
 80042c6:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80042c8:	f7ff feed 	bl	80040a6 <inHandlerMode>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01c      	beq.n	800430c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80042d2:	f107 0220 	add.w	r2, r7, #32
 80042d6:	f107 0314 	add.w	r3, r7, #20
 80042da:	3304      	adds	r3, #4
 80042dc:	4619      	mov	r1, r3
 80042de:	68b8      	ldr	r0, [r7, #8]
 80042e0:	f000 fc8c 	bl	8004bfc <xQueueReceiveFromISR>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d102      	bne.n	80042f0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80042ea:	2310      	movs	r3, #16
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	e001      	b.n	80042f4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d01d      	beq.n	8004336 <osMessageGet+0xca>
 80042fa:	4b15      	ldr	r3, [pc, #84]	; (8004350 <osMessageGet+0xe4>)
 80042fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	f3bf 8f6f 	isb	sy
 800430a:	e014      	b.n	8004336 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800430c:	f107 0314 	add.w	r3, r7, #20
 8004310:	3304      	adds	r3, #4
 8004312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004314:	4619      	mov	r1, r3
 8004316:	68b8      	ldr	r0, [r7, #8]
 8004318:	f000 fb94 	bl	8004a44 <xQueueReceive>
 800431c:	4603      	mov	r3, r0
 800431e:	2b01      	cmp	r3, #1
 8004320:	d102      	bne.n	8004328 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004322:	2310      	movs	r3, #16
 8004324:	617b      	str	r3, [r7, #20]
 8004326:	e006      	b.n	8004336 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <osMessageGet+0xc6>
 800432e:	2300      	movs	r3, #0
 8004330:	e000      	b.n	8004334 <osMessageGet+0xc8>
 8004332:	2340      	movs	r3, #64	; 0x40
 8004334:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	461c      	mov	r4, r3
 800433a:	f107 0314 	add.w	r3, r7, #20
 800433e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004342:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	372c      	adds	r7, #44	; 0x2c
 800434a:	46bd      	mov	sp, r7
 800434c:	bd90      	pop	{r4, r7, pc}
 800434e:	bf00      	nop
 8004350:	e000ed04 	.word	0xe000ed04

08004354 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f103 0208 	add.w	r2, r3, #8
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f04f 32ff 	mov.w	r2, #4294967295
 800436c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f103 0208 	add.w	r2, r3, #8
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f103 0208 	add.w	r2, r3, #8
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043ae:	b480      	push	{r7}
 80043b0:	b085      	sub	sp, #20
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
 80043b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	601a      	str	r2, [r3, #0]
}
 80043ea:	bf00      	nop
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043f6:	b480      	push	{r7}
 80043f8:	b085      	sub	sp, #20
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440c:	d103      	bne.n	8004416 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	e00c      	b.n	8004430 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3308      	adds	r3, #8
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	e002      	b.n	8004424 <vListInsert+0x2e>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68ba      	ldr	r2, [r7, #8]
 800442c:	429a      	cmp	r2, r3
 800442e:	d2f6      	bcs.n	800441e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	601a      	str	r2, [r3, #0]
}
 800445c:	bf00      	nop
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6892      	ldr	r2, [r2, #8]
 800447e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6852      	ldr	r2, [r2, #4]
 8004488:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	429a      	cmp	r2, r3
 8004492:	d103      	bne.n	800449c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	1e5a      	subs	r2, r3, #1
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d109      	bne.n	80044e4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d4:	f383 8811 	msr	BASEPRI, r3
 80044d8:	f3bf 8f6f 	isb	sy
 80044dc:	f3bf 8f4f 	dsb	sy
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	e7fe      	b.n	80044e2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80044e4:	f001 fd02 	bl	8005eec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f0:	68f9      	ldr	r1, [r7, #12]
 80044f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80044f4:	fb01 f303 	mul.w	r3, r1, r3
 80044f8:	441a      	add	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004514:	3b01      	subs	r3, #1
 8004516:	68f9      	ldr	r1, [r7, #12]
 8004518:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800451a:	fb01 f303 	mul.w	r3, r1, r3
 800451e:	441a      	add	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	22ff      	movs	r2, #255	; 0xff
 8004528:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	22ff      	movs	r2, #255	; 0xff
 8004530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d114      	bne.n	8004564 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d01a      	beq.n	8004578 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3310      	adds	r3, #16
 8004546:	4618      	mov	r0, r3
 8004548:	f001 f8e2 	bl	8005710 <xTaskRemoveFromEventList>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d012      	beq.n	8004578 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004552:	4b0d      	ldr	r3, [pc, #52]	; (8004588 <xQueueGenericReset+0xcc>)
 8004554:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	f3bf 8f4f 	dsb	sy
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	e009      	b.n	8004578 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	3310      	adds	r3, #16
 8004568:	4618      	mov	r0, r3
 800456a:	f7ff fef3 	bl	8004354 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	3324      	adds	r3, #36	; 0x24
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff feee 	bl	8004354 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004578:	f001 fce6 	bl	8005f48 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800457c:	2301      	movs	r3, #1
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	e000ed04 	.word	0xe000ed04

0800458c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08e      	sub	sp, #56	; 0x38
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d109      	bne.n	80045b4 <xQueueGenericCreateStatic+0x28>
 80045a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a4:	f383 8811 	msr	BASEPRI, r3
 80045a8:	f3bf 8f6f 	isb	sy
 80045ac:	f3bf 8f4f 	dsb	sy
 80045b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80045b2:	e7fe      	b.n	80045b2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d109      	bne.n	80045ce <xQueueGenericCreateStatic+0x42>
 80045ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	627b      	str	r3, [r7, #36]	; 0x24
 80045cc:	e7fe      	b.n	80045cc <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <xQueueGenericCreateStatic+0x4e>
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <xQueueGenericCreateStatic+0x52>
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <xQueueGenericCreateStatic+0x54>
 80045de:	2300      	movs	r3, #0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d109      	bne.n	80045f8 <xQueueGenericCreateStatic+0x6c>
 80045e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e8:	f383 8811 	msr	BASEPRI, r3
 80045ec:	f3bf 8f6f 	isb	sy
 80045f0:	f3bf 8f4f 	dsb	sy
 80045f4:	623b      	str	r3, [r7, #32]
 80045f6:	e7fe      	b.n	80045f6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d102      	bne.n	8004604 <xQueueGenericCreateStatic+0x78>
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <xQueueGenericCreateStatic+0x7c>
 8004604:	2301      	movs	r3, #1
 8004606:	e000      	b.n	800460a <xQueueGenericCreateStatic+0x7e>
 8004608:	2300      	movs	r3, #0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d109      	bne.n	8004622 <xQueueGenericCreateStatic+0x96>
 800460e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	61fb      	str	r3, [r7, #28]
 8004620:	e7fe      	b.n	8004620 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004622:	2348      	movs	r3, #72	; 0x48
 8004624:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	2b48      	cmp	r3, #72	; 0x48
 800462a:	d009      	beq.n	8004640 <xQueueGenericCreateStatic+0xb4>
 800462c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004630:	f383 8811 	msr	BASEPRI, r3
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	61bb      	str	r3, [r7, #24]
 800463e:	e7fe      	b.n	800463e <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00d      	beq.n	8004666 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800464a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800464c:	2201      	movs	r2, #1
 800464e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004652:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	4613      	mov	r3, r2
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	68f8      	ldr	r0, [r7, #12]
 8004662:	f000 f842 	bl	80046ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004668:	4618      	mov	r0, r3
 800466a:	3730      	adds	r7, #48	; 0x30
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08a      	sub	sp, #40	; 0x28
 8004674:	af02      	add	r7, sp, #8
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	4613      	mov	r3, r2
 800467c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d109      	bne.n	8004698 <xQueueGenericCreate+0x28>
 8004684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	613b      	str	r3, [r7, #16]
 8004696:	e7fe      	b.n	8004696 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d102      	bne.n	80046a4 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800469e:	2300      	movs	r3, #0
 80046a0:	61fb      	str	r3, [r7, #28]
 80046a2:	e004      	b.n	80046ae <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	fb02 f303 	mul.w	r3, r2, r3
 80046ac:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	3348      	adds	r3, #72	; 0x48
 80046b2:	4618      	mov	r0, r3
 80046b4:	f001 fd34 	bl	8006120 <pvPortMalloc>
 80046b8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00f      	beq.n	80046e0 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	3348      	adds	r3, #72	; 0x48
 80046c4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80046ce:	79fa      	ldrb	r2, [r7, #7]
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	9300      	str	r3, [sp, #0]
 80046d4:	4613      	mov	r3, r2
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f805 	bl	80046ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80046e0:	69bb      	ldr	r3, [r7, #24]
	}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3720      	adds	r7, #32
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b084      	sub	sp, #16
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	60f8      	str	r0, [r7, #12]
 80046f2:	60b9      	str	r1, [r7, #8]
 80046f4:	607a      	str	r2, [r7, #4]
 80046f6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d103      	bne.n	8004706 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	e002      	b.n	800470c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004718:	2101      	movs	r1, #1
 800471a:	69b8      	ldr	r0, [r7, #24]
 800471c:	f7ff fece 	bl	80044bc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004720:	bf00      	nop
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b08e      	sub	sp, #56	; 0x38
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
 8004734:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004736:	2300      	movs	r3, #0
 8004738:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800473e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004740:	2b00      	cmp	r3, #0
 8004742:	d109      	bne.n	8004758 <xQueueGenericSend+0x30>
 8004744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	62bb      	str	r3, [r7, #40]	; 0x28
 8004756:	e7fe      	b.n	8004756 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d103      	bne.n	8004766 <xQueueGenericSend+0x3e>
 800475e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <xQueueGenericSend+0x42>
 8004766:	2301      	movs	r3, #1
 8004768:	e000      	b.n	800476c <xQueueGenericSend+0x44>
 800476a:	2300      	movs	r3, #0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d109      	bne.n	8004784 <xQueueGenericSend+0x5c>
 8004770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004774:	f383 8811 	msr	BASEPRI, r3
 8004778:	f3bf 8f6f 	isb	sy
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	627b      	str	r3, [r7, #36]	; 0x24
 8004782:	e7fe      	b.n	8004782 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d103      	bne.n	8004792 <xQueueGenericSend+0x6a>
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <xQueueGenericSend+0x6e>
 8004792:	2301      	movs	r3, #1
 8004794:	e000      	b.n	8004798 <xQueueGenericSend+0x70>
 8004796:	2300      	movs	r3, #0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d109      	bne.n	80047b0 <xQueueGenericSend+0x88>
 800479c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a0:	f383 8811 	msr	BASEPRI, r3
 80047a4:	f3bf 8f6f 	isb	sy
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	623b      	str	r3, [r7, #32]
 80047ae:	e7fe      	b.n	80047ae <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047b0:	f001 f96a 	bl	8005a88 <xTaskGetSchedulerState>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d102      	bne.n	80047c0 <xQueueGenericSend+0x98>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d101      	bne.n	80047c4 <xQueueGenericSend+0x9c>
 80047c0:	2301      	movs	r3, #1
 80047c2:	e000      	b.n	80047c6 <xQueueGenericSend+0x9e>
 80047c4:	2300      	movs	r3, #0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d109      	bne.n	80047de <xQueueGenericSend+0xb6>
 80047ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ce:	f383 8811 	msr	BASEPRI, r3
 80047d2:	f3bf 8f6f 	isb	sy
 80047d6:	f3bf 8f4f 	dsb	sy
 80047da:	61fb      	str	r3, [r7, #28]
 80047dc:	e7fe      	b.n	80047dc <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047de:	f001 fb85 	bl	8005eec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d302      	bcc.n	80047f4 <xQueueGenericSend+0xcc>
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d129      	bne.n	8004848 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047f4:	683a      	ldr	r2, [r7, #0]
 80047f6:	68b9      	ldr	r1, [r7, #8]
 80047f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047fa:	f000 fa7c 	bl	8004cf6 <prvCopyDataToQueue>
 80047fe:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004804:	2b00      	cmp	r3, #0
 8004806:	d010      	beq.n	800482a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800480a:	3324      	adds	r3, #36	; 0x24
 800480c:	4618      	mov	r0, r3
 800480e:	f000 ff7f 	bl	8005710 <xTaskRemoveFromEventList>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d013      	beq.n	8004840 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004818:	4b3f      	ldr	r3, [pc, #252]	; (8004918 <xQueueGenericSend+0x1f0>)
 800481a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	f3bf 8f4f 	dsb	sy
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	e00a      	b.n	8004840 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800482a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482c:	2b00      	cmp	r3, #0
 800482e:	d007      	beq.n	8004840 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004830:	4b39      	ldr	r3, [pc, #228]	; (8004918 <xQueueGenericSend+0x1f0>)
 8004832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	f3bf 8f4f 	dsb	sy
 800483c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004840:	f001 fb82 	bl	8005f48 <vPortExitCritical>
				return pdPASS;
 8004844:	2301      	movs	r3, #1
 8004846:	e063      	b.n	8004910 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d103      	bne.n	8004856 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800484e:	f001 fb7b 	bl	8005f48 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004852:	2300      	movs	r3, #0
 8004854:	e05c      	b.n	8004910 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004858:	2b00      	cmp	r3, #0
 800485a:	d106      	bne.n	800486a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800485c:	f107 0314 	add.w	r3, r7, #20
 8004860:	4618      	mov	r0, r3
 8004862:	f000 ffb7 	bl	80057d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004866:	2301      	movs	r3, #1
 8004868:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800486a:	f001 fb6d 	bl	8005f48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800486e:	f000 fd6b 	bl	8005348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004872:	f001 fb3b 	bl	8005eec <vPortEnterCritical>
 8004876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004878:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800487c:	b25b      	sxtb	r3, r3
 800487e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004882:	d103      	bne.n	800488c <xQueueGenericSend+0x164>
 8004884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800488c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800488e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004892:	b25b      	sxtb	r3, r3
 8004894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004898:	d103      	bne.n	80048a2 <xQueueGenericSend+0x17a>
 800489a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048a2:	f001 fb51 	bl	8005f48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048a6:	1d3a      	adds	r2, r7, #4
 80048a8:	f107 0314 	add.w	r3, r7, #20
 80048ac:	4611      	mov	r1, r2
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 ffa6 	bl	8005800 <xTaskCheckForTimeOut>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d124      	bne.n	8004904 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80048ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048bc:	f000 fb13 	bl	8004ee6 <prvIsQueueFull>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d018      	beq.n	80048f8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80048c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c8:	3310      	adds	r3, #16
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	4611      	mov	r1, r2
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 fefa 	bl	80056c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80048d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048d6:	f000 fa9e 	bl	8004e16 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80048da:	f000 fd43 	bl	8005364 <xTaskResumeAll>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f47f af7c 	bne.w	80047de <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80048e6:	4b0c      	ldr	r3, [pc, #48]	; (8004918 <xQueueGenericSend+0x1f0>)
 80048e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	f3bf 8f6f 	isb	sy
 80048f6:	e772      	b.n	80047de <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048fa:	f000 fa8c 	bl	8004e16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048fe:	f000 fd31 	bl	8005364 <xTaskResumeAll>
 8004902:	e76c      	b.n	80047de <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004904:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004906:	f000 fa86 	bl	8004e16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800490a:	f000 fd2b 	bl	8005364 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800490e:	2300      	movs	r3, #0
		}
	}
}
 8004910:	4618      	mov	r0, r3
 8004912:	3738      	adds	r7, #56	; 0x38
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	e000ed04 	.word	0xe000ed04

0800491c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08e      	sub	sp, #56	; 0x38
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
 8004928:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800492e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004930:	2b00      	cmp	r3, #0
 8004932:	d109      	bne.n	8004948 <xQueueGenericSendFromISR+0x2c>
 8004934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	627b      	str	r3, [r7, #36]	; 0x24
 8004946:	e7fe      	b.n	8004946 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d103      	bne.n	8004956 <xQueueGenericSendFromISR+0x3a>
 800494e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <xQueueGenericSendFromISR+0x3e>
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <xQueueGenericSendFromISR+0x40>
 800495a:	2300      	movs	r3, #0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d109      	bne.n	8004974 <xQueueGenericSendFromISR+0x58>
 8004960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004964:	f383 8811 	msr	BASEPRI, r3
 8004968:	f3bf 8f6f 	isb	sy
 800496c:	f3bf 8f4f 	dsb	sy
 8004970:	623b      	str	r3, [r7, #32]
 8004972:	e7fe      	b.n	8004972 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2b02      	cmp	r3, #2
 8004978:	d103      	bne.n	8004982 <xQueueGenericSendFromISR+0x66>
 800497a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497e:	2b01      	cmp	r3, #1
 8004980:	d101      	bne.n	8004986 <xQueueGenericSendFromISR+0x6a>
 8004982:	2301      	movs	r3, #1
 8004984:	e000      	b.n	8004988 <xQueueGenericSendFromISR+0x6c>
 8004986:	2300      	movs	r3, #0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d109      	bne.n	80049a0 <xQueueGenericSendFromISR+0x84>
 800498c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	61fb      	str	r3, [r7, #28]
 800499e:	e7fe      	b.n	800499e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049a0:	f001 fb80 	bl	80060a4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80049a4:	f3ef 8211 	mrs	r2, BASEPRI
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61ba      	str	r2, [r7, #24]
 80049ba:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80049bc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049be:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d302      	bcc.n	80049d2 <xQueueGenericSendFromISR+0xb6>
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d12c      	bne.n	8004a2c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80049d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	68b9      	ldr	r1, [r7, #8]
 80049e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049e2:	f000 f988 	bl	8004cf6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80049e6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80049ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ee:	d112      	bne.n	8004a16 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d016      	beq.n	8004a26 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fa:	3324      	adds	r3, #36	; 0x24
 80049fc:	4618      	mov	r0, r3
 80049fe:	f000 fe87 	bl	8005710 <xTaskRemoveFromEventList>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00e      	beq.n	8004a26 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00b      	beq.n	8004a26 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	e007      	b.n	8004a26 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	b25a      	sxtb	r2, r3
 8004a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004a26:	2301      	movs	r3, #1
 8004a28:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004a2a:	e001      	b.n	8004a30 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	637b      	str	r3, [r7, #52]	; 0x34
 8004a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a32:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3738      	adds	r7, #56	; 0x38
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08c      	sub	sp, #48	; 0x30
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a50:	2300      	movs	r3, #0
 8004a52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d109      	bne.n	8004a72 <xQueueReceive+0x2e>
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	623b      	str	r3, [r7, #32]
 8004a70:	e7fe      	b.n	8004a70 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d103      	bne.n	8004a80 <xQueueReceive+0x3c>
 8004a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <xQueueReceive+0x40>
 8004a80:	2301      	movs	r3, #1
 8004a82:	e000      	b.n	8004a86 <xQueueReceive+0x42>
 8004a84:	2300      	movs	r3, #0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d109      	bne.n	8004a9e <xQueueReceive+0x5a>
 8004a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a8e:	f383 8811 	msr	BASEPRI, r3
 8004a92:	f3bf 8f6f 	isb	sy
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	61fb      	str	r3, [r7, #28]
 8004a9c:	e7fe      	b.n	8004a9c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a9e:	f000 fff3 	bl	8005a88 <xTaskGetSchedulerState>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d102      	bne.n	8004aae <xQueueReceive+0x6a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <xQueueReceive+0x6e>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <xQueueReceive+0x70>
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d109      	bne.n	8004acc <xQueueReceive+0x88>
 8004ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004abc:	f383 8811 	msr	BASEPRI, r3
 8004ac0:	f3bf 8f6f 	isb	sy
 8004ac4:	f3bf 8f4f 	dsb	sy
 8004ac8:	61bb      	str	r3, [r7, #24]
 8004aca:	e7fe      	b.n	8004aca <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004acc:	f001 fa0e 	bl	8005eec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d01f      	beq.n	8004b1c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004adc:	68b9      	ldr	r1, [r7, #8]
 8004ade:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ae0:	f000 f973 	bl	8004dca <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	1e5a      	subs	r2, r3, #1
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00f      	beq.n	8004b14 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af6:	3310      	adds	r3, #16
 8004af8:	4618      	mov	r0, r3
 8004afa:	f000 fe09 	bl	8005710 <xTaskRemoveFromEventList>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d007      	beq.n	8004b14 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b04:	4b3c      	ldr	r3, [pc, #240]	; (8004bf8 <xQueueReceive+0x1b4>)
 8004b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	f3bf 8f4f 	dsb	sy
 8004b10:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b14:	f001 fa18 	bl	8005f48 <vPortExitCritical>
				return pdPASS;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e069      	b.n	8004bf0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d103      	bne.n	8004b2a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b22:	f001 fa11 	bl	8005f48 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b26:	2300      	movs	r3, #0
 8004b28:	e062      	b.n	8004bf0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d106      	bne.n	8004b3e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b30:	f107 0310 	add.w	r3, r7, #16
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 fe4d 	bl	80057d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b3e:	f001 fa03 	bl	8005f48 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b42:	f000 fc01 	bl	8005348 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b46:	f001 f9d1 	bl	8005eec <vPortEnterCritical>
 8004b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b50:	b25b      	sxtb	r3, r3
 8004b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b56:	d103      	bne.n	8004b60 <xQueueReceive+0x11c>
 8004b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b66:	b25b      	sxtb	r3, r3
 8004b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6c:	d103      	bne.n	8004b76 <xQueueReceive+0x132>
 8004b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b76:	f001 f9e7 	bl	8005f48 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b7a:	1d3a      	adds	r2, r7, #4
 8004b7c:	f107 0310 	add.w	r3, r7, #16
 8004b80:	4611      	mov	r1, r2
 8004b82:	4618      	mov	r0, r3
 8004b84:	f000 fe3c 	bl	8005800 <xTaskCheckForTimeOut>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d123      	bne.n	8004bd6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b90:	f000 f993 	bl	8004eba <prvIsQueueEmpty>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d017      	beq.n	8004bca <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9c:	3324      	adds	r3, #36	; 0x24
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	4611      	mov	r1, r2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 fd90 	bl	80056c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004baa:	f000 f934 	bl	8004e16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004bae:	f000 fbd9 	bl	8005364 <xTaskResumeAll>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d189      	bne.n	8004acc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004bb8:	4b0f      	ldr	r3, [pc, #60]	; (8004bf8 <xQueueReceive+0x1b4>)
 8004bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	f3bf 8f4f 	dsb	sy
 8004bc4:	f3bf 8f6f 	isb	sy
 8004bc8:	e780      	b.n	8004acc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004bca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bcc:	f000 f923 	bl	8004e16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bd0:	f000 fbc8 	bl	8005364 <xTaskResumeAll>
 8004bd4:	e77a      	b.n	8004acc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004bd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bd8:	f000 f91d 	bl	8004e16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bdc:	f000 fbc2 	bl	8005364 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004be0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004be2:	f000 f96a 	bl	8004eba <prvIsQueueEmpty>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f43f af6f 	beq.w	8004acc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004bee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3730      	adds	r7, #48	; 0x30
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	e000ed04 	.word	0xe000ed04

08004bfc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b08e      	sub	sp, #56	; 0x38
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d109      	bne.n	8004c26 <xQueueReceiveFromISR+0x2a>
 8004c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c16:	f383 8811 	msr	BASEPRI, r3
 8004c1a:	f3bf 8f6f 	isb	sy
 8004c1e:	f3bf 8f4f 	dsb	sy
 8004c22:	623b      	str	r3, [r7, #32]
 8004c24:	e7fe      	b.n	8004c24 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d103      	bne.n	8004c34 <xQueueReceiveFromISR+0x38>
 8004c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <xQueueReceiveFromISR+0x3c>
 8004c34:	2301      	movs	r3, #1
 8004c36:	e000      	b.n	8004c3a <xQueueReceiveFromISR+0x3e>
 8004c38:	2300      	movs	r3, #0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d109      	bne.n	8004c52 <xQueueReceiveFromISR+0x56>
 8004c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c42:	f383 8811 	msr	BASEPRI, r3
 8004c46:	f3bf 8f6f 	isb	sy
 8004c4a:	f3bf 8f4f 	dsb	sy
 8004c4e:	61fb      	str	r3, [r7, #28]
 8004c50:	e7fe      	b.n	8004c50 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c52:	f001 fa27 	bl	80060a4 <vPortValidateInterruptPriority>
	__asm volatile
 8004c56:	f3ef 8211 	mrs	r2, BASEPRI
 8004c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5e:	f383 8811 	msr	BASEPRI, r3
 8004c62:	f3bf 8f6f 	isb	sy
 8004c66:	f3bf 8f4f 	dsb	sy
 8004c6a:	61ba      	str	r2, [r7, #24]
 8004c6c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004c6e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c70:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d02f      	beq.n	8004cde <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c88:	68b9      	ldr	r1, [r7, #8]
 8004c8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c8c:	f000 f89d 	bl	8004dca <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c92:	1e5a      	subs	r2, r3, #1
 8004c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c96:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004c98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca0:	d112      	bne.n	8004cc8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d016      	beq.n	8004cd8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cac:	3310      	adds	r3, #16
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 fd2e 	bl	8005710 <xTaskRemoveFromEventList>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00e      	beq.n	8004cd8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00b      	beq.n	8004cd8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	e007      	b.n	8004cd8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004cc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ccc:	3301      	adds	r3, #1
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	b25a      	sxtb	r2, r3
 8004cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	637b      	str	r3, [r7, #52]	; 0x34
 8004cdc:	e001      	b.n	8004ce2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3738      	adds	r7, #56	; 0x38
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b086      	sub	sp, #24
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10d      	bne.n	8004d30 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d14d      	bne.n	8004db8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f000 fecf 	bl	8005ac4 <xTaskPriorityDisinherit>
 8004d26:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	605a      	str	r2, [r3, #4]
 8004d2e:	e043      	b.n	8004db8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d119      	bne.n	8004d6a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6898      	ldr	r0, [r3, #8]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3e:	461a      	mov	r2, r3
 8004d40:	68b9      	ldr	r1, [r7, #8]
 8004d42:	f001 fbe7 	bl	8006514 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	441a      	add	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689a      	ldr	r2, [r3, #8]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d32b      	bcc.n	8004db8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	609a      	str	r2, [r3, #8]
 8004d68:	e026      	b.n	8004db8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	68d8      	ldr	r0, [r3, #12]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	461a      	mov	r2, r3
 8004d74:	68b9      	ldr	r1, [r7, #8]
 8004d76:	f001 fbcd 	bl	8006514 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	425b      	negs	r3, r3
 8004d84:	441a      	add	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	68da      	ldr	r2, [r3, #12]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d207      	bcs.n	8004da6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	425b      	negs	r3, r3
 8004da0:	441a      	add	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d105      	bne.n	8004db8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	3b01      	subs	r3, #1
 8004db6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004dc0:	697b      	ldr	r3, [r7, #20]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3718      	adds	r7, #24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b082      	sub	sp, #8
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
 8004dd2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d018      	beq.n	8004e0e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	68da      	ldr	r2, [r3, #12]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	441a      	add	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68da      	ldr	r2, [r3, #12]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d303      	bcc.n	8004dfe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68d9      	ldr	r1, [r3, #12]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e06:	461a      	mov	r2, r3
 8004e08:	6838      	ldr	r0, [r7, #0]
 8004e0a:	f001 fb83 	bl	8006514 <memcpy>
	}
}
 8004e0e:	bf00      	nop
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b084      	sub	sp, #16
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e1e:	f001 f865 	bl	8005eec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e28:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e2a:	e011      	b.n	8004e50 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d012      	beq.n	8004e5a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	3324      	adds	r3, #36	; 0x24
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 fc69 	bl	8005710 <xTaskRemoveFromEventList>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e44:	f000 fd3c 	bl	80058c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e48:	7bfb      	ldrb	r3, [r7, #15]
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	dce9      	bgt.n	8004e2c <prvUnlockQueue+0x16>
 8004e58:	e000      	b.n	8004e5c <prvUnlockQueue+0x46>
					break;
 8004e5a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	22ff      	movs	r2, #255	; 0xff
 8004e60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004e64:	f001 f870 	bl	8005f48 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e68:	f001 f840 	bl	8005eec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e72:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e74:	e011      	b.n	8004e9a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d012      	beq.n	8004ea4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3310      	adds	r3, #16
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 fc44 	bl	8005710 <xTaskRemoveFromEventList>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e8e:	f000 fd17 	bl	80058c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e92:	7bbb      	ldrb	r3, [r7, #14]
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	dce9      	bgt.n	8004e76 <prvUnlockQueue+0x60>
 8004ea2:	e000      	b.n	8004ea6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ea4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	22ff      	movs	r2, #255	; 0xff
 8004eaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004eae:	f001 f84b 	bl	8005f48 <vPortExitCritical>
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b084      	sub	sp, #16
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ec2:	f001 f813 	bl	8005eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d102      	bne.n	8004ed4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	60fb      	str	r3, [r7, #12]
 8004ed2:	e001      	b.n	8004ed8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ed8:	f001 f836 	bl	8005f48 <vPortExitCritical>

	return xReturn;
 8004edc:	68fb      	ldr	r3, [r7, #12]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b084      	sub	sp, #16
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004eee:	f000 fffd 	bl	8005eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d102      	bne.n	8004f04 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004efe:	2301      	movs	r3, #1
 8004f00:	60fb      	str	r3, [r7, #12]
 8004f02:	e001      	b.n	8004f08 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f04:	2300      	movs	r3, #0
 8004f06:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f08:	f001 f81e 	bl	8005f48 <vPortExitCritical>

	return xReturn;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b08e      	sub	sp, #56	; 0x38
 8004f1a:	af04      	add	r7, sp, #16
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
 8004f22:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d109      	bne.n	8004f3e <xTaskCreateStatic+0x28>
	__asm volatile
 8004f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2e:	f383 8811 	msr	BASEPRI, r3
 8004f32:	f3bf 8f6f 	isb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
 8004f3a:	623b      	str	r3, [r7, #32]
 8004f3c:	e7fe      	b.n	8004f3c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d109      	bne.n	8004f58 <xTaskCreateStatic+0x42>
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	61fb      	str	r3, [r7, #28]
 8004f56:	e7fe      	b.n	8004f56 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f58:	2354      	movs	r3, #84	; 0x54
 8004f5a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	2b54      	cmp	r3, #84	; 0x54
 8004f60:	d009      	beq.n	8004f76 <xTaskCreateStatic+0x60>
 8004f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f66:	f383 8811 	msr	BASEPRI, r3
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	61bb      	str	r3, [r7, #24]
 8004f74:	e7fe      	b.n	8004f74 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d01e      	beq.n	8004fba <xTaskCreateStatic+0xa4>
 8004f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d01b      	beq.n	8004fba <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f8a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	2202      	movs	r2, #2
 8004f90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f94:	2300      	movs	r3, #0
 8004f96:	9303      	str	r3, [sp, #12]
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9a:	9302      	str	r3, [sp, #8]
 8004f9c:	f107 0314 	add.w	r3, r7, #20
 8004fa0:	9301      	str	r3, [sp, #4]
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	68b9      	ldr	r1, [r7, #8]
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 f850 	bl	8005052 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004fb4:	f000 f8cc 	bl	8005150 <prvAddNewTaskToReadyList>
 8004fb8:	e001      	b.n	8004fbe <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004fbe:	697b      	ldr	r3, [r7, #20]
	}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3728      	adds	r7, #40	; 0x28
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08c      	sub	sp, #48	; 0x30
 8004fcc:	af04      	add	r7, sp, #16
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	603b      	str	r3, [r7, #0]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fd8:	88fb      	ldrh	r3, [r7, #6]
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f001 f89f 	bl	8006120 <pvPortMalloc>
 8004fe2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00e      	beq.n	8005008 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004fea:	2054      	movs	r0, #84	; 0x54
 8004fec:	f001 f898 	bl	8006120 <pvPortMalloc>
 8004ff0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	631a      	str	r2, [r3, #48]	; 0x30
 8004ffe:	e005      	b.n	800500c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005000:	6978      	ldr	r0, [r7, #20]
 8005002:	f001 f94f 	bl	80062a4 <vPortFree>
 8005006:	e001      	b.n	800500c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005008:	2300      	movs	r3, #0
 800500a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d017      	beq.n	8005042 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800501a:	88fa      	ldrh	r2, [r7, #6]
 800501c:	2300      	movs	r3, #0
 800501e:	9303      	str	r3, [sp, #12]
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	9302      	str	r3, [sp, #8]
 8005024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005026:	9301      	str	r3, [sp, #4]
 8005028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	68b9      	ldr	r1, [r7, #8]
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 f80e 	bl	8005052 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005036:	69f8      	ldr	r0, [r7, #28]
 8005038:	f000 f88a 	bl	8005150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800503c:	2301      	movs	r3, #1
 800503e:	61bb      	str	r3, [r7, #24]
 8005040:	e002      	b.n	8005048 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005042:	f04f 33ff 	mov.w	r3, #4294967295
 8005046:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005048:	69bb      	ldr	r3, [r7, #24]
	}
 800504a:	4618      	mov	r0, r3
 800504c:	3720      	adds	r7, #32
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b088      	sub	sp, #32
 8005056:	af00      	add	r7, sp, #0
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	607a      	str	r2, [r7, #4]
 800505e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005062:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800506a:	3b01      	subs	r3, #1
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4413      	add	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	f023 0307 	bic.w	r3, r3, #7
 8005078:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	2b00      	cmp	r3, #0
 8005082:	d009      	beq.n	8005098 <prvInitialiseNewTask+0x46>
 8005084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	617b      	str	r3, [r7, #20]
 8005096:	e7fe      	b.n	8005096 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005098:	2300      	movs	r3, #0
 800509a:	61fb      	str	r3, [r7, #28]
 800509c:	e012      	b.n	80050c4 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800509e:	68ba      	ldr	r2, [r7, #8]
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	4413      	add	r3, r2
 80050a4:	7819      	ldrb	r1, [r3, #0]
 80050a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	4413      	add	r3, r2
 80050ac:	3334      	adds	r3, #52	; 0x34
 80050ae:	460a      	mov	r2, r1
 80050b0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	4413      	add	r3, r2
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d006      	beq.n	80050cc <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	3301      	adds	r3, #1
 80050c2:	61fb      	str	r3, [r7, #28]
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b0f      	cmp	r3, #15
 80050c8:	d9e9      	bls.n	800509e <prvInitialiseNewTask+0x4c>
 80050ca:	e000      	b.n	80050ce <prvInitialiseNewTask+0x7c>
		{
			break;
 80050cc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d8:	2b06      	cmp	r3, #6
 80050da:	d901      	bls.n	80050e0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050dc:	2306      	movs	r3, #6
 80050de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050ea:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80050ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ee:	2200      	movs	r2, #0
 80050f0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f4:	3304      	adds	r3, #4
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7ff f94c 	bl	8004394 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	3318      	adds	r3, #24
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff f947 	bl	8004394 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800510a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800510c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510e:	f1c3 0207 	rsb	r2, r3, #7
 8005112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005114:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800511a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	2200      	movs	r2, #0
 8005120:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	68f9      	ldr	r1, [r7, #12]
 800512e:	69b8      	ldr	r0, [r7, #24]
 8005130:	f000 fdb2 	bl	8005c98 <pxPortInitialiseStack>
 8005134:	4602      	mov	r2, r0
 8005136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005138:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800513a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005142:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005146:	bf00      	nop
 8005148:	3720      	adds	r7, #32
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005158:	f000 fec8 	bl	8005eec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800515c:	4b2a      	ldr	r3, [pc, #168]	; (8005208 <prvAddNewTaskToReadyList+0xb8>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a29      	ldr	r2, [pc, #164]	; (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005166:	4b29      	ldr	r3, [pc, #164]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800516e:	4a27      	ldr	r2, [pc, #156]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005174:	4b24      	ldr	r3, [pc, #144]	; (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800517c:	f000 fbc4 	bl	8005908 <prvInitialiseTaskLists>
 8005180:	e00d      	b.n	800519e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005182:	4b23      	ldr	r3, [pc, #140]	; (8005210 <prvAddNewTaskToReadyList+0xc0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800518a:	4b20      	ldr	r3, [pc, #128]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005194:	429a      	cmp	r2, r3
 8005196:	d802      	bhi.n	800519e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005198:	4a1c      	ldr	r2, [pc, #112]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800519e:	4b1d      	ldr	r3, [pc, #116]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a1b      	ldr	r2, [pc, #108]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ac:	2201      	movs	r2, #1
 80051ae:	409a      	lsls	r2, r3
 80051b0:	4b19      	ldr	r3, [pc, #100]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	4a18      	ldr	r2, [pc, #96]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4a15      	ldr	r2, [pc, #84]	; (800521c <prvAddNewTaskToReadyList+0xcc>)
 80051c8:	441a      	add	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4619      	mov	r1, r3
 80051d0:	4610      	mov	r0, r2
 80051d2:	f7ff f8ec 	bl	80043ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051d6:	f000 feb7 	bl	8005f48 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051da:	4b0d      	ldr	r3, [pc, #52]	; (8005210 <prvAddNewTaskToReadyList+0xc0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00e      	beq.n	8005200 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051e2:	4b0a      	ldr	r3, [pc, #40]	; (800520c <prvAddNewTaskToReadyList+0xbc>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d207      	bcs.n	8005200 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051f0:	4b0b      	ldr	r3, [pc, #44]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20000400 	.word	0x20000400
 800520c:	20000300 	.word	0x20000300
 8005210:	2000040c 	.word	0x2000040c
 8005214:	2000041c 	.word	0x2000041c
 8005218:	20000408 	.word	0x20000408
 800521c:	20000304 	.word	0x20000304
 8005220:	e000ed04 	.word	0xe000ed04

08005224 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d016      	beq.n	8005264 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005236:	4b13      	ldr	r3, [pc, #76]	; (8005284 <vTaskDelay+0x60>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d009      	beq.n	8005252 <vTaskDelay+0x2e>
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60bb      	str	r3, [r7, #8]
 8005250:	e7fe      	b.n	8005250 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005252:	f000 f879 	bl	8005348 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005256:	2100      	movs	r1, #0
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fcb7 	bl	8005bcc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800525e:	f000 f881 	bl	8005364 <xTaskResumeAll>
 8005262:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d107      	bne.n	800527a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800526a:	4b07      	ldr	r3, [pc, #28]	; (8005288 <vTaskDelay+0x64>)
 800526c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20000428 	.word	0x20000428
 8005288:	e000ed04 	.word	0xe000ed04

0800528c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08a      	sub	sp, #40	; 0x28
 8005290:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005292:	2300      	movs	r3, #0
 8005294:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800529a:	463a      	mov	r2, r7
 800529c:	1d39      	adds	r1, r7, #4
 800529e:	f107 0308 	add.w	r3, r7, #8
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fa ffba 	bl	800021c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052a8:	6839      	ldr	r1, [r7, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	9202      	str	r2, [sp, #8]
 80052b0:	9301      	str	r3, [sp, #4]
 80052b2:	2300      	movs	r3, #0
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	2300      	movs	r3, #0
 80052b8:	460a      	mov	r2, r1
 80052ba:	491d      	ldr	r1, [pc, #116]	; (8005330 <vTaskStartScheduler+0xa4>)
 80052bc:	481d      	ldr	r0, [pc, #116]	; (8005334 <vTaskStartScheduler+0xa8>)
 80052be:	f7ff fe2a 	bl	8004f16 <xTaskCreateStatic>
 80052c2:	4602      	mov	r2, r0
 80052c4:	4b1c      	ldr	r3, [pc, #112]	; (8005338 <vTaskStartScheduler+0xac>)
 80052c6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052c8:	4b1b      	ldr	r3, [pc, #108]	; (8005338 <vTaskStartScheduler+0xac>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052d0:	2301      	movs	r3, #1
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	e001      	b.n	80052da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d115      	bne.n	800530c <vTaskStartScheduler+0x80>
 80052e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80052f2:	4b12      	ldr	r3, [pc, #72]	; (800533c <vTaskStartScheduler+0xb0>)
 80052f4:	f04f 32ff 	mov.w	r2, #4294967295
 80052f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80052fa:	4b11      	ldr	r3, [pc, #68]	; (8005340 <vTaskStartScheduler+0xb4>)
 80052fc:	2201      	movs	r2, #1
 80052fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005300:	4b10      	ldr	r3, [pc, #64]	; (8005344 <vTaskStartScheduler+0xb8>)
 8005302:	2200      	movs	r2, #0
 8005304:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005306:	f000 fd53 	bl	8005db0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800530a:	e00d      	b.n	8005328 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d109      	bne.n	8005328 <vTaskStartScheduler+0x9c>
 8005314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	e7fe      	b.n	8005326 <vTaskStartScheduler+0x9a>
}
 8005328:	bf00      	nop
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	0800658c 	.word	0x0800658c
 8005334:	080058d9 	.word	0x080058d9
 8005338:	20000424 	.word	0x20000424
 800533c:	20000420 	.word	0x20000420
 8005340:	2000040c 	.word	0x2000040c
 8005344:	20000404 	.word	0x20000404

08005348 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800534c:	4b04      	ldr	r3, [pc, #16]	; (8005360 <vTaskSuspendAll+0x18>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3301      	adds	r3, #1
 8005352:	4a03      	ldr	r2, [pc, #12]	; (8005360 <vTaskSuspendAll+0x18>)
 8005354:	6013      	str	r3, [r2, #0]
}
 8005356:	bf00      	nop
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr
 8005360:	20000428 	.word	0x20000428

08005364 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800536a:	2300      	movs	r3, #0
 800536c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800536e:	2300      	movs	r3, #0
 8005370:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005372:	4b41      	ldr	r3, [pc, #260]	; (8005478 <xTaskResumeAll+0x114>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d109      	bne.n	800538e <xTaskResumeAll+0x2a>
 800537a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800537e:	f383 8811 	msr	BASEPRI, r3
 8005382:	f3bf 8f6f 	isb	sy
 8005386:	f3bf 8f4f 	dsb	sy
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	e7fe      	b.n	800538c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800538e:	f000 fdad 	bl	8005eec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005392:	4b39      	ldr	r3, [pc, #228]	; (8005478 <xTaskResumeAll+0x114>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	3b01      	subs	r3, #1
 8005398:	4a37      	ldr	r2, [pc, #220]	; (8005478 <xTaskResumeAll+0x114>)
 800539a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800539c:	4b36      	ldr	r3, [pc, #216]	; (8005478 <xTaskResumeAll+0x114>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d161      	bne.n	8005468 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053a4:	4b35      	ldr	r3, [pc, #212]	; (800547c <xTaskResumeAll+0x118>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d05d      	beq.n	8005468 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053ac:	e02e      	b.n	800540c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80053ae:	4b34      	ldr	r3, [pc, #208]	; (8005480 <xTaskResumeAll+0x11c>)
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	3318      	adds	r3, #24
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7ff f854 	bl	8004468 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	3304      	adds	r3, #4
 80053c4:	4618      	mov	r0, r3
 80053c6:	f7ff f84f 	bl	8004468 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ce:	2201      	movs	r2, #1
 80053d0:	409a      	lsls	r2, r3
 80053d2:	4b2c      	ldr	r3, [pc, #176]	; (8005484 <xTaskResumeAll+0x120>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	4a2a      	ldr	r2, [pc, #168]	; (8005484 <xTaskResumeAll+0x120>)
 80053da:	6013      	str	r3, [r2, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4a27      	ldr	r2, [pc, #156]	; (8005488 <xTaskResumeAll+0x124>)
 80053ea:	441a      	add	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	3304      	adds	r3, #4
 80053f0:	4619      	mov	r1, r3
 80053f2:	4610      	mov	r0, r2
 80053f4:	f7fe ffdb 	bl	80043ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fc:	4b23      	ldr	r3, [pc, #140]	; (800548c <xTaskResumeAll+0x128>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005402:	429a      	cmp	r2, r3
 8005404:	d302      	bcc.n	800540c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8005406:	4b22      	ldr	r3, [pc, #136]	; (8005490 <xTaskResumeAll+0x12c>)
 8005408:	2201      	movs	r2, #1
 800540a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800540c:	4b1c      	ldr	r3, [pc, #112]	; (8005480 <xTaskResumeAll+0x11c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1cc      	bne.n	80053ae <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800541a:	f000 fb0f 	bl	8005a3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800541e:	4b1d      	ldr	r3, [pc, #116]	; (8005494 <xTaskResumeAll+0x130>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d010      	beq.n	800544c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800542a:	f000 f837 	bl	800549c <xTaskIncrementTick>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005434:	4b16      	ldr	r3, [pc, #88]	; (8005490 <xTaskResumeAll+0x12c>)
 8005436:	2201      	movs	r2, #1
 8005438:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3b01      	subs	r3, #1
 800543e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1f1      	bne.n	800542a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8005446:	4b13      	ldr	r3, [pc, #76]	; (8005494 <xTaskResumeAll+0x130>)
 8005448:	2200      	movs	r2, #0
 800544a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800544c:	4b10      	ldr	r3, [pc, #64]	; (8005490 <xTaskResumeAll+0x12c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d009      	beq.n	8005468 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005454:	2301      	movs	r3, #1
 8005456:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005458:	4b0f      	ldr	r3, [pc, #60]	; (8005498 <xTaskResumeAll+0x134>)
 800545a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005468:	f000 fd6e 	bl	8005f48 <vPortExitCritical>

	return xAlreadyYielded;
 800546c:	68bb      	ldr	r3, [r7, #8]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	20000428 	.word	0x20000428
 800547c:	20000400 	.word	0x20000400
 8005480:	200003c0 	.word	0x200003c0
 8005484:	20000408 	.word	0x20000408
 8005488:	20000304 	.word	0x20000304
 800548c:	20000300 	.word	0x20000300
 8005490:	20000414 	.word	0x20000414
 8005494:	20000410 	.word	0x20000410
 8005498:	e000ed04 	.word	0xe000ed04

0800549c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054a2:	2300      	movs	r3, #0
 80054a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054a6:	4b50      	ldr	r3, [pc, #320]	; (80055e8 <xTaskIncrementTick+0x14c>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f040 808c 	bne.w	80055c8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054b0:	4b4e      	ldr	r3, [pc, #312]	; (80055ec <xTaskIncrementTick+0x150>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3301      	adds	r3, #1
 80054b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054b8:	4a4c      	ldr	r2, [pc, #304]	; (80055ec <xTaskIncrementTick+0x150>)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d11f      	bne.n	8005504 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80054c4:	4b4a      	ldr	r3, [pc, #296]	; (80055f0 <xTaskIncrementTick+0x154>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d009      	beq.n	80054e2 <xTaskIncrementTick+0x46>
 80054ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	e7fe      	b.n	80054e0 <xTaskIncrementTick+0x44>
 80054e2:	4b43      	ldr	r3, [pc, #268]	; (80055f0 <xTaskIncrementTick+0x154>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	4b42      	ldr	r3, [pc, #264]	; (80055f4 <xTaskIncrementTick+0x158>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a40      	ldr	r2, [pc, #256]	; (80055f0 <xTaskIncrementTick+0x154>)
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	4a40      	ldr	r2, [pc, #256]	; (80055f4 <xTaskIncrementTick+0x158>)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	4b40      	ldr	r3, [pc, #256]	; (80055f8 <xTaskIncrementTick+0x15c>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	3301      	adds	r3, #1
 80054fc:	4a3e      	ldr	r2, [pc, #248]	; (80055f8 <xTaskIncrementTick+0x15c>)
 80054fe:	6013      	str	r3, [r2, #0]
 8005500:	f000 fa9c 	bl	8005a3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005504:	4b3d      	ldr	r3, [pc, #244]	; (80055fc <xTaskIncrementTick+0x160>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	429a      	cmp	r2, r3
 800550c:	d34d      	bcc.n	80055aa <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800550e:	4b38      	ldr	r3, [pc, #224]	; (80055f0 <xTaskIncrementTick+0x154>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <xTaskIncrementTick+0x80>
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <xTaskIncrementTick+0x82>
 800551c:	2300      	movs	r3, #0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d004      	beq.n	800552c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005522:	4b36      	ldr	r3, [pc, #216]	; (80055fc <xTaskIncrementTick+0x160>)
 8005524:	f04f 32ff 	mov.w	r2, #4294967295
 8005528:	601a      	str	r2, [r3, #0]
					break;
 800552a:	e03e      	b.n	80055aa <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800552c:	4b30      	ldr	r3, [pc, #192]	; (80055f0 <xTaskIncrementTick+0x154>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	429a      	cmp	r2, r3
 8005542:	d203      	bcs.n	800554c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005544:	4a2d      	ldr	r2, [pc, #180]	; (80055fc <xTaskIncrementTick+0x160>)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6013      	str	r3, [r2, #0]
						break;
 800554a:	e02e      	b.n	80055aa <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	3304      	adds	r3, #4
 8005550:	4618      	mov	r0, r3
 8005552:	f7fe ff89 	bl	8004468 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555a:	2b00      	cmp	r3, #0
 800555c:	d004      	beq.n	8005568 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	3318      	adds	r3, #24
 8005562:	4618      	mov	r0, r3
 8005564:	f7fe ff80 	bl	8004468 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556c:	2201      	movs	r2, #1
 800556e:	409a      	lsls	r2, r3
 8005570:	4b23      	ldr	r3, [pc, #140]	; (8005600 <xTaskIncrementTick+0x164>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4313      	orrs	r3, r2
 8005576:	4a22      	ldr	r2, [pc, #136]	; (8005600 <xTaskIncrementTick+0x164>)
 8005578:	6013      	str	r3, [r2, #0]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800557e:	4613      	mov	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4a1f      	ldr	r2, [pc, #124]	; (8005604 <xTaskIncrementTick+0x168>)
 8005588:	441a      	add	r2, r3
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	3304      	adds	r3, #4
 800558e:	4619      	mov	r1, r3
 8005590:	4610      	mov	r0, r2
 8005592:	f7fe ff0c 	bl	80043ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800559a:	4b1b      	ldr	r3, [pc, #108]	; (8005608 <xTaskIncrementTick+0x16c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d3b4      	bcc.n	800550e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80055a4:	2301      	movs	r3, #1
 80055a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055a8:	e7b1      	b.n	800550e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055aa:	4b17      	ldr	r3, [pc, #92]	; (8005608 <xTaskIncrementTick+0x16c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055b0:	4914      	ldr	r1, [pc, #80]	; (8005604 <xTaskIncrementTick+0x168>)
 80055b2:	4613      	mov	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4413      	add	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	440b      	add	r3, r1
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d907      	bls.n	80055d2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80055c2:	2301      	movs	r3, #1
 80055c4:	617b      	str	r3, [r7, #20]
 80055c6:	e004      	b.n	80055d2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80055c8:	4b10      	ldr	r3, [pc, #64]	; (800560c <xTaskIncrementTick+0x170>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3301      	adds	r3, #1
 80055ce:	4a0f      	ldr	r2, [pc, #60]	; (800560c <xTaskIncrementTick+0x170>)
 80055d0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80055d2:	4b0f      	ldr	r3, [pc, #60]	; (8005610 <xTaskIncrementTick+0x174>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80055da:	2301      	movs	r3, #1
 80055dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80055de:	697b      	ldr	r3, [r7, #20]
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20000428 	.word	0x20000428
 80055ec:	20000404 	.word	0x20000404
 80055f0:	200003b8 	.word	0x200003b8
 80055f4:	200003bc 	.word	0x200003bc
 80055f8:	20000418 	.word	0x20000418
 80055fc:	20000420 	.word	0x20000420
 8005600:	20000408 	.word	0x20000408
 8005604:	20000304 	.word	0x20000304
 8005608:	20000300 	.word	0x20000300
 800560c:	20000410 	.word	0x20000410
 8005610:	20000414 	.word	0x20000414

08005614 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005614:	b480      	push	{r7}
 8005616:	b087      	sub	sp, #28
 8005618:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800561a:	4b26      	ldr	r3, [pc, #152]	; (80056b4 <vTaskSwitchContext+0xa0>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005622:	4b25      	ldr	r3, [pc, #148]	; (80056b8 <vTaskSwitchContext+0xa4>)
 8005624:	2201      	movs	r2, #1
 8005626:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005628:	e03e      	b.n	80056a8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800562a:	4b23      	ldr	r3, [pc, #140]	; (80056b8 <vTaskSwitchContext+0xa4>)
 800562c:	2200      	movs	r2, #0
 800562e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005630:	4b22      	ldr	r3, [pc, #136]	; (80056bc <vTaskSwitchContext+0xa8>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	fab3 f383 	clz	r3, r3
 800563c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800563e:	7afb      	ldrb	r3, [r7, #11]
 8005640:	f1c3 031f 	rsb	r3, r3, #31
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	491e      	ldr	r1, [pc, #120]	; (80056c0 <vTaskSwitchContext+0xac>)
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	4613      	mov	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	4413      	add	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	440b      	add	r3, r1
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d109      	bne.n	800566e <vTaskSwitchContext+0x5a>
	__asm volatile
 800565a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800565e:	f383 8811 	msr	BASEPRI, r3
 8005662:	f3bf 8f6f 	isb	sy
 8005666:	f3bf 8f4f 	dsb	sy
 800566a:	607b      	str	r3, [r7, #4]
 800566c:	e7fe      	b.n	800566c <vTaskSwitchContext+0x58>
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4613      	mov	r3, r2
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	4413      	add	r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4a11      	ldr	r2, [pc, #68]	; (80056c0 <vTaskSwitchContext+0xac>)
 800567a:	4413      	add	r3, r2
 800567c:	613b      	str	r3, [r7, #16]
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	605a      	str	r2, [r3, #4]
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	3308      	adds	r3, #8
 8005690:	429a      	cmp	r2, r3
 8005692:	d104      	bne.n	800569e <vTaskSwitchContext+0x8a>
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	605a      	str	r2, [r3, #4]
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	4a07      	ldr	r2, [pc, #28]	; (80056c4 <vTaskSwitchContext+0xb0>)
 80056a6:	6013      	str	r3, [r2, #0]
}
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	20000428 	.word	0x20000428
 80056b8:	20000414 	.word	0x20000414
 80056bc:	20000408 	.word	0x20000408
 80056c0:	20000304 	.word	0x20000304
 80056c4:	20000300 	.word	0x20000300

080056c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d109      	bne.n	80056ec <vTaskPlaceOnEventList+0x24>
 80056d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056dc:	f383 8811 	msr	BASEPRI, r3
 80056e0:	f3bf 8f6f 	isb	sy
 80056e4:	f3bf 8f4f 	dsb	sy
 80056e8:	60fb      	str	r3, [r7, #12]
 80056ea:	e7fe      	b.n	80056ea <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056ec:	4b07      	ldr	r3, [pc, #28]	; (800570c <vTaskPlaceOnEventList+0x44>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	3318      	adds	r3, #24
 80056f2:	4619      	mov	r1, r3
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f7fe fe7e 	bl	80043f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056fa:	2101      	movs	r1, #1
 80056fc:	6838      	ldr	r0, [r7, #0]
 80056fe:	f000 fa65 	bl	8005bcc <prvAddCurrentTaskToDelayedList>
}
 8005702:	bf00      	nop
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	20000300 	.word	0x20000300

08005710 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d109      	bne.n	800573a <xTaskRemoveFromEventList+0x2a>
 8005726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800572a:	f383 8811 	msr	BASEPRI, r3
 800572e:	f3bf 8f6f 	isb	sy
 8005732:	f3bf 8f4f 	dsb	sy
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	e7fe      	b.n	8005738 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	3318      	adds	r3, #24
 800573e:	4618      	mov	r0, r3
 8005740:	f7fe fe92 	bl	8004468 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005744:	4b1d      	ldr	r3, [pc, #116]	; (80057bc <xTaskRemoveFromEventList+0xac>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d11c      	bne.n	8005786 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	3304      	adds	r3, #4
 8005750:	4618      	mov	r0, r3
 8005752:	f7fe fe89 	bl	8004468 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800575a:	2201      	movs	r2, #1
 800575c:	409a      	lsls	r2, r3
 800575e:	4b18      	ldr	r3, [pc, #96]	; (80057c0 <xTaskRemoveFromEventList+0xb0>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4313      	orrs	r3, r2
 8005764:	4a16      	ldr	r2, [pc, #88]	; (80057c0 <xTaskRemoveFromEventList+0xb0>)
 8005766:	6013      	str	r3, [r2, #0]
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800576c:	4613      	mov	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4a13      	ldr	r2, [pc, #76]	; (80057c4 <xTaskRemoveFromEventList+0xb4>)
 8005776:	441a      	add	r2, r3
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	3304      	adds	r3, #4
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f7fe fe15 	bl	80043ae <vListInsertEnd>
 8005784:	e005      	b.n	8005792 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	3318      	adds	r3, #24
 800578a:	4619      	mov	r1, r3
 800578c:	480e      	ldr	r0, [pc, #56]	; (80057c8 <xTaskRemoveFromEventList+0xb8>)
 800578e:	f7fe fe0e 	bl	80043ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005796:	4b0d      	ldr	r3, [pc, #52]	; (80057cc <xTaskRemoveFromEventList+0xbc>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579c:	429a      	cmp	r2, r3
 800579e:	d905      	bls.n	80057ac <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057a0:	2301      	movs	r3, #1
 80057a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057a4:	4b0a      	ldr	r3, [pc, #40]	; (80057d0 <xTaskRemoveFromEventList+0xc0>)
 80057a6:	2201      	movs	r2, #1
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	e001      	b.n	80057b0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80057ac:	2300      	movs	r3, #0
 80057ae:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80057b0:	697b      	ldr	r3, [r7, #20]
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3718      	adds	r7, #24
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	20000428 	.word	0x20000428
 80057c0:	20000408 	.word	0x20000408
 80057c4:	20000304 	.word	0x20000304
 80057c8:	200003c0 	.word	0x200003c0
 80057cc:	20000300 	.word	0x20000300
 80057d0:	20000414 	.word	0x20000414

080057d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057dc:	4b06      	ldr	r3, [pc, #24]	; (80057f8 <vTaskInternalSetTimeOutState+0x24>)
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057e4:	4b05      	ldr	r3, [pc, #20]	; (80057fc <vTaskInternalSetTimeOutState+0x28>)
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	605a      	str	r2, [r3, #4]
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	20000418 	.word	0x20000418
 80057fc:	20000404 	.word	0x20000404

08005800 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d109      	bne.n	8005824 <xTaskCheckForTimeOut+0x24>
 8005810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005814:	f383 8811 	msr	BASEPRI, r3
 8005818:	f3bf 8f6f 	isb	sy
 800581c:	f3bf 8f4f 	dsb	sy
 8005820:	613b      	str	r3, [r7, #16]
 8005822:	e7fe      	b.n	8005822 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d109      	bne.n	800583e <xTaskCheckForTimeOut+0x3e>
 800582a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	f3bf 8f4f 	dsb	sy
 800583a:	60fb      	str	r3, [r7, #12]
 800583c:	e7fe      	b.n	800583c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800583e:	f000 fb55 	bl	8005eec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005842:	4b1d      	ldr	r3, [pc, #116]	; (80058b8 <xTaskCheckForTimeOut+0xb8>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585a:	d102      	bne.n	8005862 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800585c:	2300      	movs	r3, #0
 800585e:	61fb      	str	r3, [r7, #28]
 8005860:	e023      	b.n	80058aa <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	4b15      	ldr	r3, [pc, #84]	; (80058bc <xTaskCheckForTimeOut+0xbc>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d007      	beq.n	800587e <xTaskCheckForTimeOut+0x7e>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	69ba      	ldr	r2, [r7, #24]
 8005874:	429a      	cmp	r2, r3
 8005876:	d302      	bcc.n	800587e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005878:	2301      	movs	r3, #1
 800587a:	61fb      	str	r3, [r7, #28]
 800587c:	e015      	b.n	80058aa <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	429a      	cmp	r2, r3
 8005886:	d20b      	bcs.n	80058a0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	1ad2      	subs	r2, r2, r3
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7ff ff9d 	bl	80057d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800589a:	2300      	movs	r3, #0
 800589c:	61fb      	str	r3, [r7, #28]
 800589e:	e004      	b.n	80058aa <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	2200      	movs	r2, #0
 80058a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058a6:	2301      	movs	r3, #1
 80058a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058aa:	f000 fb4d 	bl	8005f48 <vPortExitCritical>

	return xReturn;
 80058ae:	69fb      	ldr	r3, [r7, #28]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3720      	adds	r7, #32
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	20000404 	.word	0x20000404
 80058bc:	20000418 	.word	0x20000418

080058c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058c4:	4b03      	ldr	r3, [pc, #12]	; (80058d4 <vTaskMissedYield+0x14>)
 80058c6:	2201      	movs	r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
}
 80058ca:	bf00      	nop
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr
 80058d4:	20000414 	.word	0x20000414

080058d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80058e0:	f000 f852 	bl	8005988 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80058e4:	4b06      	ldr	r3, [pc, #24]	; (8005900 <prvIdleTask+0x28>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d9f9      	bls.n	80058e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80058ec:	4b05      	ldr	r3, [pc, #20]	; (8005904 <prvIdleTask+0x2c>)
 80058ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058f2:	601a      	str	r2, [r3, #0]
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80058fc:	e7f0      	b.n	80058e0 <prvIdleTask+0x8>
 80058fe:	bf00      	nop
 8005900:	20000304 	.word	0x20000304
 8005904:	e000ed04 	.word	0xe000ed04

08005908 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800590e:	2300      	movs	r3, #0
 8005910:	607b      	str	r3, [r7, #4]
 8005912:	e00c      	b.n	800592e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	4613      	mov	r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	4413      	add	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	4a12      	ldr	r2, [pc, #72]	; (8005968 <prvInitialiseTaskLists+0x60>)
 8005920:	4413      	add	r3, r2
 8005922:	4618      	mov	r0, r3
 8005924:	f7fe fd16 	bl	8004354 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	3301      	adds	r3, #1
 800592c:	607b      	str	r3, [r7, #4]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b06      	cmp	r3, #6
 8005932:	d9ef      	bls.n	8005914 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005934:	480d      	ldr	r0, [pc, #52]	; (800596c <prvInitialiseTaskLists+0x64>)
 8005936:	f7fe fd0d 	bl	8004354 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800593a:	480d      	ldr	r0, [pc, #52]	; (8005970 <prvInitialiseTaskLists+0x68>)
 800593c:	f7fe fd0a 	bl	8004354 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005940:	480c      	ldr	r0, [pc, #48]	; (8005974 <prvInitialiseTaskLists+0x6c>)
 8005942:	f7fe fd07 	bl	8004354 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005946:	480c      	ldr	r0, [pc, #48]	; (8005978 <prvInitialiseTaskLists+0x70>)
 8005948:	f7fe fd04 	bl	8004354 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800594c:	480b      	ldr	r0, [pc, #44]	; (800597c <prvInitialiseTaskLists+0x74>)
 800594e:	f7fe fd01 	bl	8004354 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005952:	4b0b      	ldr	r3, [pc, #44]	; (8005980 <prvInitialiseTaskLists+0x78>)
 8005954:	4a05      	ldr	r2, [pc, #20]	; (800596c <prvInitialiseTaskLists+0x64>)
 8005956:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005958:	4b0a      	ldr	r3, [pc, #40]	; (8005984 <prvInitialiseTaskLists+0x7c>)
 800595a:	4a05      	ldr	r2, [pc, #20]	; (8005970 <prvInitialiseTaskLists+0x68>)
 800595c:	601a      	str	r2, [r3, #0]
}
 800595e:	bf00      	nop
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	20000304 	.word	0x20000304
 800596c:	20000390 	.word	0x20000390
 8005970:	200003a4 	.word	0x200003a4
 8005974:	200003c0 	.word	0x200003c0
 8005978:	200003d4 	.word	0x200003d4
 800597c:	200003ec 	.word	0x200003ec
 8005980:	200003b8 	.word	0x200003b8
 8005984:	200003bc 	.word	0x200003bc

08005988 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800598e:	e019      	b.n	80059c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005990:	f000 faac 	bl	8005eec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005994:	4b0f      	ldr	r3, [pc, #60]	; (80059d4 <prvCheckTasksWaitingTermination+0x4c>)
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3304      	adds	r3, #4
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7fe fd61 	bl	8004468 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059a6:	4b0c      	ldr	r3, [pc, #48]	; (80059d8 <prvCheckTasksWaitingTermination+0x50>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	4a0a      	ldr	r2, [pc, #40]	; (80059d8 <prvCheckTasksWaitingTermination+0x50>)
 80059ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059b0:	4b0a      	ldr	r3, [pc, #40]	; (80059dc <prvCheckTasksWaitingTermination+0x54>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3b01      	subs	r3, #1
 80059b6:	4a09      	ldr	r2, [pc, #36]	; (80059dc <prvCheckTasksWaitingTermination+0x54>)
 80059b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059ba:	f000 fac5 	bl	8005f48 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 f80e 	bl	80059e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059c4:	4b05      	ldr	r3, [pc, #20]	; (80059dc <prvCheckTasksWaitingTermination+0x54>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e1      	bne.n	8005990 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059cc:	bf00      	nop
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	200003d4 	.word	0x200003d4
 80059d8:	20000400 	.word	0x20000400
 80059dc:	200003e8 	.word	0x200003e8

080059e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d108      	bne.n	8005a04 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fc54 	bl	80062a4 <vPortFree>
				vPortFree( pxTCB );
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 fc51 	bl	80062a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a02:	e017      	b.n	8005a34 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d103      	bne.n	8005a16 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 fc48 	bl	80062a4 <vPortFree>
	}
 8005a14:	e00e      	b.n	8005a34 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d009      	beq.n	8005a34 <prvDeleteTCB+0x54>
 8005a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	e7fe      	b.n	8005a32 <prvDeleteTCB+0x52>
	}
 8005a34:	bf00      	nop
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a42:	4b0f      	ldr	r3, [pc, #60]	; (8005a80 <prvResetNextTaskUnblockTime+0x44>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <prvResetNextTaskUnblockTime+0x14>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e000      	b.n	8005a52 <prvResetNextTaskUnblockTime+0x16>
 8005a50:	2300      	movs	r3, #0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d004      	beq.n	8005a60 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a56:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <prvResetNextTaskUnblockTime+0x48>)
 8005a58:	f04f 32ff 	mov.w	r2, #4294967295
 8005a5c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a5e:	e008      	b.n	8005a72 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a60:	4b07      	ldr	r3, [pc, #28]	; (8005a80 <prvResetNextTaskUnblockTime+0x44>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	4a05      	ldr	r2, [pc, #20]	; (8005a84 <prvResetNextTaskUnblockTime+0x48>)
 8005a70:	6013      	str	r3, [r2, #0]
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	200003b8 	.word	0x200003b8
 8005a84:	20000420 	.word	0x20000420

08005a88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	; (8005abc <xTaskGetSchedulerState+0x34>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d102      	bne.n	8005a9c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a96:	2301      	movs	r3, #1
 8005a98:	607b      	str	r3, [r7, #4]
 8005a9a:	e008      	b.n	8005aae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a9c:	4b08      	ldr	r3, [pc, #32]	; (8005ac0 <xTaskGetSchedulerState+0x38>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d102      	bne.n	8005aaa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005aa4:	2302      	movs	r3, #2
 8005aa6:	607b      	str	r3, [r7, #4]
 8005aa8:	e001      	b.n	8005aae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005aae:	687b      	ldr	r3, [r7, #4]
	}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	2000040c 	.word	0x2000040c
 8005ac0:	20000428 	.word	0x20000428

08005ac4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d06c      	beq.n	8005bb4 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ada:	4b39      	ldr	r3, [pc, #228]	; (8005bc0 <xTaskPriorityDisinherit+0xfc>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d009      	beq.n	8005af8 <xTaskPriorityDisinherit+0x34>
 8005ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae8:	f383 8811 	msr	BASEPRI, r3
 8005aec:	f3bf 8f6f 	isb	sy
 8005af0:	f3bf 8f4f 	dsb	sy
 8005af4:	60fb      	str	r3, [r7, #12]
 8005af6:	e7fe      	b.n	8005af6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d109      	bne.n	8005b14 <xTaskPriorityDisinherit+0x50>
 8005b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b04:	f383 8811 	msr	BASEPRI, r3
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	60bb      	str	r3, [r7, #8]
 8005b12:	e7fe      	b.n	8005b12 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b18:	1e5a      	subs	r2, r3, #1
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d044      	beq.n	8005bb4 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d140      	bne.n	8005bb4 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	3304      	adds	r3, #4
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7fe fc96 	bl	8004468 <uxListRemove>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d115      	bne.n	8005b6e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b46:	491f      	ldr	r1, [pc, #124]	; (8005bc4 <xTaskPriorityDisinherit+0x100>)
 8005b48:	4613      	mov	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	4413      	add	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	440b      	add	r3, r1
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10a      	bne.n	8005b6e <xTaskPriorityDisinherit+0xaa>
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43da      	mvns	r2, r3
 8005b64:	4b18      	ldr	r3, [pc, #96]	; (8005bc8 <xTaskPriorityDisinherit+0x104>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	4a17      	ldr	r2, [pc, #92]	; (8005bc8 <xTaskPriorityDisinherit+0x104>)
 8005b6c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7a:	f1c3 0207 	rsb	r2, r3, #7
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b86:	2201      	movs	r2, #1
 8005b88:	409a      	lsls	r2, r3
 8005b8a:	4b0f      	ldr	r3, [pc, #60]	; (8005bc8 <xTaskPriorityDisinherit+0x104>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	4a0d      	ldr	r2, [pc, #52]	; (8005bc8 <xTaskPriorityDisinherit+0x104>)
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b98:	4613      	mov	r3, r2
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	4413      	add	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4a08      	ldr	r2, [pc, #32]	; (8005bc4 <xTaskPriorityDisinherit+0x100>)
 8005ba2:	441a      	add	r2, r3
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4610      	mov	r0, r2
 8005bac:	f7fe fbff 	bl	80043ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005bb4:	697b      	ldr	r3, [r7, #20]
	}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3718      	adds	r7, #24
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	20000300 	.word	0x20000300
 8005bc4:	20000304 	.word	0x20000304
 8005bc8:	20000408 	.word	0x20000408

08005bcc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005bd6:	4b29      	ldr	r3, [pc, #164]	; (8005c7c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bdc:	4b28      	ldr	r3, [pc, #160]	; (8005c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	3304      	adds	r3, #4
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe fc40 	bl	8004468 <uxListRemove>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10b      	bne.n	8005c06 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfa:	43da      	mvns	r2, r3
 8005bfc:	4b21      	ldr	r3, [pc, #132]	; (8005c84 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4013      	ands	r3, r2
 8005c02:	4a20      	ldr	r2, [pc, #128]	; (8005c84 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c04:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0c:	d10a      	bne.n	8005c24 <prvAddCurrentTaskToDelayedList+0x58>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d007      	beq.n	8005c24 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c14:	4b1a      	ldr	r3, [pc, #104]	; (8005c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	3304      	adds	r3, #4
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	481a      	ldr	r0, [pc, #104]	; (8005c88 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005c1e:	f7fe fbc6 	bl	80043ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c22:	e026      	b.n	8005c72 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4413      	add	r3, r2
 8005c2a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c2c:	4b14      	ldr	r3, [pc, #80]	; (8005c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c34:	68ba      	ldr	r2, [r7, #8]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d209      	bcs.n	8005c50 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c3c:	4b13      	ldr	r3, [pc, #76]	; (8005c8c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	4b0f      	ldr	r3, [pc, #60]	; (8005c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	3304      	adds	r3, #4
 8005c46:	4619      	mov	r1, r3
 8005c48:	4610      	mov	r0, r2
 8005c4a:	f7fe fbd4 	bl	80043f6 <vListInsert>
}
 8005c4e:	e010      	b.n	8005c72 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c50:	4b0f      	ldr	r3, [pc, #60]	; (8005c90 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	4b0a      	ldr	r3, [pc, #40]	; (8005c80 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3304      	adds	r3, #4
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	4610      	mov	r0, r2
 8005c5e:	f7fe fbca 	bl	80043f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c62:	4b0c      	ldr	r3, [pc, #48]	; (8005c94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d202      	bcs.n	8005c72 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005c6c:	4a09      	ldr	r2, [pc, #36]	; (8005c94 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	6013      	str	r3, [r2, #0]
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	20000404 	.word	0x20000404
 8005c80:	20000300 	.word	0x20000300
 8005c84:	20000408 	.word	0x20000408
 8005c88:	200003ec 	.word	0x200003ec
 8005c8c:	200003bc 	.word	0x200003bc
 8005c90:	200003b8 	.word	0x200003b8
 8005c94:	20000420 	.word	0x20000420

08005c98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	3b04      	subs	r3, #4
 8005ca8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005cb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	3b04      	subs	r3, #4
 8005cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	f023 0201 	bic.w	r2, r3, #1
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	3b04      	subs	r3, #4
 8005cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cc8:	4a0c      	ldr	r2, [pc, #48]	; (8005cfc <pxPortInitialiseStack+0x64>)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	3b14      	subs	r3, #20
 8005cd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	3b04      	subs	r3, #4
 8005cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f06f 0202 	mvn.w	r2, #2
 8005ce6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3b20      	subs	r3, #32
 8005cec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cee:	68fb      	ldr	r3, [r7, #12]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3714      	adds	r7, #20
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	08005d01 	.word	0x08005d01

08005d00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005d06:	2300      	movs	r3, #0
 8005d08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d0a:	4b11      	ldr	r3, [pc, #68]	; (8005d50 <prvTaskExitError+0x50>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d12:	d009      	beq.n	8005d28 <prvTaskExitError+0x28>
 8005d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d18:	f383 8811 	msr	BASEPRI, r3
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	f3bf 8f4f 	dsb	sy
 8005d24:	60fb      	str	r3, [r7, #12]
 8005d26:	e7fe      	b.n	8005d26 <prvTaskExitError+0x26>
 8005d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d3a:	bf00      	nop
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d0fc      	beq.n	8005d3c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d42:	bf00      	nop
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	2000000c 	.word	0x2000000c
	...

08005d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d60:	4b07      	ldr	r3, [pc, #28]	; (8005d80 <pxCurrentTCBConst2>)
 8005d62:	6819      	ldr	r1, [r3, #0]
 8005d64:	6808      	ldr	r0, [r1, #0]
 8005d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6a:	f380 8809 	msr	PSP, r0
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	f04f 0000 	mov.w	r0, #0
 8005d76:	f380 8811 	msr	BASEPRI, r0
 8005d7a:	4770      	bx	lr
 8005d7c:	f3af 8000 	nop.w

08005d80 <pxCurrentTCBConst2>:
 8005d80:	20000300 	.word	0x20000300
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d84:	bf00      	nop
 8005d86:	bf00      	nop

08005d88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d88:	4808      	ldr	r0, [pc, #32]	; (8005dac <prvPortStartFirstTask+0x24>)
 8005d8a:	6800      	ldr	r0, [r0, #0]
 8005d8c:	6800      	ldr	r0, [r0, #0]
 8005d8e:	f380 8808 	msr	MSP, r0
 8005d92:	f04f 0000 	mov.w	r0, #0
 8005d96:	f380 8814 	msr	CONTROL, r0
 8005d9a:	b662      	cpsie	i
 8005d9c:	b661      	cpsie	f
 8005d9e:	f3bf 8f4f 	dsb	sy
 8005da2:	f3bf 8f6f 	isb	sy
 8005da6:	df00      	svc	0
 8005da8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005daa:	bf00      	nop
 8005dac:	e000ed08 	.word	0xe000ed08

08005db0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005db6:	4b44      	ldr	r3, [pc, #272]	; (8005ec8 <xPortStartScheduler+0x118>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a44      	ldr	r2, [pc, #272]	; (8005ecc <xPortStartScheduler+0x11c>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d109      	bne.n	8005dd4 <xPortStartScheduler+0x24>
 8005dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dc4:	f383 8811 	msr	BASEPRI, r3
 8005dc8:	f3bf 8f6f 	isb	sy
 8005dcc:	f3bf 8f4f 	dsb	sy
 8005dd0:	613b      	str	r3, [r7, #16]
 8005dd2:	e7fe      	b.n	8005dd2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005dd4:	4b3c      	ldr	r3, [pc, #240]	; (8005ec8 <xPortStartScheduler+0x118>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a3d      	ldr	r2, [pc, #244]	; (8005ed0 <xPortStartScheduler+0x120>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d109      	bne.n	8005df2 <xPortStartScheduler+0x42>
 8005dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	e7fe      	b.n	8005df0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005df2:	4b38      	ldr	r3, [pc, #224]	; (8005ed4 <xPortStartScheduler+0x124>)
 8005df4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	22ff      	movs	r2, #255	; 0xff
 8005e02:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	4b30      	ldr	r3, [pc, #192]	; (8005ed8 <xPortStartScheduler+0x128>)
 8005e18:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e1a:	4b30      	ldr	r3, [pc, #192]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e1c:	2207      	movs	r2, #7
 8005e1e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e20:	e009      	b.n	8005e36 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005e22:	4b2e      	ldr	r3, [pc, #184]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3b01      	subs	r3, #1
 8005e28:	4a2c      	ldr	r2, [pc, #176]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e2a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e36:	78fb      	ldrb	r3, [r7, #3]
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3e:	2b80      	cmp	r3, #128	; 0x80
 8005e40:	d0ef      	beq.n	8005e22 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e42:	4b26      	ldr	r3, [pc, #152]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f1c3 0307 	rsb	r3, r3, #7
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d009      	beq.n	8005e62 <xPortStartScheduler+0xb2>
 8005e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e52:	f383 8811 	msr	BASEPRI, r3
 8005e56:	f3bf 8f6f 	isb	sy
 8005e5a:	f3bf 8f4f 	dsb	sy
 8005e5e:	60bb      	str	r3, [r7, #8]
 8005e60:	e7fe      	b.n	8005e60 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e62:	4b1e      	ldr	r3, [pc, #120]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	021b      	lsls	r3, r3, #8
 8005e68:	4a1c      	ldr	r2, [pc, #112]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e6c:	4b1b      	ldr	r3, [pc, #108]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e74:	4a19      	ldr	r2, [pc, #100]	; (8005edc <xPortStartScheduler+0x12c>)
 8005e76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	b2da      	uxtb	r2, r3
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e80:	4b17      	ldr	r3, [pc, #92]	; (8005ee0 <xPortStartScheduler+0x130>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a16      	ldr	r2, [pc, #88]	; (8005ee0 <xPortStartScheduler+0x130>)
 8005e86:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e8c:	4b14      	ldr	r3, [pc, #80]	; (8005ee0 <xPortStartScheduler+0x130>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a13      	ldr	r2, [pc, #76]	; (8005ee0 <xPortStartScheduler+0x130>)
 8005e92:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005e96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e98:	f000 f8d6 	bl	8006048 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e9c:	4b11      	ldr	r3, [pc, #68]	; (8005ee4 <xPortStartScheduler+0x134>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005ea2:	f000 f8f5 	bl	8006090 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005ea6:	4b10      	ldr	r3, [pc, #64]	; (8005ee8 <xPortStartScheduler+0x138>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a0f      	ldr	r2, [pc, #60]	; (8005ee8 <xPortStartScheduler+0x138>)
 8005eac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005eb0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005eb2:	f7ff ff69 	bl	8005d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005eb6:	f7ff fbad 	bl	8005614 <vTaskSwitchContext>
	prvTaskExitError();
 8005eba:	f7ff ff21 	bl	8005d00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3718      	adds	r7, #24
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	e000ed00 	.word	0xe000ed00
 8005ecc:	410fc271 	.word	0x410fc271
 8005ed0:	410fc270 	.word	0x410fc270
 8005ed4:	e000e400 	.word	0xe000e400
 8005ed8:	2000042c 	.word	0x2000042c
 8005edc:	20000430 	.word	0x20000430
 8005ee0:	e000ed20 	.word	0xe000ed20
 8005ee4:	2000000c 	.word	0x2000000c
 8005ee8:	e000ef34 	.word	0xe000ef34

08005eec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ef6:	f383 8811 	msr	BASEPRI, r3
 8005efa:	f3bf 8f6f 	isb	sy
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f04:	4b0e      	ldr	r3, [pc, #56]	; (8005f40 <vPortEnterCritical+0x54>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	4a0d      	ldr	r2, [pc, #52]	; (8005f40 <vPortEnterCritical+0x54>)
 8005f0c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f0e:	4b0c      	ldr	r3, [pc, #48]	; (8005f40 <vPortEnterCritical+0x54>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d10e      	bne.n	8005f34 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f16:	4b0b      	ldr	r3, [pc, #44]	; (8005f44 <vPortEnterCritical+0x58>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d009      	beq.n	8005f34 <vPortEnterCritical+0x48>
 8005f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f24:	f383 8811 	msr	BASEPRI, r3
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	603b      	str	r3, [r7, #0]
 8005f32:	e7fe      	b.n	8005f32 <vPortEnterCritical+0x46>
	}
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	2000000c 	.word	0x2000000c
 8005f44:	e000ed04 	.word	0xe000ed04

08005f48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f4e:	4b11      	ldr	r3, [pc, #68]	; (8005f94 <vPortExitCritical+0x4c>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d109      	bne.n	8005f6a <vPortExitCritical+0x22>
 8005f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	607b      	str	r3, [r7, #4]
 8005f68:	e7fe      	b.n	8005f68 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005f6a:	4b0a      	ldr	r3, [pc, #40]	; (8005f94 <vPortExitCritical+0x4c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	4a08      	ldr	r2, [pc, #32]	; (8005f94 <vPortExitCritical+0x4c>)
 8005f72:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f74:	4b07      	ldr	r3, [pc, #28]	; (8005f94 <vPortExitCritical+0x4c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d104      	bne.n	8005f86 <vPortExitCritical+0x3e>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	2000000c 	.word	0x2000000c
	...

08005fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005fa0:	f3ef 8009 	mrs	r0, PSP
 8005fa4:	f3bf 8f6f 	isb	sy
 8005fa8:	4b15      	ldr	r3, [pc, #84]	; (8006000 <pxCurrentTCBConst>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	f01e 0f10 	tst.w	lr, #16
 8005fb0:	bf08      	it	eq
 8005fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fba:	6010      	str	r0, [r2, #0]
 8005fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005fc4:	f380 8811 	msr	BASEPRI, r0
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f7ff fb20 	bl	8005614 <vTaskSwitchContext>
 8005fd4:	f04f 0000 	mov.w	r0, #0
 8005fd8:	f380 8811 	msr	BASEPRI, r0
 8005fdc:	bc09      	pop	{r0, r3}
 8005fde:	6819      	ldr	r1, [r3, #0]
 8005fe0:	6808      	ldr	r0, [r1, #0]
 8005fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe6:	f01e 0f10 	tst.w	lr, #16
 8005fea:	bf08      	it	eq
 8005fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005ff0:	f380 8809 	msr	PSP, r0
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	f3af 8000 	nop.w

08006000 <pxCurrentTCBConst>:
 8006000:	20000300 	.word	0x20000300
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop

08006008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006020:	f7ff fa3c 	bl	800549c <xTaskIncrementTick>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800602a:	4b06      	ldr	r3, [pc, #24]	; (8006044 <SysTick_Handler+0x3c>)
 800602c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	2300      	movs	r3, #0
 8006034:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800603c:	bf00      	nop
 800603e:	3708      	adds	r7, #8
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	e000ed04 	.word	0xe000ed04

08006048 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006048:	b480      	push	{r7}
 800604a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800604c:	4b0b      	ldr	r3, [pc, #44]	; (800607c <vPortSetupTimerInterrupt+0x34>)
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006052:	4b0b      	ldr	r3, [pc, #44]	; (8006080 <vPortSetupTimerInterrupt+0x38>)
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <vPortSetupTimerInterrupt+0x3c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a0a      	ldr	r2, [pc, #40]	; (8006088 <vPortSetupTimerInterrupt+0x40>)
 800605e:	fba2 2303 	umull	r2, r3, r2, r3
 8006062:	099b      	lsrs	r3, r3, #6
 8006064:	4a09      	ldr	r2, [pc, #36]	; (800608c <vPortSetupTimerInterrupt+0x44>)
 8006066:	3b01      	subs	r3, #1
 8006068:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800606a:	4b04      	ldr	r3, [pc, #16]	; (800607c <vPortSetupTimerInterrupt+0x34>)
 800606c:	2207      	movs	r2, #7
 800606e:	601a      	str	r2, [r3, #0]
}
 8006070:	bf00      	nop
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	e000e010 	.word	0xe000e010
 8006080:	e000e018 	.word	0xe000e018
 8006084:	20000000 	.word	0x20000000
 8006088:	10624dd3 	.word	0x10624dd3
 800608c:	e000e014 	.word	0xe000e014

08006090 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006090:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80060a0 <vPortEnableVFP+0x10>
 8006094:	6801      	ldr	r1, [r0, #0]
 8006096:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800609a:	6001      	str	r1, [r0, #0]
 800609c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800609e:	bf00      	nop
 80060a0:	e000ed88 	.word	0xe000ed88

080060a4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80060aa:	f3ef 8305 	mrs	r3, IPSR
 80060ae:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b0f      	cmp	r3, #15
 80060b4:	d913      	bls.n	80060de <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80060b6:	4a16      	ldr	r2, [pc, #88]	; (8006110 <vPortValidateInterruptPriority+0x6c>)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	4413      	add	r3, r2
 80060bc:	781b      	ldrb	r3, [r3, #0]
 80060be:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060c0:	4b14      	ldr	r3, [pc, #80]	; (8006114 <vPortValidateInterruptPriority+0x70>)
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	7afa      	ldrb	r2, [r7, #11]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d209      	bcs.n	80060de <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80060ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	607b      	str	r3, [r7, #4]
 80060dc:	e7fe      	b.n	80060dc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060de:	4b0e      	ldr	r3, [pc, #56]	; (8006118 <vPortValidateInterruptPriority+0x74>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80060e6:	4b0d      	ldr	r3, [pc, #52]	; (800611c <vPortValidateInterruptPriority+0x78>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d909      	bls.n	8006102 <vPortValidateInterruptPriority+0x5e>
 80060ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	e7fe      	b.n	8006100 <vPortValidateInterruptPriority+0x5c>
	}
 8006102:	bf00      	nop
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	e000e3f0 	.word	0xe000e3f0
 8006114:	2000042c 	.word	0x2000042c
 8006118:	e000ed0c 	.word	0xe000ed0c
 800611c:	20000430 	.word	0x20000430

08006120 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b08a      	sub	sp, #40	; 0x28
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006128:	2300      	movs	r3, #0
 800612a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800612c:	f7ff f90c 	bl	8005348 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006130:	4b57      	ldr	r3, [pc, #348]	; (8006290 <pvPortMalloc+0x170>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d101      	bne.n	800613c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006138:	f000 f90c 	bl	8006354 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800613c:	4b55      	ldr	r3, [pc, #340]	; (8006294 <pvPortMalloc+0x174>)
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4013      	ands	r3, r2
 8006144:	2b00      	cmp	r3, #0
 8006146:	f040 808c 	bne.w	8006262 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d01c      	beq.n	800618a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006150:	2208      	movs	r2, #8
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4413      	add	r3, r2
 8006156:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f003 0307 	and.w	r3, r3, #7
 800615e:	2b00      	cmp	r3, #0
 8006160:	d013      	beq.n	800618a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f023 0307 	bic.w	r3, r3, #7
 8006168:	3308      	adds	r3, #8
 800616a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f003 0307 	and.w	r3, r3, #7
 8006172:	2b00      	cmp	r3, #0
 8006174:	d009      	beq.n	800618a <pvPortMalloc+0x6a>
 8006176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617a:	f383 8811 	msr	BASEPRI, r3
 800617e:	f3bf 8f6f 	isb	sy
 8006182:	f3bf 8f4f 	dsb	sy
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	e7fe      	b.n	8006188 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d068      	beq.n	8006262 <pvPortMalloc+0x142>
 8006190:	4b41      	ldr	r3, [pc, #260]	; (8006298 <pvPortMalloc+0x178>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	429a      	cmp	r2, r3
 8006198:	d863      	bhi.n	8006262 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800619a:	4b40      	ldr	r3, [pc, #256]	; (800629c <pvPortMalloc+0x17c>)
 800619c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800619e:	4b3f      	ldr	r3, [pc, #252]	; (800629c <pvPortMalloc+0x17c>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061a4:	e004      	b.n	80061b0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80061aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d903      	bls.n	80061c2 <pvPortMalloc+0xa2>
 80061ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1f1      	bne.n	80061a6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061c2:	4b33      	ldr	r3, [pc, #204]	; (8006290 <pvPortMalloc+0x170>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d04a      	beq.n	8006262 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2208      	movs	r2, #8
 80061d2:	4413      	add	r3, r2
 80061d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	1ad2      	subs	r2, r2, r3
 80061e6:	2308      	movs	r3, #8
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d91e      	bls.n	800622c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4413      	add	r3, r2
 80061f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	f003 0307 	and.w	r3, r3, #7
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d009      	beq.n	8006214 <pvPortMalloc+0xf4>
 8006200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006204:	f383 8811 	msr	BASEPRI, r3
 8006208:	f3bf 8f6f 	isb	sy
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	613b      	str	r3, [r7, #16]
 8006212:	e7fe      	b.n	8006212 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	1ad2      	subs	r2, r2, r3
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006226:	69b8      	ldr	r0, [r7, #24]
 8006228:	f000 f8f6 	bl	8006418 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800622c:	4b1a      	ldr	r3, [pc, #104]	; (8006298 <pvPortMalloc+0x178>)
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	4a18      	ldr	r2, [pc, #96]	; (8006298 <pvPortMalloc+0x178>)
 8006238:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800623a:	4b17      	ldr	r3, [pc, #92]	; (8006298 <pvPortMalloc+0x178>)
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	4b18      	ldr	r3, [pc, #96]	; (80062a0 <pvPortMalloc+0x180>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d203      	bcs.n	800624e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006246:	4b14      	ldr	r3, [pc, #80]	; (8006298 <pvPortMalloc+0x178>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a15      	ldr	r2, [pc, #84]	; (80062a0 <pvPortMalloc+0x180>)
 800624c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	4b10      	ldr	r3, [pc, #64]	; (8006294 <pvPortMalloc+0x174>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	431a      	orrs	r2, r3
 8006258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800625c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625e:	2200      	movs	r2, #0
 8006260:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006262:	f7ff f87f 	bl	8005364 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	f003 0307 	and.w	r3, r3, #7
 800626c:	2b00      	cmp	r3, #0
 800626e:	d009      	beq.n	8006284 <pvPortMalloc+0x164>
 8006270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	60fb      	str	r3, [r7, #12]
 8006282:	e7fe      	b.n	8006282 <pvPortMalloc+0x162>
	return pvReturn;
 8006284:	69fb      	ldr	r3, [r7, #28]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3728      	adds	r7, #40	; 0x28
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	2000103c 	.word	0x2000103c
 8006294:	20001048 	.word	0x20001048
 8006298:	20001040 	.word	0x20001040
 800629c:	20001034 	.word	0x20001034
 80062a0:	20001044 	.word	0x20001044

080062a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b086      	sub	sp, #24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d046      	beq.n	8006344 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062b6:	2308      	movs	r3, #8
 80062b8:	425b      	negs	r3, r3
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4413      	add	r3, r2
 80062be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	4b20      	ldr	r3, [pc, #128]	; (800634c <vPortFree+0xa8>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4013      	ands	r3, r2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d109      	bne.n	80062e6 <vPortFree+0x42>
 80062d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d6:	f383 8811 	msr	BASEPRI, r3
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	f3bf 8f4f 	dsb	sy
 80062e2:	60fb      	str	r3, [r7, #12]
 80062e4:	e7fe      	b.n	80062e4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d009      	beq.n	8006302 <vPortFree+0x5e>
 80062ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	60bb      	str	r3, [r7, #8]
 8006300:	e7fe      	b.n	8006300 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	4b11      	ldr	r3, [pc, #68]	; (800634c <vPortFree+0xa8>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4013      	ands	r3, r2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d019      	beq.n	8006344 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d115      	bne.n	8006344 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	4b0b      	ldr	r3, [pc, #44]	; (800634c <vPortFree+0xa8>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	43db      	mvns	r3, r3
 8006322:	401a      	ands	r2, r3
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006328:	f7ff f80e 	bl	8005348 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	4b07      	ldr	r3, [pc, #28]	; (8006350 <vPortFree+0xac>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4413      	add	r3, r2
 8006336:	4a06      	ldr	r2, [pc, #24]	; (8006350 <vPortFree+0xac>)
 8006338:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800633a:	6938      	ldr	r0, [r7, #16]
 800633c:	f000 f86c 	bl	8006418 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006340:	f7ff f810 	bl	8005364 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006344:	bf00      	nop
 8006346:	3718      	adds	r7, #24
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	20001048 	.word	0x20001048
 8006350:	20001040 	.word	0x20001040

08006354 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800635a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800635e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006360:	4b27      	ldr	r3, [pc, #156]	; (8006400 <prvHeapInit+0xac>)
 8006362:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f003 0307 	and.w	r3, r3, #7
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00c      	beq.n	8006388 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	3307      	adds	r3, #7
 8006372:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 0307 	bic.w	r3, r3, #7
 800637a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	4a1f      	ldr	r2, [pc, #124]	; (8006400 <prvHeapInit+0xac>)
 8006384:	4413      	add	r3, r2
 8006386:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800638c:	4a1d      	ldr	r2, [pc, #116]	; (8006404 <prvHeapInit+0xb0>)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006392:	4b1c      	ldr	r3, [pc, #112]	; (8006404 <prvHeapInit+0xb0>)
 8006394:	2200      	movs	r2, #0
 8006396:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	4413      	add	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063a0:	2208      	movs	r2, #8
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	1a9b      	subs	r3, r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f023 0307 	bic.w	r3, r3, #7
 80063ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4a15      	ldr	r2, [pc, #84]	; (8006408 <prvHeapInit+0xb4>)
 80063b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063b6:	4b14      	ldr	r3, [pc, #80]	; (8006408 <prvHeapInit+0xb4>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2200      	movs	r2, #0
 80063bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063be:	4b12      	ldr	r3, [pc, #72]	; (8006408 <prvHeapInit+0xb4>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	68fa      	ldr	r2, [r7, #12]
 80063ce:	1ad2      	subs	r2, r2, r3
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80063d4:	4b0c      	ldr	r3, [pc, #48]	; (8006408 <prvHeapInit+0xb4>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	4a0a      	ldr	r2, [pc, #40]	; (800640c <prvHeapInit+0xb8>)
 80063e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	4a09      	ldr	r2, [pc, #36]	; (8006410 <prvHeapInit+0xbc>)
 80063ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80063ec:	4b09      	ldr	r3, [pc, #36]	; (8006414 <prvHeapInit+0xc0>)
 80063ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80063f2:	601a      	str	r2, [r3, #0]
}
 80063f4:	bf00      	nop
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	20000434 	.word	0x20000434
 8006404:	20001034 	.word	0x20001034
 8006408:	2000103c 	.word	0x2000103c
 800640c:	20001044 	.word	0x20001044
 8006410:	20001040 	.word	0x20001040
 8006414:	20001048 	.word	0x20001048

08006418 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006420:	4b28      	ldr	r3, [pc, #160]	; (80064c4 <prvInsertBlockIntoFreeList+0xac>)
 8006422:	60fb      	str	r3, [r7, #12]
 8006424:	e002      	b.n	800642c <prvInsertBlockIntoFreeList+0x14>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	60fb      	str	r3, [r7, #12]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	429a      	cmp	r2, r3
 8006434:	d8f7      	bhi.n	8006426 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	4413      	add	r3, r2
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	429a      	cmp	r2, r3
 8006446:	d108      	bne.n	800645a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	441a      	add	r2, r3
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	441a      	add	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	429a      	cmp	r2, r3
 800646c:	d118      	bne.n	80064a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	4b15      	ldr	r3, [pc, #84]	; (80064c8 <prvInsertBlockIntoFreeList+0xb0>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	429a      	cmp	r2, r3
 8006478:	d00d      	beq.n	8006496 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	441a      	add	r2, r3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	601a      	str	r2, [r3, #0]
 8006494:	e008      	b.n	80064a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006496:	4b0c      	ldr	r3, [pc, #48]	; (80064c8 <prvInsertBlockIntoFreeList+0xb0>)
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	601a      	str	r2, [r3, #0]
 800649e:	e003      	b.n	80064a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d002      	beq.n	80064b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064b6:	bf00      	nop
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	20001034 	.word	0x20001034
 80064c8:	2000103c 	.word	0x2000103c

080064cc <__libc_init_array>:
 80064cc:	b570      	push	{r4, r5, r6, lr}
 80064ce:	4e0d      	ldr	r6, [pc, #52]	; (8006504 <__libc_init_array+0x38>)
 80064d0:	4c0d      	ldr	r4, [pc, #52]	; (8006508 <__libc_init_array+0x3c>)
 80064d2:	1ba4      	subs	r4, r4, r6
 80064d4:	10a4      	asrs	r4, r4, #2
 80064d6:	2500      	movs	r5, #0
 80064d8:	42a5      	cmp	r5, r4
 80064da:	d109      	bne.n	80064f0 <__libc_init_array+0x24>
 80064dc:	4e0b      	ldr	r6, [pc, #44]	; (800650c <__libc_init_array+0x40>)
 80064de:	4c0c      	ldr	r4, [pc, #48]	; (8006510 <__libc_init_array+0x44>)
 80064e0:	f000 f82c 	bl	800653c <_init>
 80064e4:	1ba4      	subs	r4, r4, r6
 80064e6:	10a4      	asrs	r4, r4, #2
 80064e8:	2500      	movs	r5, #0
 80064ea:	42a5      	cmp	r5, r4
 80064ec:	d105      	bne.n	80064fa <__libc_init_array+0x2e>
 80064ee:	bd70      	pop	{r4, r5, r6, pc}
 80064f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064f4:	4798      	blx	r3
 80064f6:	3501      	adds	r5, #1
 80064f8:	e7ee      	b.n	80064d8 <__libc_init_array+0xc>
 80064fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064fe:	4798      	blx	r3
 8006500:	3501      	adds	r5, #1
 8006502:	e7f2      	b.n	80064ea <__libc_init_array+0x1e>
 8006504:	080065cc 	.word	0x080065cc
 8006508:	080065cc 	.word	0x080065cc
 800650c:	080065cc 	.word	0x080065cc
 8006510:	080065d0 	.word	0x080065d0

08006514 <memcpy>:
 8006514:	b510      	push	{r4, lr}
 8006516:	1e43      	subs	r3, r0, #1
 8006518:	440a      	add	r2, r1
 800651a:	4291      	cmp	r1, r2
 800651c:	d100      	bne.n	8006520 <memcpy+0xc>
 800651e:	bd10      	pop	{r4, pc}
 8006520:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006524:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006528:	e7f7      	b.n	800651a <memcpy+0x6>

0800652a <memset>:
 800652a:	4402      	add	r2, r0
 800652c:	4603      	mov	r3, r0
 800652e:	4293      	cmp	r3, r2
 8006530:	d100      	bne.n	8006534 <memset+0xa>
 8006532:	4770      	bx	lr
 8006534:	f803 1b01 	strb.w	r1, [r3], #1
 8006538:	e7f9      	b.n	800652e <memset+0x4>
	...

0800653c <_init>:
 800653c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653e:	bf00      	nop
 8006540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006542:	bc08      	pop	{r3}
 8006544:	469e      	mov	lr, r3
 8006546:	4770      	bx	lr

08006548 <_fini>:
 8006548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654a:	bf00      	nop
 800654c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800654e:	bc08      	pop	{r3}
 8006550:	469e      	mov	lr, r3
 8006552:	4770      	bx	lr
