## Questions and Exercises {.unlisted .unnumbered}

1. Describe pipelining, out-of-order and speculative execution.
2. How register renaming helps to speed up execution?
3. Describe spatial and temporal locality.
4. What is the size of the cache line in majority of modern processors?
5. Name components that constitue the CPU frontend and backend?
6. What is the organization of the 4-level page table? What is a page fault?
7. What is the default page size in x86 and ARM architectures?
8. What role does TLB (Translation Lookaside Buffer) play?