---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/include/include/llvm/include/llvm/mc/mcschedule-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `MCSchedule.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/ADT/StringRef.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/stringref-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrDesc.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/ErrorHandling.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h"
  isLocal="true" />
<IncludesListItem
  filePath="cassert"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="optional"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcprocresourcedesc">MCProcResourceDesc</a></>}>
Define a kind of processor resource that will be modeled by the scheduler. <a href="/docs/api/structs/llvm/mcprocresourcedesc/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcwriteprocresentry">MCWriteProcResEntry</a></>}>
Identify one of the processor resource kinds consumed by a particular scheduling class for the specified number of cycles. <a href="/docs/api/structs/llvm/mcwriteprocresentry/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcwritelatencyentry">MCWriteLatencyEntry</a></>}>
Specify the latency in cpu cycles for a particular scheduling class and def index. <a href="/docs/api/structs/llvm/mcwritelatencyentry/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcreadadvanceentry">MCReadAdvanceEntry</a></>}>
Specify the number of cycles allowed after instruction issue before a particular use operand reads its registers. <a href="/docs/api/structs/llvm/mcreadadvanceentry/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a></>}>
Summarize the scheduling resources required for an instruction of a particular scheduling class. <a href="/docs/api/structs/llvm/mcschedclassdesc/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcregistercostentry">MCRegisterCostEntry</a></>}>
Specify the cost of a register definition in terms of number of physical register allocated at register renaming stage. <a href="/docs/api/structs/llvm/mcregistercostentry/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcregisterfiledesc">MCRegisterFileDesc</a></>}>
A register file descriptor. <a href="/docs/api/structs/llvm/mcregisterfiledesc/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcextraprocessorinfo">MCExtraProcessorInfo</a></>}>
Provide extra details about the machine processor. <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a></>}>
Machine model for scheduling, bundling, and heuristics. <a href="/docs/api/structs/llvm/mcschedmodel/#details">More...</a>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===-- llvm/MC/MCSchedule.h - Scheduling -----------------------&#42;- C++ -&#42;-===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">// This file defines the classes used to describe a subtarget&#39;s machine model</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">// for scheduling and other instruction cost heuristics.</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightPreprocessor">#ifndef LLVM&#95;MC&#95;MCSCHEDULE&#95;H</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightPreprocessor">#define LLVM&#95;MC&#95;MCSCHEDULE&#95;H</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/stringref-h">llvm/ADT/StringRef.h</a>&quot;</span></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">llvm/MC/MCInstrDesc.h</a>&quot;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h">llvm/Support/ErrorHandling.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightPreprocessor">#include &lt;cassert&gt;</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><span class="doxyHighlightPreprocessor">#include &lt;optional&gt;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;</span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> T&gt; </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>;</span></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/instritinerary">InstrItinerary</a>;</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a>;</span></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a>;</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcinst">MCInst</a>;</span></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a>;</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a>;</span></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><span class="doxyHighlightComment">/// Define a kind of processor resource that will be modeled by the scheduler.</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="/docs/api/structs/llvm/mcprocresourcedesc"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcprocresourcedesc">MCProcResourceDesc</a> &#123;</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="/docs/api/structs/llvm/mcprocresourcedesc/#a51dc4747a7d39650884bcf19daaf5f54"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;<a href="/docs/api/structs/llvm/mcprocresourcedesc/#a51dc4747a7d39650884bcf19daaf5f54">Name</a>;</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/structs/llvm/mcprocresourcedesc/#a9d4d0cc34fcce4779dc4445d8265fffc"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>; </span><span class="doxyHighlightComment">// Number of resource of this kind</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/structs/llvm/mcprocresourcedesc/#a941f60ecfffd9b460f095636ab0eb96a"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a>; </span><span class="doxyHighlightComment">// Index of the resources kind that contains this kind.</span></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Number of resources that may be buffered.</span></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Buffered resources (BufferSize != 0) may be consumed at some indeterminate</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// cycle after dispatch. This should be used for out-of-order cpus when</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// instructions that use this resource can be buffered in a reservaton</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// station.</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Unbuffered resources (BufferSize == 0) always consume their resource some</span></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// fixed number of cycles after dispatch. If a resource is unbuffered, then</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// the scheduler will avoid scheduling instructions with conflicting resources</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// in the same cycle. This is for in-order cpus, or the in-order portion of</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// an out-of-order cpus.</span></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="/docs/api/structs/llvm/mcprocresourcedesc/#a1cabc35908985a4252812bbff35df8f9"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// If the resource has sub-units, a pointer to the first element of an array</span></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// of &#96;NumUnits&#96; elements containing the ProcResourceIdx of the sub units.</span></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// nullptr if the resource does not have sub-units.</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56" lineLink="/docs/api/structs/llvm/mcprocresourcedesc/#a7ce1d4d9b7074763095e905a7848440f"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> &#42;<a href="/docs/api/structs/llvm/mcprocresourcedesc/#a7ce1d4d9b7074763095e905a7848440f">SubUnitsIdxBegin</a>;</span></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58" lineLink="/docs/api/structs/llvm/mcprocresourcedesc/#a6db5f1d0b14fce63468da467e20390e1"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a6db5f1d0b14fce63468da467e20390e1">operator==</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc">MCProcResourceDesc</a> &amp;<a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.NumUnits &amp;&amp; <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.SuperIdx</span></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><span class="doxyHighlight">      &amp;&amp; <a href="/docs/api/structs/llvm/mcprocresourcedesc/#a1cabc35908985a4252812bbff35df8f9">BufferSize</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.BufferSize;</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><span class="doxyHighlightComment">/// Identify one of the processor resource kinds consumed by a</span></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><span class="doxyHighlightComment">/// particular scheduling class for the specified number of cycles.</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66" lineLink="/docs/api/structs/llvm/mcwriteprocresentry"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcwriteprocresentry">MCWriteProcResEntry</a> &#123;</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67" lineLink="/docs/api/structs/llvm/mcwriteprocresentry/#a5b56c5798d986e65e63809fb808d75fa"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a5b56c5798d986e65e63809fb808d75fa">ProcResourceIdx</a>;</span></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><span class="doxyHighlightComment">  /// Cycle at which the resource will be released by an instruction,</span></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><span class="doxyHighlightComment">  /// relatively to the cycle in which the instruction is issued</span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><span class="doxyHighlightComment">  /// (assuming no stalls inbetween).</span></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="/docs/api/structs/llvm/mcwriteprocresentry/#a9314db7f789da10aaf52eb3128540a8e"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a9314db7f789da10aaf52eb3128540a8e">ReleaseAtCycle</a>;</span></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><span class="doxyHighlightComment">  /// Cycle at which the resource will be aquired by an instruction,</span></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><span class="doxyHighlightComment">  /// relatively to the cycle in which the instruction is issued</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><span class="doxyHighlightComment">  /// (assuming no stalls inbetween).</span></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="/docs/api/structs/llvm/mcwriteprocresentry/#a7149b119d11cd14a923f80d2842d36df"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a7149b119d11cd14a923f80d2842d36df">AcquireAtCycle</a>;</span></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="/docs/api/structs/llvm/mcwriteprocresentry/#a2be311f80ee27778967433f3e9fad231"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a2be311f80ee27778967433f3e9fad231">operator==</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwriteprocresentry">MCWriteProcResEntry</a> &amp;<a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a5b56c5798d986e65e63809fb808d75fa">ProcResourceIdx</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.ProcResourceIdx &amp;&amp;</span></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><span class="doxyHighlight">           <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a9314db7f789da10aaf52eb3128540a8e">ReleaseAtCycle</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.ReleaseAtCycle &amp;&amp;</span></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><span class="doxyHighlight">           <a href="/docs/api/structs/llvm/mcwriteprocresentry/#a7149b119d11cd14a923f80d2842d36df">AcquireAtCycle</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.AcquireAtCycle;</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><span class="doxyHighlightComment">/// Specify the latency in cpu cycles for a particular scheduling class and def</span></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlightComment">/// index. -1 indicates an invalid latency. Heuristics would typically consider</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><span class="doxyHighlightComment">/// an instruction with invalid latency to have infinite latency.  Also identify</span></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><span class="doxyHighlightComment">/// the WriteResources of this def. When the operand expands to a sequence of</span></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><span class="doxyHighlightComment">/// writes, this ID is the last write in the sequence.</span></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="/docs/api/structs/llvm/mcwritelatencyentry"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcwritelatencyentry">MCWriteLatencyEntry</a> &#123;</span></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90" lineLink="/docs/api/structs/llvm/mcwritelatencyentry/#acb109cb600fa4c75a40124a9dafd85cc"><span class="doxyHighlight">  int16&#95;t <a href="/docs/api/structs/llvm/mcwritelatencyentry/#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a>;</span></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91" lineLink="/docs/api/structs/llvm/mcwritelatencyentry/#a1f528c20ab89b1480b820d3001a10a8f"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcwritelatencyentry/#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a>;</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93" lineLink="/docs/api/structs/llvm/mcwritelatencyentry/#a2e592acac062f6db4b24142cd303585a"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwritelatencyentry/#a2e592acac062f6db4b24142cd303585a">operator==</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwritelatencyentry">MCWriteLatencyEntry</a> &amp;<a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwritelatencyentry/#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.Cycles &amp;&amp; <a href="/docs/api/structs/llvm/mcwritelatencyentry/#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.WriteResourceID;</span></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><span class="doxyHighlightComment">/// Specify the number of cycles allowed after instruction issue before a</span></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><span class="doxyHighlightComment">/// particular use operand reads its registers. This effectively reduces the</span></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><span class="doxyHighlightComment">/// write&#39;s latency. Here we allow negative cycles for corner cases where</span></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><span class="doxyHighlightComment">/// latency increases. This rule only applies when the entry&#39;s WriteResource</span></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><span class="doxyHighlightComment">/// matches the write&#39;s WriteResource.</span></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><span class="doxyHighlightComment">/// MCReadAdvanceEntries are sorted first by operand index (UseIdx), then by</span></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><span class="doxyHighlightComment">/// WriteResourceIdx.</span></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106" lineLink="/docs/api/structs/llvm/mcreadadvanceentry"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcreadadvanceentry">MCReadAdvanceEntry</a> &#123;</span></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107" lineLink="/docs/api/structs/llvm/mcreadadvanceentry/#ae21e6c46e277280e2612e5421341cf6b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcreadadvanceentry/#ae21e6c46e277280e2612e5421341cf6b">UseIdx</a>;</span></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108" lineLink="/docs/api/structs/llvm/mcreadadvanceentry/#a13808c180aded48657cd9eac275c6115"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcreadadvanceentry/#a13808c180aded48657cd9eac275c6115">WriteResourceID</a>;</span></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="/docs/api/structs/llvm/mcreadadvanceentry/#a008d39ca6c0812947ec8336b354ed8af"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcreadadvanceentry/#a008d39ca6c0812947ec8336b354ed8af">Cycles</a>;</span></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="/docs/api/structs/llvm/mcreadadvanceentry/#a36f6e6b5fc255b308c3e3e5a943800b8"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcreadadvanceentry/#a36f6e6b5fc255b308c3e3e5a943800b8">operator==</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcreadadvanceentry">MCReadAdvanceEntry</a> &amp;<a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcreadadvanceentry/#ae21e6c46e277280e2612e5421341cf6b">UseIdx</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.UseIdx &amp;&amp; <a href="/docs/api/structs/llvm/mcreadadvanceentry/#a13808c180aded48657cd9eac275c6115">WriteResourceID</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.WriteResourceID</span></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><span class="doxyHighlight">      &amp;&amp; <a href="/docs/api/structs/llvm/mcreadadvanceentry/#a008d39ca6c0812947ec8336b354ed8af">Cycles</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.Cycles;</span></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><span class="doxyHighlightComment">/// Summarize the scheduling resources required for an instruction of a</span></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><span class="doxyHighlightComment">/// particular scheduling class.</span></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><span class="doxyHighlightComment">/// Defined as an aggregate struct for creating tables with initializer lists.</span></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121" lineLink="/docs/api/structs/llvm/mcschedclassdesc"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#123;</span></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a50089886ed3b164c779bb42fd2c3d52b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">short</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc/#a50089886ed3b164c779bb42fd2c3d52b">InvalidNumMicroOps</a> = (1U &lt;&lt; 13) - 1;</span></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#af9af73b59bc7e0c387fc0a8b3b3e21a9"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">short</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc/#af9af73b59bc7e0c387fc0a8b3b3e21a9">VariantNumMicroOps</a> = <a href="/docs/api/structs/llvm/mcschedclassdesc/#a50089886ed3b164c779bb42fd2c3d52b">InvalidNumMicroOps</a> - 1;</span></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><span class="doxyHighlightPreprocessor">#if !defined(NDEBUG) || defined(LLVM&#95;ENABLE&#95;DUMP)</span></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#ae31b059b2a720d51c88a426539fa798c"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight">&#42; <a href="/docs/api/structs/llvm/mcschedclassdesc/#ae31b059b2a720d51c88a426539fa798c">Name</a>;</span></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><span class="doxyHighlightPreprocessor">#endif</span></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#ab7b0ef1f5af7f95492f8bf39415123f2"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#ab7b0ef1f5af7f95492f8bf39415123f2">NumMicroOps</a> : 13;</span></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a69b8909fd59169650f6fb6641a14ef7e"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a69b8909fd59169650f6fb6641a14ef7e">BeginGroup</a> : 1;</span></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a7f573c4449021d09816cb0071d6fd9f2"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a7f573c4449021d09816cb0071d6fd9f2">EndGroup</a> : 1;</span></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a9b0543cb51274908d84e1ec28c2e68f0"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a9b0543cb51274908d84e1ec28c2e68f0">RetireOOO</a> : 1;</span></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a7850c73a920bc955191ac8a388001685"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a7850c73a920bc955191ac8a388001685">WriteProcResIdx</a>; </span><span class="doxyHighlightComment">// First index into WriteProcResTable.</span></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#abcbad6df7e8d8c64c9944310967daac2"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#abcbad6df7e8d8c64c9944310967daac2">NumWriteProcResEntries</a>;</span></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a7ccc40dcd0cf74dd6db784b0d56986f5"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a7ccc40dcd0cf74dd6db784b0d56986f5">WriteLatencyIdx</a>; </span><span class="doxyHighlightComment">// First index into WriteLatencyTable.</span></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a5eaebfb37c3f693c9b1644c38969d4c9"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a5eaebfb37c3f693c9b1644c38969d4c9">NumWriteLatencyEntries</a>;</span></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a0877db2dd00a3e65f88212756e5e3814"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#a0877db2dd00a3e65f88212756e5e3814">ReadAdvanceIdx</a>; </span><span class="doxyHighlightComment">// First index into ReadAdvanceTable.</span></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#aaf852a03b56b36b08ed6b0d0bd221f1c"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcschedclassdesc/#aaf852a03b56b36b08ed6b0d0bd221f1c">NumReadAdvanceEntries</a>;</span></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a03f7e8be243cde4843e2854d91bfa082"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc/#a03f7e8be243cde4843e2854d91bfa082">isValid</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc/#ab7b0ef1f5af7f95492f8bf39415123f2">NumMicroOps</a> != <a href="/docs/api/structs/llvm/mcschedclassdesc/#a50089886ed3b164c779bb42fd2c3d52b">InvalidNumMicroOps</a>;</span></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142" lineLink="/docs/api/structs/llvm/mcschedclassdesc/#a4a9a1303240e655d7c3efb1057b8e7a6"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc/#a4a9a1303240e655d7c3efb1057b8e7a6">isVariant</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc/#ab7b0ef1f5af7f95492f8bf39415123f2">NumMicroOps</a> == <a href="/docs/api/structs/llvm/mcschedclassdesc/#af9af73b59bc7e0c387fc0a8b3b3e21a9">VariantNumMicroOps</a>;</span></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><span class="doxyHighlightComment">/// Specify the cost of a register definition in terms of number of physical</span></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><span class="doxyHighlightComment">/// register allocated at register renaming stage. For example, AMD Jaguar.</span></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><span class="doxyHighlightComment">/// natively supports 128-bit data types, and operations on 256-bit registers</span></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><span class="doxyHighlightComment">/// (i.e. YMM registers) are internally split into two COPs (complex operations)</span></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><span class="doxyHighlightComment">/// and each COP updates a physical register. Basically, on Jaguar, a YMM</span></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><span class="doxyHighlightComment">/// register write effectively consumes two physical registers. That means,</span></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><span class="doxyHighlightComment">/// the cost of a YMM write in the BtVer2 model is 2</span></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154" lineLink="/docs/api/structs/llvm/mcregistercostentry"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcregistercostentry">MCRegisterCostEntry</a> &#123;</span></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155" lineLink="/docs/api/structs/llvm/mcregistercostentry/#aa6bf3314094503748b2b08e235387dc8"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregistercostentry/#aa6bf3314094503748b2b08e235387dc8">RegisterClassID</a>;</span></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156" lineLink="/docs/api/structs/llvm/mcregistercostentry/#ad18df06fa123dab01f23d036f6eeacaf"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregistercostentry/#ad18df06fa123dab01f23d036f6eeacaf">Cost</a>;</span></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157" lineLink="/docs/api/structs/llvm/mcregistercostentry/#aef5a1d880ead7937d252222e951efb13"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregistercostentry/#aef5a1d880ead7937d252222e951efb13">AllowMoveElimination</a>;</span></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><span class="doxyHighlightComment">/// A register file descriptor.</span></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><span class="doxyHighlightComment">/// This struct allows to describe processor register files. In particular, it</span></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><span class="doxyHighlightComment">/// helps describing the size of the register file, as well as the cost of</span></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><span class="doxyHighlightComment">/// allocating a register file at register renaming stage.</span></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><span class="doxyHighlightComment">/// FIXME: this struct can be extended to provide information about the number</span></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><span class="doxyHighlightComment">/// of read/write ports to the register file.  A value of zero for field</span></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><span class="doxyHighlightComment">/// &#39;NumPhysRegs&#39; means: this register file has an unbounded number of physical</span></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><span class="doxyHighlightComment">/// registers.</span></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169" lineLink="/docs/api/structs/llvm/mcregisterfiledesc"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcregisterfiledesc">MCRegisterFileDesc</a> &#123;</span></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170" lineLink="/docs/api/structs/llvm/mcregisterfiledesc/#a1bf491f6f76ece9a5ff78f373fbf022d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;<a href="/docs/api/structs/llvm/mcregisterfiledesc/#a1bf491f6f76ece9a5ff78f373fbf022d">Name</a>;</span></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171" lineLink="/docs/api/structs/llvm/mcregisterfiledesc/#aef3f56d3be3e6b17489025d9ecdf41f0"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcregisterfiledesc/#aef3f56d3be3e6b17489025d9ecdf41f0">NumPhysRegs</a>;</span></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172" lineLink="/docs/api/structs/llvm/mcregisterfiledesc/#a5714a5dc80b5451d790b4fbe4f7e6917"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcregisterfiledesc/#a5714a5dc80b5451d790b4fbe4f7e6917">NumRegisterCostEntries</a>;</span></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Index of the first cost entry in MCExtraProcessorInfo::RegisterCostTable.</span></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/structs/llvm/mcregisterfiledesc/#ac378f13d35f85d5cb1d461c26dbb8b33"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcregisterfiledesc/#ac378f13d35f85d5cb1d461c26dbb8b33">RegisterCostEntryIdx</a>;</span></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// A value of zero means: there is no limit in the number of moves that can be</span></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// eliminated every cycle.</span></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177" lineLink="/docs/api/structs/llvm/mcregisterfiledesc/#aeb3b0f7582e43cf531fbade653b457c8"><span class="doxyHighlight">  uint16&#95;t <a href="/docs/api/structs/llvm/mcregisterfiledesc/#aeb3b0f7582e43cf531fbade653b457c8">MaxMovesEliminatedPerCycle</a>;</span></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Ture if this register file only knows how to optimize register moves from</span></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// known zero registers.</span></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180" lineLink="/docs/api/structs/llvm/mcregisterfiledesc/#a951465efd9882020f7e30464e0af4c91"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterfiledesc/#a951465efd9882020f7e30464e0af4c91">AllowZeroMoveEliminationOnly</a>;</span></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><span class="doxyHighlightComment">/// Provide extra details about the machine processor.</span></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><span class="doxyHighlightComment">/// This is a collection of &quot;optional&quot; processor information that is not</span></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><span class="doxyHighlightComment">/// normally used by the LLVM machine schedulers, but that can be consumed by</span></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><span class="doxyHighlightComment">/// external tools like llvm-mca to improve the quality of the peformance</span></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><span class="doxyHighlightComment">/// analysis.</span></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcextraprocessorinfo">MCExtraProcessorInfo</a> &#123;</span></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Actual size of the reorder buffer in hardware.</span></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#a6f9afb53a50ae6df286b80f2f9c21d17"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#a6f9afb53a50ae6df286b80f2f9c21d17">ReorderBufferSize</a>;</span></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Number of instructions retired per cycle.</span></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#a0e1542e165aa2b726469db6e4c13c345"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#a0e1542e165aa2b726469db6e4c13c345">MaxRetirePerCycle</a>;</span></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#a32ae018fc5ca938337d0a3a0a48b4eeb"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregisterfiledesc">MCRegisterFileDesc</a> &#42;<a href="/docs/api/structs/llvm/mcextraprocessorinfo/#a32ae018fc5ca938337d0a3a0a48b4eeb">RegisterFiles</a>;</span></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#a909d97fec8e1d93422de35116ccd09c3"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#a909d97fec8e1d93422de35116ccd09c3">NumRegisterFiles</a>;</span></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#ad9fc8de62fd24f428b44c1085497d811"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcregistercostentry">MCRegisterCostEntry</a> &#42;<a href="/docs/api/structs/llvm/mcextraprocessorinfo/#ad9fc8de62fd24f428b44c1085497d811">RegisterCostTable</a>;</span></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#adadb787a5b075c7fd3e5ab57a2f4fcc7"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#adadb787a5b075c7fd3e5ab57a2f4fcc7">NumRegisterCostEntries</a>;</span></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#aedba02e27b8fa77836a30f28e3efb648"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#aedba02e27b8fa77836a30f28e3efb648">LoadQueueID</a>;</span></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199" lineLink="/docs/api/structs/llvm/mcextraprocessorinfo/#a240a9b0110c2b3276499fac33721b19e"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo/#a240a9b0110c2b3276499fac33721b19e">StoreQueueID</a>;</span></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><span class="doxyHighlightComment">/// Machine model for scheduling, bundling, and heuristics.</span></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><span class="doxyHighlightComment">/// The machine model directly provides basic information about the</span></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><span class="doxyHighlightComment">/// microarchitecture to the scheduler in the form of properties. It also</span></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><span class="doxyHighlightComment">/// optionally refers to scheduler resource tables and itinerary</span></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><span class="doxyHighlightComment">/// tables. Scheduler resource tables model the latency and cost for each</span></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><span class="doxyHighlightComment">/// instruction type. Itinerary tables are an independent mechanism that</span></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><span class="doxyHighlightComment">/// provides a detailed reservation table describing each cycle of instruction</span></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><span class="doxyHighlightComment">/// execution. Subtargets may define any or all of the above categories of data</span></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><span class="doxyHighlightComment">/// depending on the type of CPU and selected scheduler.</span></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><span class="doxyHighlightComment">/// The machine independent properties defined here are used by the scheduler as</span></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><span class="doxyHighlightComment">/// an abstract machine model. A real micro-architecture has a number of</span></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><span class="doxyHighlightComment">/// buffers, queues, and stages. Declaring that a given machine-independent</span></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><span class="doxyHighlightComment">/// abstract property corresponds to a specific physical property across all</span></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><span class="doxyHighlightComment">/// subtargets can&#39;t be done. Nonetheless, the abstract model is</span></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><span class="doxyHighlightComment">/// useful. Futhermore, subtargets typically extend this model with processor</span></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><span class="doxyHighlightComment">/// specific resources to model any hardware features that can be exploited by</span></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><span class="doxyHighlightComment">/// scheduling heuristics and aren&#39;t sufficiently represented in the abstract.</span></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><span class="doxyHighlightComment">/// The abstract pipeline is built around the notion of an &quot;issue point&quot;. This</span></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><span class="doxyHighlightComment">/// is merely a reference point for counting machine cycles. The physical</span></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><span class="doxyHighlightComment">/// machine will have pipeline stages that delay execution. The scheduler does</span></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><span class="doxyHighlightComment">/// not model those delays because they are irrelevant as long as they are</span></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><span class="doxyHighlightComment">/// consistent. Inaccuracies arise when instructions have different execution</span></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><span class="doxyHighlightComment">/// delays relative to each other, in addition to their intrinsic latency. Those</span></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><span class="doxyHighlightComment">/// special cases can be handled by TableGen constructs such as, ReadAdvance,</span></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><span class="doxyHighlightComment">/// which reduces latency when reading data, and ReleaseAtCycles, which consumes</span></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><span class="doxyHighlightComment">/// a processor resource when writing data for a number of abstract</span></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><span class="doxyHighlightComment">/// cycles.</span></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><span class="doxyHighlightComment">/// TODO: One tool currently missing is the ability to add a delay to</span></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><span class="doxyHighlightComment">/// ReleaseAtCycles. That would be easy to add and would likely cover all cases</span></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><span class="doxyHighlightComment">/// currently handled by the legacy itinerary tables.</span></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><span class="doxyHighlightComment">/// A note on out-of-order execution and, more generally, instruction</span></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><span class="doxyHighlightComment">/// buffers. Part of the CPU pipeline is always in-order. The issue point, which</span></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><span class="doxyHighlightComment">/// is the point of reference for counting cycles, only makes sense as an</span></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><span class="doxyHighlightComment">/// in-order part of the pipeline. Other parts of the pipeline are sometimes</span></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><span class="doxyHighlightComment">/// falling behind and sometimes catching up. It&#39;s only interesting to model</span></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><span class="doxyHighlightComment">/// those other, decoupled parts of the pipeline if they may be predictably</span></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><span class="doxyHighlightComment">/// resource constrained in a way that the scheduler can exploit.</span></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><span class="doxyHighlightComment">/// The LLVM machine model distinguishes between in-order constraints and</span></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><span class="doxyHighlightComment">/// out-of-order constraints so that the target&#39;s scheduling strategy can apply</span></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><span class="doxyHighlightComment">/// appropriate heuristics. For a well-balanced CPU pipeline, out-of-order</span></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><span class="doxyHighlightComment">/// resources would not typically be treated as a hard scheduling</span></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><span class="doxyHighlightComment">/// constraint. For example, in the GenericScheduler, a delay caused by limited</span></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><span class="doxyHighlightComment">/// out-of-order resources is not directly reflected in the number of cycles</span></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><span class="doxyHighlightComment">/// that the scheduler sees between issuing an instruction and its dependent</span></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><span class="doxyHighlightComment">/// instructions. In other words, out-of-order resources don&#39;t directly increase</span></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><span class="doxyHighlightComment">/// the latency between pairs of instructions. However, they can still be used</span></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><span class="doxyHighlightComment">/// to detect potential bottlenecks across a sequence of instructions and bias</span></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><span class="doxyHighlightComment">/// the scheduling heuristics appropriately.</span></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256" lineLink="/docs/api/structs/llvm/mcschedmodel"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &#123;</span></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// IssueWidth is the maximum number of instructions that may be scheduled in</span></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// the same per-cycle group. This is meant to be a hard in-order constraint</span></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// (a.k.a. &quot;hazard&quot;). In the GenericScheduler strategy, no more than</span></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// IssueWidth micro-ops can ever be scheduled in a particular cycle.</span></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// In practice, IssueWidth is useful to model any bottleneck between the</span></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// decoder (after micro-op expansion) and the out-of-order reservation</span></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// stations or the decoder bandwidth itself. If the total number of</span></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// reservation stations is also a bottleneck, or if any other pipeline stage</span></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// has a bandwidth limitation, then that can be naturally modeled by adding an</span></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// out-of-order processor resource.</span></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268" lineLink="/docs/api/structs/llvm/mcschedmodel/#ac0f11354e854441ac5fefd72d91dd8ee"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</span></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269" lineLink="/docs/api/structs/llvm/mcschedmodel/#aea43dda92a2d44bcad9ac8b8b174083d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aea43dda92a2d44bcad9ac8b8b174083d">DefaultIssueWidth</a> = 1;</span></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// MicroOpBufferSize is the number of micro-ops that the processor may buffer</span></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// for out-of-order execution.</span></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// &quot;0&quot; means operations that are not ready in this cycle are not considered</span></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// for scheduling (they go in the pending queue). Latency is paramount. This</span></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// may be more efficient if many instructions are pending in a schedule.</span></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// &quot;1&quot; means all instructions are considered for scheduling regardless of</span></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// whether they are ready in this cycle. Latency still causes issue stalls,</span></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// but we balance those stalls against other heuristics.</span></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// &quot;&gt; 1&quot; means the processor is out-of-order. This is a machine independent</span></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// estimate of highly machine specific characteristics such as the register</span></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// renaming pool and reorder buffer.</span></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285" lineLink="/docs/api/structs/llvm/mcschedmodel/#aaaca528ae14befaac95c11df31faf36b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a>;</span></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286" lineLink="/docs/api/structs/llvm/mcschedmodel/#a89a10a315de4fe27b96441bba140667a"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a89a10a315de4fe27b96441bba140667a">DefaultMicroOpBufferSize</a> = 0;</span></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// LoopMicroOpBufferSize is the number of micro-ops that the processor may</span></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// buffer for optimized loop execution. More generally, this represents the</span></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// optimal number of micro-ops in a loop body. A loop may be partially</span></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// unrolled to bring the count of micro-ops in the loop body closer to this</span></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// number.</span></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293" lineLink="/docs/api/structs/llvm/mcschedmodel/#a74a33138b76ebc2cae1b3cf65411a9e6"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a74a33138b76ebc2cae1b3cf65411a9e6">LoopMicroOpBufferSize</a>;</span></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294" lineLink="/docs/api/structs/llvm/mcschedmodel/#a318f6bd038b41e5318769859b0682f53"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a318f6bd038b41e5318769859b0682f53">DefaultLoopMicroOpBufferSize</a> = 0;</span></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// LoadLatency is the expected latency of load instructions.</span></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297" lineLink="/docs/api/structs/llvm/mcschedmodel/#a077ff8557ccaf81471558635ca37f7a3"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a077ff8557ccaf81471558635ca37f7a3">LoadLatency</a>;</span></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298" lineLink="/docs/api/structs/llvm/mcschedmodel/#a6cd425228c2c4565e4308d74e2eb403b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a6cd425228c2c4565e4308d74e2eb403b">DefaultLoadLatency</a> = 4;</span></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// HighLatency is the expected latency of &quot;very high latency&quot; operations.</span></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// See TargetInstrInfo::isHighLatencyDef().</span></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// By default, this is set to an arbitrarily high number of cycles</span></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// likely to have some impact on scheduling heuristics.</span></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304" lineLink="/docs/api/structs/llvm/mcschedmodel/#a26358cf24f3d0a23e6dee0bf807061be"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a26358cf24f3d0a23e6dee0bf807061be">HighLatency</a>;</span></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305" lineLink="/docs/api/structs/llvm/mcschedmodel/#a35f1eefb7b52cfe5876f9a8671e8eead"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a35f1eefb7b52cfe5876f9a8671e8eead">DefaultHighLatency</a> = 10;</span></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// MispredictPenalty is the typical number of extra cycles the processor</span></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// takes to recover from a branch misprediction.</span></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309" lineLink="/docs/api/structs/llvm/mcschedmodel/#af664056329bd39a8610479a584e4b2f7"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#af664056329bd39a8610479a584e4b2f7">MispredictPenalty</a>;</span></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310" lineLink="/docs/api/structs/llvm/mcschedmodel/#aa77d6093fb6e4dbfdef6ec063cfcc627"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aa77d6093fb6e4dbfdef6ec063cfcc627">DefaultMispredictPenalty</a> = 10;</span></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312" lineLink="/docs/api/structs/llvm/mcschedmodel/#a217252d2d49715e81f43a0d313e4f646"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a217252d2d49715e81f43a0d313e4f646">PostRAScheduler</a>; </span><span class="doxyHighlightComment">// default value is false</span></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314" lineLink="/docs/api/structs/llvm/mcschedmodel/#ab9a312b576ca5c909cbff1e85ba2cb65"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#ab9a312b576ca5c909cbff1e85ba2cb65">CompleteModel</a>;</span></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Tells the MachineScheduler whether or not to track resource usage</span></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// using intervals via ResourceSegments (see</span></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// llvm/include/llvm/CodeGen/MachineScheduler.h).</span></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319" lineLink="/docs/api/structs/llvm/mcschedmodel/#ae4e1ea4e27bcba230e5f86df65af8636"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#ae4e1ea4e27bcba230e5f86df65af8636">EnableIntervals</a>;</span></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321" lineLink="/docs/api/structs/llvm/mcschedmodel/#a6cc3246f3710fe97ff81dd87bc054b1d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a6cc3246f3710fe97ff81dd87bc054b1d">ProcID</a>;</span></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322" lineLink="/docs/api/structs/llvm/mcschedmodel/#aa0ee2bb9fa1d41b69c587580e157f6fa"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc">MCProcResourceDesc</a> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#aa0ee2bb9fa1d41b69c587580e157f6fa">ProcResourceTable</a>;</span></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323" lineLink="/docs/api/structs/llvm/mcschedmodel/#aa0cca41833e3be960d97a296a2f58ff2"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#aa0cca41833e3be960d97a296a2f58ff2">SchedClassTable</a>;</span></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324" lineLink="/docs/api/structs/llvm/mcschedmodel/#aec103d6812b2bfd0489d48ecb3148e3d"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aec103d6812b2bfd0489d48ecb3148e3d">NumProcResourceKinds</a>;</span></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325" lineLink="/docs/api/structs/llvm/mcschedmodel/#ab08090fb8f3a647be37d191b92a1c0b5"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#ab08090fb8f3a647be37d191b92a1c0b5">NumSchedClasses</a>;</span></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Instruction itinerary tables used by InstrItineraryData.</span></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327" lineLink="/docs/api/structs/llvm/mcschedmodel/#a8f622a0eb535373587d2e08d14eb1a76"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">friend</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/mcschedmodel/#a8f622a0eb535373587d2e08d14eb1a76">InstrItineraryData</a>;</span></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328" lineLink="/docs/api/structs/llvm/mcschedmodel/#a33e6e84ef828ad8129b514f898fbbf8c"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/instritinerary">InstrItinerary</a> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#a33e6e84ef828ad8129b514f898fbbf8c">InstrItineraries</a>;</span></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330" lineLink="/docs/api/structs/llvm/mcschedmodel/#ac52ec5efbce3915a63171827440096f8"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo">MCExtraProcessorInfo</a> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#ac52ec5efbce3915a63171827440096f8">ExtraProcessorInfo</a>;</span></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332" lineLink="/docs/api/structs/llvm/mcschedmodel/#a20ed429316e50733da37685169d39f68"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a20ed429316e50733da37685169d39f68">hasExtraProcessorInfo</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#ac52ec5efbce3915a63171827440096f8">ExtraProcessorInfo</a>; &#125;</span></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334" lineLink="/docs/api/structs/llvm/mcschedmodel/#a45ecfe5545130090b71f09f178effa55"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a45ecfe5545130090b71f09f178effa55">getProcessorID</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a6cc3246f3710fe97ff81dd87bc054b1d">ProcID</a>; &#125;</span></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><span class="doxyHighlightComment">  /// Does this machine model include instruction-level scheduling.</span></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337" lineLink="/docs/api/structs/llvm/mcschedmodel/#a68fa67076e0244cf21e80f2c43b6fa02"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aa0cca41833e3be960d97a296a2f58ff2">SchedClassTable</a>; &#125;</span></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339" lineLink="/docs/api/structs/llvm/mcschedmodel/#a4f78162e652232c8233dcb3967834780"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcextraprocessorinfo">MCExtraProcessorInfo</a> &amp;<a href="/docs/api/structs/llvm/mcschedmodel/#a4f78162e652232c8233dcb3967834780">getExtraProcessorInfo</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/structs/llvm/mcschedmodel/#a20ed429316e50733da37685169d39f68">hasExtraProcessorInfo</a>() &amp;&amp;</span></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><span class="doxyHighlight">           </span><span class="doxyHighlightStringLiteral">&quot;No extra information available for this model&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#ac52ec5efbce3915a63171827440096f8">ExtraProcessorInfo</a>;</span></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><span class="doxyHighlightComment">  /// Return true if this machine model data for all instructions with a</span></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><span class="doxyHighlightComment">  /// scheduling class (itinerary class or SchedRW list).</span></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347" lineLink="/docs/api/structs/llvm/mcschedmodel/#af541a495f189de322fedcb22bb236124"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#af541a495f189de322fedcb22bb236124">isComplete</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#ab9a312b576ca5c909cbff1e85ba2cb65">CompleteModel</a>; &#125;</span></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><span class="doxyHighlightComment">  /// Return true if machine supports out of order execution.</span></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350" lineLink="/docs/api/structs/llvm/mcschedmodel/#a17c82641b0ce9632ce1baaf54a71db6e"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a17c82641b0ce9632ce1baaf54a71db6e">isOutOfOrder</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a> &gt; 1; &#125;</span></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352" lineLink="/docs/api/structs/llvm/mcschedmodel/#a5268bc4b5673e84a8f75df74b024d374"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a5268bc4b5673e84a8f75df74b024d374">getNumProcResourceKinds</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#aec103d6812b2bfd0489d48ecb3148e3d">NumProcResourceKinds</a>;</span></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356" lineLink="/docs/api/structs/llvm/mcschedmodel/#ac7376c4db05cd0fbb107dd0b1fecc9ba"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcprocresourcedesc">MCProcResourceDesc</a> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ProcResourceIdx)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/structs/llvm/mcschedmodel/#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;No scheduling machine model&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ProcResourceIdx &lt; <a href="/docs/api/structs/llvm/mcschedmodel/#aec103d6812b2bfd0489d48ecb3148e3d">NumProcResourceKinds</a> &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;bad proc resource idx&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &amp;<a href="/docs/api/structs/llvm/mcschedmodel/#aa0ee2bb9fa1d41b69c587580e157f6fa">ProcResourceTable</a>&#91;ProcResourceIdx&#93;;</span></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363" lineLink="/docs/api/structs/llvm/mcschedmodel/#a3837bacedb8dfa32c6a3b949bfdd6877"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;<a href="/docs/api/structs/llvm/mcschedmodel/#a3837bacedb8dfa32c6a3b949bfdd6877">getSchedClassDesc</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SchedClassIdx)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/structs/llvm/mcschedmodel/#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>() &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;No scheduling machine model&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SchedClassIdx &lt; <a href="/docs/api/structs/llvm/mcschedmodel/#ab08090fb8f3a647be37d191b92a1c0b5">NumSchedClasses</a> &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;bad scheduling class idx&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> &amp;<a href="/docs/api/structs/llvm/mcschedmodel/#aa0cca41833e3be960d97a296a2f58ff2">SchedClassTable</a>&#91;SchedClassIdx&#93;;</span></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><span class="doxyHighlightComment">  /// Returns the latency value for the scheduling class.</span></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a87b307b08bc0acbbf95fab6bca87983c">computeInstrLatency</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI,</span></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><span class="doxyHighlight">                                 </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &amp;SCDesc);</span></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a87b307b08bc0acbbf95fab6bca87983c">computeInstrLatency</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SClass) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a87b307b08bc0acbbf95fab6bca87983c">computeInstrLatency</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp;MCII,</span></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;</span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a>, </span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a>,</span></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><span class="doxyHighlight">            </span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a>, </span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> MCInstOrMachineInstr&gt;</span></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a87b307b08bc0acbbf95fab6bca87983c">computeInstrLatency</a>(</span></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp;MCII,</span></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCInstOrMachineInstr &amp;Inst,</span></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/function-ref">llvm::function&#95;ref</a>&lt;</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;)&gt;</span></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><span class="doxyHighlight">          ResolveVariantSchedClass =</span></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><span class="doxyHighlight">              &#91;&#93;(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;SCDesc) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SCDesc; &#125;) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Returns the reciprocal throughput information from a MCSchedClassDesc.</span></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">double</span></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><span class="doxyHighlight">  <a href="/docs/api/structs/llvm/mcschedmodel/#ae119a8f604442c5d6b0abb586d6aa03e">getReciprocalThroughput</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCSubtargetInfo &amp;STI,</span></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCSchedClassDesc &amp;SCDesc);</span></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">double</span></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><span class="doxyHighlight">  <a href="/docs/api/structs/llvm/mcschedmodel/#ae119a8f604442c5d6b0abb586d6aa03e">getReciprocalThroughput</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SchedClass, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a8f622a0eb535373587d2e08d14eb1a76">InstrItineraryData</a> &amp;IID);</span></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">double</span></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><span class="doxyHighlight">  <a href="/docs/api/structs/llvm/mcschedmodel/#ae119a8f604442c5d6b0abb586d6aa03e">getReciprocalThroughput</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCSubtargetInfo &amp;STI, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCInstrInfo &amp;MCII,</span></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCInst &amp;Inst) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><span class="doxyHighlightComment">  /// Returns the maximum forwarding delay for register reads dependent on</span></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><span class="doxyHighlightComment">  /// writes of scheduling class WriteResourceIdx.</span></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a2ffebbabe0c187d8c92743daf4e83edb">getForwardingDelayCycles</a>(<a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef&lt;MCReadAdvanceEntry&gt;</a> Entries,</span></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><span class="doxyHighlight">                                           </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> WriteResourceIdx = 0);</span></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><span class="doxyHighlightComment">  /// Returns the default initialized model.</span></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406" lineLink="/docs/api/structs/llvm/mcschedmodel/#a090d8f8a40ae8bd7f4ac776d186d0203"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> <a href="/docs/api/structs/llvm/mcschedmodel/#a090d8f8a40ae8bd7f4ac776d186d0203">Default</a>;</span></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><span class="doxyHighlightComment">// The first three are only template&#39;d arguments so we can get away with leaving</span></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><span class="doxyHighlightComment">// them as incomplete types below. The third is a template over</span></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><span class="doxyHighlightComment">// MCInst/MachineInstr so as to avoid a layering violation here that would make</span></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><span class="doxyHighlightComment">// the MC layer depend on CodeGen.</span></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;</span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a>, </span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a>,</span></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><span class="doxyHighlight">          </span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a>, </span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> MCInstOrMachineInstr&gt;</span></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415" lineLink="/docs/api/structs/llvm/mcschedmodel/#ac4e5dcb952f0c76bcbb366a37077ecce"><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a87b307b08bc0acbbf95fab6bca87983c">MCSchedModel::computeInstrLatency</a>(</span></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp;MCII,</span></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> MCInstOrMachineInstr &amp;Inst,</span></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/function-ref">llvm::function&#95;ref</a>&lt;</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;)&gt;</span></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><span class="doxyHighlight">        ResolveVariantSchedClass)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> NoInformationAvailable = -1;</span></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Check if we have a scheduling model for instructions.</span></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/structs/llvm/mcschedmodel/#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>()) &#123;</span></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Try to fall back to the itinerary model if the scheduling model doesn&#39;t</span></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// have a scheduling table.  Note the default does not have a table.</span></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/stringref">llvm::StringRef</a> CPU = STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a5d5452528429597f223826cbc63ca867">getCPU</a>();</span></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Check if we have a CPU to get the itinerary information.</span></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (CPU.<a href="/docs/api/classes/llvm/stringref/#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>())</span></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> NoInformationAvailable;</span></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Get itinerary information.</span></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><span class="doxyHighlight">    <a href="/docs/api/structs/llvm/mcschedmodel/#a8f622a0eb535373587d2e08d14eb1a76">InstrItineraryData</a> IID = STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#ab1512f856548a309c48c6dc944d7db7e">getInstrItineraryForCPU</a>(CPU);</span></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Get the scheduling class of the requested instruction.</span></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = MCII.<a href="/docs/api/classes/llvm/mcinstrinfo/#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(Inst.getOpcode());</span></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SCClass = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getSchedClass();</span></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = 0;</span></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Idx = 0, IdxEnd = Inst.getNumOperands(); Idx != IdxEnd; ++Idx)</span></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (std::optional&lt;unsigned&gt; OperCycle = IID.<a href="/docs/api/classes/llvm/instritinerarydata/#a0fb39c8a77b3091e6a569fe24055e06f">getOperandCycle</a>(SCClass, Idx))</span></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = std::max(<a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>, &#42;OperCycle);</span></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> int(<a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>);</span></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SchedClass = MCII.<a href="/docs/api/classes/llvm/mcinstrinfo/#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(Inst.getOpcode()).<a href="/docs/api/classes/llvm/mcinstrdesc/#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</span></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;SCDesc = <a href="/docs/api/structs/llvm/mcschedmodel/#a3837bacedb8dfa32c6a3b949bfdd6877">getSchedClassDesc</a>(SchedClass);</span></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><span class="doxyHighlight">  SCDesc = ResolveVariantSchedClass(SCDesc);</span></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!SCDesc || !SCDesc-&gt;<a href="/docs/api/structs/llvm/mcschedclassdesc/#a03f7e8be243cde4843e2854d91bfa082">isValid</a>())</span></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> NoInformationAvailable;</span></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel/#a87b307b08bc0acbbf95fab6bca87983c">MCSchedModel::computeInstrLatency</a>(STI, &#42;SCDesc);</span></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// namespace llvm</span></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><span class="doxyHighlightPreprocessor">#endif</span></CodeLine>

</ProgramListing>


</DoxygenPage>
