
*** Running vivado
    with args -log main_interconnect.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_interconnect.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: synth_design -top main_interconnect -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.191 ; gain = 87.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_interconnect' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:74]
INFO: [Synth 8-3491] module 'digit_display' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/main.vhd:36' bound to instance 'digit_display_0' of component 'digit_display' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
INFO: [Synth 8-638] synthesizing module 'digit_display' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/main.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/main.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'digit_display' (1#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/main.vhd:60]
	Parameter divide_by bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'Freq_Divider' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/Freq_Divider.vhd:36' bound to instance 'Freq_Divider_0' of component 'Freq_Divider' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Freq_Divider' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/Freq_Divider.vhd:43]
	Parameter divide_by bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Freq_Divider' (2#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/Freq_Divider.vhd:43]
INFO: [Synth 8-3491] module 'switches_manager' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/switch_manager.vhd:34' bound to instance 'switches_manager_0' of component 'switches_manager' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:220]
INFO: [Synth 8-638] synthesizing module 'switches_manager' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/switch_manager.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'switches_manager' (3#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/switch_manager.vhd:47]
	Parameter N_ctrler bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'io_mem_controller' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/io_mem_controller.vhd:35' bound to instance 'memory_controller_0' of component 'io_mem_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
INFO: [Synth 8-638] synthesizing module 'io_mem_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/io_mem_controller.vhd:78]
	Parameter N_ctrler bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'arbitrated_mem_controller' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/arbitrated_mem_controller.vhd:34' bound to instance 'ARB_I' of component 'arbitrated_mem_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/io_mem_controller.vhd:341]
INFO: [Synth 8-638] synthesizing module 'arbitrated_mem_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/arbitrated_mem_controller.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element sync_new_command_reg was removed.  [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/arbitrated_mem_controller.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'arbitrated_mem_controller' (4#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/arbitrated_mem_controller.vhd:96]
INFO: [Synth 8-3491] module 'ddram_controller' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/ddram_controller.vhd:34' bound to instance 'DDRAM' of component 'ddram_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/io_mem_controller.vhd:406]
INFO: [Synth 8-638] synthesizing module 'ddram_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/ddram_controller.vhd:73]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/realtime/mig_7series_0_stub.vhdl:5' bound to instance 'u_mig_7series_0' of component 'mig_7series_0' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/ddram_controller.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/realtime/mig_7series_0_stub.vhdl:48]
INFO: [Synth 8-256] done synthesizing module 'ddram_controller' (5#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/ddram_controller.vhd:73]
INFO: [Synth 8-3491] module 'physical_controller' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:38' bound to instance 'phys' of component 'physical_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/io_mem_controller.vhd:443]
INFO: [Synth 8-638] synthesizing module 'physical_controller' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:63]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 64 - type: integer 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_SINGLE_MACRO' declared at 'C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:38' bound to instance 'BRAM_SINGLE_MACRO_inst' of component 'BRAM_SINGLE_MACRO' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:188]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_SINGLE_MACRO' [C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:211]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 64 - type: integer 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 64 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram36_bl_1' to cell 'RAMB36E1' [C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:2727]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_SINGLE_MACRO' (6#1) [C:/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd:211]
WARNING: [Synth 8-3848] Net io_rd_data_valid in module/entity physical_controller does not have driver. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'physical_controller' (7#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'io_mem_controller' (8#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/io_mem_controller.vhd:78]
	Parameter multiplier bound to: 12 - type: integer 
	Parameter Divide_0 bound to: 1 - type: integer 
	Parameter Divide_1 bound to: 1 - type: integer 
	Parameter Divide_2 bound to: 2 - type: integer 
	Parameter Divide_3 bound to: 16 - type: integer 
	Parameter Divide_4 bound to: 16 - type: integer 
	Parameter Divide_5 bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'CLOCK_manager' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:36' bound to instance 'CLOCK_manager_0' of component 'CLOCK_manager' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:267]
INFO: [Synth 8-638] synthesizing module 'CLOCK_manager' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:59]
	Parameter multiplier bound to: 12 - type: integer 
	Parameter Divide_0 bound to: 1 - type: integer 
	Parameter Divide_1 bound to: 1 - type: integer 
	Parameter Divide_2 bound to: 2 - type: integer 
	Parameter Divide_3 bound to: 16 - type: integer 
	Parameter Divide_4 bound to: 16 - type: integer 
	Parameter Divide_5 bound to: 16 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:68]
INFO: [Synth 8-113] binding component instance 'BUFG_inst0' to cell 'BUFG' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_manager' (9#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:59]
	Parameter multiplier bound to: 12 - type: integer 
	Parameter Divide_0 bound to: 6 - type: integer 
	Parameter Divide_1 bound to: 1 - type: integer 
	Parameter Divide_2 bound to: 2 - type: integer 
	Parameter Divide_3 bound to: 16 - type: integer 
	Parameter Divide_4 bound to: 16 - type: integer 
	Parameter Divide_5 bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'CLOCK_manager' declared at 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:36' bound to instance 'CLOCK_manager_1' of component 'CLOCK_manager' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:284]
INFO: [Synth 8-638] synthesizing module 'CLOCK_manager__parameterized1' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:59]
	Parameter multiplier bound to: 12 - type: integer 
	Parameter Divide_0 bound to: 6 - type: integer 
	Parameter Divide_1 bound to: 1 - type: integer 
	Parameter Divide_2 bound to: 2 - type: integer 
	Parameter Divide_3 bound to: 16 - type: integer 
	Parameter Divide_4 bound to: 16 - type: integer 
	Parameter Divide_5 bound to: 16 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:68]
INFO: [Synth 8-113] binding component instance 'BUFG_inst0' to cell 'BUFG' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_manager__parameterized1' (9#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/Clock_manager.vhd:59]
WARNING: [Synth 8-3848] Net JA1 in module/entity main_interconnect does not have driver. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:47]
WARNING: [Synth 8-3848] Net led in module/entity main_interconnect does not have driver. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:55]
WARNING: [Synth 8-3848] Net io_extern_port_rd_valid in module/entity main_interconnect does not have driver. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'main_interconnect' (10#1) [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:74]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[23]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[22]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[21]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[20]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[19]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[18]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[17]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[16]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[15]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[14]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[13]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[12]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[11]
WARNING: [Synth 8-3331] design physical_controller has unconnected port upper_addr[10]
WARNING: [Synth 8-3331] design physical_controller has unconnected port lower_addr[1]
WARNING: [Synth 8-3331] design physical_controller has unconnected port lower_addr[0]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[7]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[6]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[5]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[4]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[3]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[2]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[1]
WARNING: [Synth 8-3331] design physical_controller has unconnected port write_mask[0]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[127]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[126]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[125]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[124]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[123]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[122]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[121]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[120]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[119]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[118]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[117]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[116]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[115]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[114]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[113]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[112]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[111]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[110]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[109]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[108]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[107]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[106]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[105]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[104]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[103]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[102]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[101]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[100]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[99]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[98]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[97]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[96]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[95]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[94]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[93]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[92]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[91]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[90]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[89]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[88]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[87]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[86]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[85]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[84]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[83]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[82]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[81]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[80]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[79]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[78]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[77]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[76]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[75]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[74]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[73]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[72]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[71]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[70]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[69]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[68]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[67]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[66]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[65]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[64]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[63]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[62]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[61]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[60]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[59]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[58]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[57]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[56]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[55]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[54]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[53]
WARNING: [Synth 8-3331] design physical_controller has unconnected port extern_port_rd_valid[52]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 518.324 ; gain = 180.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[7] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[6] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[5] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[4] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[3] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[2] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[1] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte1[0] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte2[2] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte2[1] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin digit_display_0:secondary_disp_byte2[0] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][16] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][15] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][14] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][13] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][12] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][11] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][10] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][9] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][8] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][7] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:upper_addr[0][6] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][63] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][62] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][61] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][60] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][59] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][58] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][57] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][56] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][55] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][54] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][53] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][52] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][51] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][50] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][49] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][48] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][47] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][46] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][45] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][44] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][43] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][42] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][41] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][40] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][39] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][38] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][37] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][36] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][35] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][34] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][33] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][32] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][31] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][30] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][29] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][28] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][27] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][26] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][25] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][24] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][23] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][22] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][21] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][20] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][19] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][18] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][17] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:Write_data[0][16] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[127] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[126] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[125] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[124] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[123] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[122] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[121] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[120] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[119] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[118] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[117] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[116] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[115] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[114] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[113] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[112] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[111] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[110] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[109] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[108] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[107] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[106] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[105] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[104] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[103] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[102] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[101] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[100] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[99] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
WARNING: [Synth 8-3295] tying undriven pin memory_controller_0:io_extern_port_rd_valid[98] to constant 0 [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd:231]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 518.324 ; gain = 180.758
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'DOWN_button'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'OK_button_IBUF'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc:61]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks -filter { BANK_TYPE !~  "BT_MGT" }]]'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc:63]
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_interconnect_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_interconnect_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_interconnect_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/dont_touch.xdc]
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 905.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 905.434 ; gain = 567.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 905.434 ; gain = 567.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/.Xil/Vivado-16560-Qlala-Blade/dcp1/mig_7series_0_in_context.xdc, line 93).
Applied set_property DONT_TOUCH = true for memory_controller_0/DDRAM/u_mig_7series_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 905.434 ; gain = 567.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CLK_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extern_port_EN" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "waiting_ram_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 905.434 ; gain = 567.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |physical_controller__GB0 |           1|     22956|
|2     |physical_controller__GB1 |           1|      6340|
|3     |physical_controller__GB2 |           1|      7895|
|4     |physical_controller__GB3 |           1|     10296|
|5     |physical_controller__GB4 |           1|     29077|
|6     |physical_controller__GB5 |           1|     18787|
|7     |physical_controller__GB6 |           1|     24240|
|8     |io_mem_controller__GC0   |           1|      1899|
|9     |main_interconnect__GC0   |           1|       764|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 137   
	   9 Input     64 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   9 Input     24 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 265   
	   4 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module physical_controller 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 136   
	   2 Input      1 Bit        Muxes := 259   
Module ddram_controller 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module arbitrated_mem_controller 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   9 Input     64 Bit        Muxes := 2     
	   9 Input     24 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module io_mem_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module digit_display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
Module Freq_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module switches_manager 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_787' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_786' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_785' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_784' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_783' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_782' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_781' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_780' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_779' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_778' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_777' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_776' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_775' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_774' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_773' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_772' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_771' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_770' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_769' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_768' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_767' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_766' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_765' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_764' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_763' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_762' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_761' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_760' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_759' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_758' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_757' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_756' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_755' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_754' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_753' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_752' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_751' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_750' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_749' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_748' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_747' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_746' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_745' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_744' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_743' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_742' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_741' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_740' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_739' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_738' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_737' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_736' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_735' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_734' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_733' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_732' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_731' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_730' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_729' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_728' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_727' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_726' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_725' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[122]__0i_724'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7315' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7314' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7313' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7312' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7311' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7310' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7309' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7308' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7307' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7306' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7305' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7304' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7303' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7302' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7301' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7300' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7299' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7298' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7297' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7296' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7295' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7294' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7293' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7292' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7291' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7290' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7289' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7288' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7287' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7286' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7285' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7284' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7283' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7282' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7281' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7280' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Synth 8-3886] merging instance 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7279' (FDE) to 'memory_controller_0/phys/i_1/extern_port_reg[71]__0i_7252'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_controller_0/i_0/DDRAM/\app_addr_reg[2] )
WARNING: [Synth 8-3332] Sequential element (app_addr_reg[2]) is unused and will be removed from module ddram_controller.
WARNING: [Synth 8-3332] Sequential element (byte1_saved_reg_reg[7]) is unused and will be removed from module switches_manager.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_controller_0/i_0/\CTRL[0].ARB_I /\port_physical_upper_addr_retimed_reg[9] )
WARNING: [Synth 8-3332] Sequential element (port_physical_lower_addr_retimed_reg[1]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (port_physical_lower_addr_retimed_reg[0]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (port_physical_lower_addr_reg__0i_433) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[63]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[62]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[61]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[60]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[59]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[58]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[57]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[56]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[55]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[54]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[53]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[52]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[51]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[50]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[49]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[48]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[47]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[46]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[45]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[44]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[43]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[42]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[41]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[40]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[39]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[38]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[37]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[36]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[35]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[34]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[33]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (read_buffer_reg[32]) is unused and will be removed from module arbitrated_mem_controller.
WARNING: [Synth 8-3332] Sequential element (port_physical_upper_addr_retimed_reg[9]) is unused and will be removed from module arbitrated_mem_controller.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 905.434 ; gain = 567.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |physical_controller__GB0 |           1|      3881|
|2     |physical_controller__GB1 |           1|      1092|
|3     |physical_controller__GB2 |           1|      1370|
|4     |physical_controller__GB3 |           1|      1756|
|5     |physical_controller__GB4 |           1|     21354|
|6     |physical_controller__GB5 |           1|      5730|
|7     |physical_controller__GB6 |           1|      7977|
|8     |io_mem_controller__GC0   |           1|       779|
|9     |main_interconnect__GC0   |           1|       290|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDRAM/u_mig_7series_0/ui_clk' to pin 'DDRAM/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:33 . Memory (MB): peak = 924.512 ; gain = 586.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:03:55 . Memory (MB): peak = 1198.742 ; gain = 861.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |physical_controller__GB0   |           1|      3881|
|2     |physical_controller__GB1   |           1|      1092|
|3     |physical_controller__GB2   |           1|      1370|
|4     |physical_controller__GB3   |           1|      1756|
|5     |io_mem_controller__GC0     |           1|       779|
|6     |main_interconnect__GC0     |           1|       290|
|7     |physical_controller_GT1__2 |           1|        20|
|8     |physical_controller_GT0    |           1|      3126|
|9     |physical_controller_GT1    |           1|        17|
|10    |physical_controller_GT2    |           1|     31272|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:33 ; elapsed = 00:04:17 . Memory (MB): peak = 1198.742 ; gain = 861.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |physical_controller_GT2 |           1|     13737|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[63]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[62]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[61]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[60]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[59]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[58]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[57]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[56]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[55]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[54]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[53]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[52]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[51]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[50]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[49]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[48]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[47]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[46]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[45]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[44]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[43]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[42]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[41]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[40]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[39]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[38]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[37]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[36]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[35]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[34]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[33]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[27]_retimed[32]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[63]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[62]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[61]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[60]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[59]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[58]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[57]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[56]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[55]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[54]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[53]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[52]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[51]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[50]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[49]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[48]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[47]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[46]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[45]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[44]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[43]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[42]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[41]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[40]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[39]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[38]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[37]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[36]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[35]) is unused and will be removed from module physical_controller.
WARNING: [Synth 8-3332] Sequential element (extern_port_reg[84]_retimed[34]) is unused and will be removed from module physical_controller.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:37 ; elapsed = 00:04:21 . Memory (MB): peak = 1198.742 ; gain = 861.176
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[31] with 1st driver pin 'memory_controller_0/phys/io_port_reg[31]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[31] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[31]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[30] with 1st driver pin 'memory_controller_0/phys/io_port_reg[30]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[30] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[30]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[29] with 1st driver pin 'memory_controller_0/phys/io_port_reg[29]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[29] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[29]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[28] with 1st driver pin 'memory_controller_0/phys/io_port_reg[28]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[28] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[28]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[27] with 1st driver pin 'memory_controller_0/phys/io_port_reg[27]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[27] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[27]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[26] with 1st driver pin 'memory_controller_0/phys/io_port_reg[26]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[26] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[26]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[25] with 1st driver pin 'memory_controller_0/phys/io_port_reg[25]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[25] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[25]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[24] with 1st driver pin 'memory_controller_0/phys/io_port_reg[24]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[24] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[24]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[23] with 1st driver pin 'memory_controller_0/phys/io_port_reg[23]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[23] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[23]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[22] with 1st driver pin 'memory_controller_0/phys/io_port_reg[22]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[22] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[22]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[21] with 1st driver pin 'memory_controller_0/phys/io_port_reg[21]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[21] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[21]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[20] with 1st driver pin 'memory_controller_0/phys/io_port_reg[20]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[20] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[20]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[19] with 1st driver pin 'memory_controller_0/phys/io_port_reg[19]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[19] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[19]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[18] with 1st driver pin 'memory_controller_0/phys/io_port_reg[18]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[18] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[18]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[17] with 1st driver pin 'memory_controller_0/phys/io_port_reg[17]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[17] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[17]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[16] with 1st driver pin 'memory_controller_0/phys/io_port_reg[16]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[16] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[16]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[15] with 1st driver pin 'memory_controller_0/phys/io_port_reg[15]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[15] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[15]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[14] with 1st driver pin 'memory_controller_0/phys/io_port_reg[14]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[14] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[14]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[13] with 1st driver pin 'memory_controller_0/phys/io_port_reg[13]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[13] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[13]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[12] with 1st driver pin 'memory_controller_0/phys/io_port_reg[12]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[12] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[12]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[11] with 1st driver pin 'memory_controller_0/phys/io_port_reg[11]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[11] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[11]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[10] with 1st driver pin 'memory_controller_0/phys/io_port_reg[10]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[10] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[10]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[9] with 1st driver pin 'memory_controller_0/phys/io_port_reg[9]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[9] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[9]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[8] with 1st driver pin 'memory_controller_0/phys/io_port_reg[8]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[8] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[8]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[7] with 1st driver pin 'memory_controller_0/phys/io_port_reg[7]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[7] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[7]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[6] with 1st driver pin 'memory_controller_0/phys/io_port_reg[6]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[6] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[6]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[5] with 1st driver pin 'memory_controller_0/phys/io_port_reg[5]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[5] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[5]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[4] with 1st driver pin 'memory_controller_0/phys/io_port_reg[4]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[4] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[4]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[3] with 1st driver pin 'memory_controller_0/phys/io_port_reg[3]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[3] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[3]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[2] with 1st driver pin 'memory_controller_0/phys/io_port_reg[2]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[2] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[2]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[1] with 1st driver pin 'memory_controller_0/phys/io_port_reg[1]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[1] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[1]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[0] with 1st driver pin 'memory_controller_0/phys/io_port_reg[0]/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:120]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_port[0] with 2nd driver pin 'memory_controller_0/phys/io_port_reg[0]__0/Q' [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/new/physical_controller.vhd:104]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:37 ; elapsed = 00:04:22 . Memory (MB): peak = 1198.742 ; gain = 861.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:04:23 . Memory (MB): peak = 1198.742 ; gain = 861.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |mig_7series_0_bbox_0 |     1|
|2     |BUFG                 |     3|
|3     |CARRY4               |     4|
|4     |LUT1                 |   170|
|5     |LUT2                 |  4362|
|6     |LUT3                 |   126|
|7     |LUT4                 |    85|
|8     |LUT5                 |  2097|
|9     |LUT6                 |   579|
|10    |MUXF7                |  1024|
|11    |MUXF8                |   512|
|12    |PLLE2_BASE           |     2|
|13    |RAMB36E1             |     1|
|14    |FDCE                 |     3|
|15    |FDRE                 |  4658|
|16    |IBUF                 |    22|
|17    |OBUF                 |    16|
|18    |OBUFT                |    17|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------------+------+
|      |Instance                     |Module                        |Cells |
+------+-----------------------------+------------------------------+------+
|1     |top                          |                              | 13781|
|2     |  memory_controller_0        |io_mem_controller             | 13603|
|3     |    phys                     |physical_controller           | 12729|
|4     |      BRAM_SINGLE_MACRO_inst |unimacro_BRAM_SINGLE_MACRO    |     1|
|5     |    DDRAM                    |ddram_controller              |   234|
|6     |    \CTRL[0].ARB_I           |arbitrated_mem_controller     |   465|
|7     |  digit_display_0            |digit_display                 |    56|
|8     |  Freq_Divider_0             |Freq_Divider                  |    44|
|9     |  switches_manager_0         |switches_manager              |    17|
|10    |  CLOCK_manager_0            |CLOCK_manager                 |     2|
|11    |  CLOCK_manager_1            |CLOCK_manager__parameterized1 |     2|
+------+-----------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:04:23 . Memory (MB): peak = 1198.742 ; gain = 861.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 4367 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:18 ; elapsed = 00:04:12 . Memory (MB): peak = 1198.742 ; gain = 474.066
Synthesis Optimization Complete : Time (s): cpu = 00:03:39 ; elapsed = 00:04:24 . Memory (MB): peak = 1198.742 ; gain = 861.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main_interconnect' is not ideal for floorplanning, since the cellview 'physical_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 310 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:04:30 . Memory (MB): peak = 1198.742 ; gain = 861.176
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.runs/synth_no_flatening/main_interconnect.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_interconnect_utilization_synth.rpt -pb main_interconnect_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1198.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 03:51:31 2018...
