<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SOC-DV - Groups and Expert Panel</title>
    <style>
        /* Page background styling */
        body {
            background-color: #f0f4f8; /* Professional light background */
            font-family: Arial, sans-serif;
            margin: 0;
            padding: 0;
        }

        /* Header and title styling */
        .header {
            display: flex;
            justify-content: space-between;
            align-items: center;
            padding: 20px;
            background-color: #2c3e50; /* Dark professional header */
        }

        .title h1 {
            font-family: 'Trebuchet MS', sans-serif;
            font-size: 36px;
            font-weight: bold;
            color: #ecf0f1;
            text-shadow: 2px 2px 4px rgba(0, 0, 0, 0.2); /* Adding a shadow effect to the title */
            margin: 0;
            letter-spacing: 1px;
        }

        .tabs {
            display: flex;
        }

        .tabs button {
            background-color: #34495e;
            color: #ecf0f1;
            border: none;
            padding: 10px 20px;
            margin-left: 10px;
            cursor: pointer;
            border-radius: 5px;
            font-size: 16px;
            transition: background-color 0.3s;
        }

        .tabs button:hover {
            background-color: #2c3e50;
        }

        .tabcontent {
            display: none;
            padding: 6px 12px;
            border-top: none;
        }

        .active {
            background-color: #007BFF !important;
        }

        /* Group container styling */
        .group-container {
            display: flex;
            gap: 20px;
            justify-content: center;
            margin: 20px 0;
            flex-wrap: wrap; /* Allows the items to wrap if screen is smaller */
            width: 100%; /* Ensures full width below tabs */
            padding: 20px 0; /* Add padding for space below tabs */
            box-sizing: border-box;
        }

        .group {
            background-color: #d3d3d3; /* Light grey background for groups */
            padding: 20px;
            border-radius: 10px;
            width: 45%; /* Adjusted width to fit 2 groups in a row */
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
            text-align: center;
            transition: transform 0.3s, background-color 0.3s;
            opacity: 0;
            animation: fadeInGroup 0.6s forwards; /* Add fade-in animation */
        }

        .group:hover {
            transform: scale(1.05); /* Hover effect to add uniqueness */
            background-color: #b0b0b0; /* Slightly darker grey on hover */
        }

        .group h3 {
            margin-bottom: 10px;
            color: black;
            font-weight: bold;
        }

        .members {
            display: flex;
            justify-content: center; /* Align images horizontally */
            gap: 15px;
        }

        .members img {
            width: 90px;
            height: 90px;
            border-radius: 50%;
            object-fit: cover;
            margin-bottom: 10px;
        }

        .group p {
            font-size: 14px;
            color: black; /* Black text for member names */
        }

        /* Expert Panel styling */
        .expert-panel {
            margin-top: 40px;
            padding: 30px;
            background-color: #34495e; /* Dark and professional background */
            border-radius: 10px;
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
            color: white; /* White text for better contrast */
        }

        .expert-panel h3 {
            margin-bottom: 15px;
            color: #ecf0f1; /* Light color for the expert panel heading */
            font-size: 24px;
            font-weight: bold;
            text-align: center;
        }

        .expert {
            margin-bottom: 10px;
            font-size: 18px;
            color: #ecf0f1;
            text-align: center;
        }

        /* Keyframes for group fade-in animation with delay for each group */
        @keyframes fadeInGroup {
            from {
                opacity: 0;
                transform: translateY(20px);
            }
            to {
                opacity: 1;
                transform: translateY(0);
            }
        }

        /* Add individual delays for each group */
        .group:nth-child(1) {
            animation-delay: 0.3s;
        }
        .group:nth-child(2) {
            animation-delay: 0.6s;
        }
        .group:nth-child(3) {
            animation-delay: 0.9s;
        }
        .group:nth-child(4) {
            animation-delay: 1.2s;
        }

        /* Responsive design for smaller screens */
        @media screen and (max-width: 768px) {
            .group-container {
                flex-direction: column; /* Stack groups vertically on small screens */
                align-items: center;
            }

            .group {
                width: 80%;
            }
        }

        /* Hero section styling */
        .hero-section {
            background-color: #007BFF; /* Blue background for hero section */
            color: #fff;
            padding: 60px 20px;
            text-align: center;
        }

        .hero-text h2 {
            margin: 0;
            font-size: 48px;
            font-weight: bold;
        }

        .hero-text p {
            font-size: 24px;
            margin: 20px 0;
        }

        .cta-button {
            background-color: #ecf0f1;
            color: #007BFF;
            padding: 10px 20px;
            text-decoration: none;
            border-radius: 5px;
            font-size: 18px;
            font-weight: bold;
        }

        .cta-button:hover {
            background-color: #d6d6d6;
        }

        /* Content section styling */
        .content-section {
            padding: 40px 20px;
            background-color: #fff;
            margin: 20px 0;
            border-radius: 10px;
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
        }

        .content-section h2 {
            font-size: 32px;
            margin-bottom: 20px;
        }

        .content-section p {
            font-size: 18px;
            line-height: 1.6;
        }

        /* Footer styling */
        footer {
            background-color: #2c3e50;
            color: #ecf0f1;
            text-align: center;
            padding: 20px;
            position: relative;
            bottom: 0;
            width: 100%;
        }
    </style>
</head>
<body>

    <!-- Header section -->
    <div class="header">
        <div class="title">
            <h1>SOC-DV</h1>
        </div>
        <div class="tabs">
            <button class="tablinks active" onclick="openTab(event, 'Introduction')">Introduction</button>
            <button class="tablinks" onclick="openTab(event, 'Projects')">Projects</button>
            <button class="tablinks" onclick="openTab(event, 'Publications')">Publications</button>
            <button class="tablinks" onclick="openTab(event, 'Members')">Members</button>
        </div>
    </div>

    <!-- Tab content -->
    <div id="Introduction" class="tabcontent" style="display: block;">
        <!-- Group Section -->
        <div class="group-container">
            <div class="group">
                <h3>Group 1: Project Alpha</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 2: Project Beta</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 3: Project Gamma</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 4: Project Delta</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
        </div>


         <!-- Learn More Section -->

     <div class="content-section">
        s<h3>About Us</h3>
        <p>SoC-DV is a research group specializing in FPGA, ASIC design, SoCs, Embedded Systems, and more. Our team has extensive experience in delivering innovative solutions in verification, design, and development of complex hardware systems.</p>
        <h3>Research</h3>
        <p>Explore our groundbreaking research in SoC design, FPGA architectures, and verification methodologies.</p>
        <h3>Products and Solutions</h3>
        <p>We provide custom solutions in FPGA and SoC development, including ASIC design, embedded systems, and high-performance computing.</p>
    

    </div>


    </div>

    <div id="Projects" class="tabcontent">
        <!-- Placeholder content for Projects -->
        <div class="content-section">
            <h2>Projects</h2>
            <p>Content for Projects will go here.</p>
        </div>
    </div>

    <div id="Publications" class="tabcontent">
        <!-- Placeholder content for Publications -->
        <div class="content-section">
        
            <h1>Research Citations</h1>
    
            <ol>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2016). Error detection and correction in FPGAs using Reed-Muller codes. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>63</strong>(5), 618-627.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2015). Error correction for SRAM-based FPGAs using Reed-Solomon codes. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>15</strong>(4), 505-511.</li>
                <li>Gao, Z., Yao, Y., Zhu, J., Xu, Z., & Ullah, A. (2018). Radiation-hardened majority voter for TMR systems. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>18</strong>(3), 399-406.</li>
                <li>Ullah, A., & Reviriego, P. (2019). Single error correction-double adjacent error detection codes for FPGA-based systems. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>66</strong>(11), 1822-1826.</li>
                <li>Gao, Z., Zhang, L., Chen, L., Xu, Z., & Ullah, A. (2019). Fault-tolerant design for FPGA-based neural networks. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>66</strong>(9), 3430-3439.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2017). Low-cost single error correction codes for FPGA-based memory systems. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>25</strong>(3), 973-981.</li>
                <li>Ullah, A., Yao, Y., Zhu, J., Han, R., & Gao, Z. (2020). Error detection and correction in SRAM-based FPGAs using Reed-Solomon codes. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>67</strong>(12), 3125-3130.</li>
                <li>Reviriego, P., Pontarelli, S., & Ullah, A. (2018). Efficient single error correction-double adjacent error correction codes for memory applications. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>65</strong>(8), 1108-1112.</li>
                <li>Ullah, A., & Reviriego, P. (2019). Design of double adjacent error detection and correction codes using Reed-Muller codes. <em>Microelectronics Reliability</em>, <strong>100</strong>, 113383.</li>
                <li>Gao, Z., Zhu, J., Han, R., Xu, Z., & Ullah, A. (2018). Radiation hardened majority voter scheme for Viterbi decoders in FPGA-based satellite communications. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>65</strong>(7), 2306-2317.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2017). Efficient SEU injection in flip-flops for soft-error sensitivity evaluation in Xilinx FPGAs. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>17</strong>(4), 744-746.</li>
                <li>Gao, Z., Wang, S., Chen, L., Xu, Z., & Ullah, A. (2019). FPGA-based radiation tolerant architecture for convolutional neural networks. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>27</strong>(10), 2298-2309.</li>
                <li>Gao, Z., Zhang, L., Cheng, Y., Ullah, A., & Reviriego, P. (2020). Fault detection and correction in flash memory using RS erasure code. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>67</strong>(6), 1905-1913.</li>
                <li>Ullah, A., Reviriego, P., Pontarelli, S., & Maestro, J. A. (2020). Low-cost error detection in SRAM-based TCAMs for packet classification. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>28</strong>(2), 312-319.</li>
                <li>Ullah, A., Yousaf, A., & Usama, M. (2018). Reliability and fault tolerance analysis of mixed-criticality systems in FPGAs using partial reconfiguration. <em>Microelectronics Reliability</em>, <strong>87</strong>, 116-123.</li>
                <li>Ullah, A., Gao, Z., Reviriego, P., & Maestro, J. A. (2021). Error detection and correction using non-binary codes in FPGAs. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>29</strong>(4), 641-648.</li>
                <li>Gao, Z., Zhu, J., & Ullah, A. (2022). Reliability analysis of CNNs for FPGA-based AI applications. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>22</strong>(1), 28-37.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2019). Block reconfiguration for error correction in SRAM-based TCAMs. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>19</strong>(3), 527-534.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2020). High-reliability SRAM-based FPGA designs using partial reconfiguration. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>67</strong>(2), 565-574.</li>
                <li>Reviriego, P., Pontarelli, S., & Ullah, A. (2019). Efficient error correction in memory systems using Hamming and Reed-Muller codes. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>19</strong>(4), 709-718.</li>
                <li>Gao, Z., Wang, S., Chen, L., & Ullah, A. (2021). Low-power and error-tolerant FPGA-based CNN accelerator using approximate computing. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>68</strong>(3), 981-992.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2018). Soft error mitigation in TCAM-based packet classification using parity codes. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>65</strong>(11), 1721-1725.</li>
                <li>Ullah, A., Gao, Z., Reviriego, P., & Maestro, J. A. (2020). Error detection in FPGA-based neural networks using majority voting. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>67</strong>(8), 2702-2709.</li>
                <li>Ullah, A., & Gao, Z. (2021). FPGA-based efficient error detection and correction using hybrid ECC and RS codes. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>21</strong>(1), 27-36.</li>
                <li>Gao, Z., Yan, L., Zhu, J., Han, R., & Ullah, A. (2020). Viterbi decoders for radiation-tolerant satellite communications using FPGA partial reconfiguration. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>20</strong>(3), 385-392.</li>
                <li>Ullah, A., & Reviriego, P. (2018). Energy-efficient SRAM-based FPGA designs using double adjacent error correction codes. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>18</strong>(4), 684-693.</li>
                <li>Gao, Z., Ullah, A., Zhu, J., Wang, S., & Yao, Y. (2020). Fault-tolerant FPGA-based architecture for AI applications using Reed-Muller codes. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>28</strong>(6), 1457-1465.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2020). Reliability analysis of majority voter circuits for FPGA-based systems. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>67</strong>(3), 446-450.</li>
                <li>Gao, Z., Zhang, L., Zhu, J., Wang, S., & Ullah, A. (2021). Low-latency error detection and correction in FPGA-based convolutional neural networks. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>68</strong>(5), 1545-1556.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2017). SEU injection techniques in FPGAs for error sensitivity evaluation. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>17</strong>(2), 304-311.</li>
                <li>Gao, Z., Ullah, A., Zhang, L., & Zhu, J. (2022). SEU mitigation techniques in FPGA-based systems: A survey. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>22</strong>(2), 245-259.</li>
                <li>Ullah, A., & Reviriego, P. (2018). Single-error correction codes for FPGA-based designs using Reed-Muller codes. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>18</strong>(3), 632-637.</li>
                <li>Ullah, A., & Reviriego, P. (2019). Error correction in SRAM-based FPGAs using efficient Reed-Muller codes. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>66</strong>(8), 1293-1297.</li>
                <li>Ullah, A., & Reviriego, P. (2019). Efficient single error correction-double adjacent error correction codes for FPGA-based systems. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>27</strong>(11), 2626-2635.</li>
                <li>Gao, Z., Ullah, A., Zhang, L., Wang, S., & Zhu, J. (2021). Error correction in convolutional neural networks using Reed-Muller codes. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>68</strong>(10), 3078-3087.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2021). Low-cost error correction for SRAM-based FPGAs using hybrid error detection schemes. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, <strong>29</strong>(2), 369-378.</li>
                <li>Gao, Z., Ullah, A., Zhu, J., & Zhang, L. (2021). Efficient error detection and correction techniques for AI-based systems using FPGAs. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>68</strong>(9), 2340-2350.</li>
                <li>Ullah, A., & Reviriego, P. (2021). Fault-tolerant design of SRAM-based FPGA systems using efficient error detection and correction techniques. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>68</strong>(10), 2865-2870.</li>
                <li>Gao, Z., Ullah, A., Zhang, L., Zhu, J., & Wang, S. (2021). FPGA-based AI systems with efficient error detection and correction techniques. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>68</strong>(8), 2048-2057.</li>
                <li>Ullah, A., & Reviriego, P. (2020). Reliable error correction schemes for FPGA-based AI applications using Reed-Muller codes. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>67</strong>(12), 3512-3518.</li>
                <li>Ullah, A., Reviriego, P., & Maestro, J. A. (2022). Soft error mitigation techniques for FPGA-based designs using Hamming codes. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>22</strong>(4), 445-455.</li>
                <li>Gao, Z., Zhang, L., Ullah, A., & Zhu, J. (2021). Low-power FPGA-based CNN accelerators using approximate computing techniques. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>68</strong>(12), 4723-4732.</li>
                <li>Gao, Z., Wang, S., Ullah, A., & Zhang, L. (2021). Efficient CNN accelerators for AI applications using FPGA-based designs. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>21</strong>(4), 553-563.</li>
                <li>Ullah, A., & Reviriego, P. (2020). Double adjacent error detection and correction codes for AI-based FPGA applications. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>20</strong>(3), 492-501.</li>
                <li>Ullah, A., & Reviriego, P. (2021). Efficient SEU correction schemes for FPGA-based CNN systems. <em>IEEE Transactions on Device and Materials Reliability</em>, <strong>21</strong>(2), 327-337.</li>
                <li>Gao, Z., Ullah, A., Zhu, J., & Zhang, L. (2022). Reliable FPGA-based designs for AI systems using SEU mitigation techniques. <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, <strong>69</strong>(3), 981-992.</li>
                <li>Ullah, A., & Reviriego, P. (2020). Error detection and correction for FPGA-based AI accelerators using Reed-Solomon codes. <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, <strong>67</strong>(11), 3476-3482.</li>
            </ol>
        
    </div>
    </div>


    <div id="Members" class="tabcontent">
        <!-- Placeholder content for Members -->
        <div class="content-section">
            <h2>Members</h2>
            <p>Content for Members will go here.</p>
        </div>
    </div>

   
    <!-- Expert Panel Section -->
    <div class="expert-panel">
        <h3>Expert Panel</h3>
        <div class="expert">Dr. Anees Ullah - Specialist in Digital Systems</div>
        <div class="expert">Engnr.Memoomna Gul- Expert in FPGA Design</div>
        <div class="expert">Dr. Ali Zahid - Authority on RISC-V Architectures</div>
    </div>

    <!-- Footer section -->
    <footer>
        <p>&copy; 2024 SOC-DV. All rights reserved.</p>
    </footer>

    <script>
        function openTab(evt, tabName) {
            var i, tabcontent, tablinks;
            tabcontent = document.getElementsByClassName("tabcontent");
            for (i = 0; i < tabcontent.length; i++) {
                tabcontent[i].style.display = "none";  
            }
            tablinks = document.getElementsByClassName("tablinks");
            for (i = 0; i < tablinks.length; i++) {
                tablinks[i].className = tablinks[i].className.replace(" active", "");
            }
            document.getElementById(tabName).style.display = "block";  
            evt.currentTarget.className += " active";
        }
    </script>
</body>
</html>
