module adder(input logic b,output logic y);
assign y=4'b0100+b;
endmodule
