Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Dec 29 23:38:21 2023
| Host         : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    33 |
| Minimum Number of register sites lost to control set restrictions |   113 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           32 |
| No           | No                    | Yes                    |              69 |           23 |
| No           | Yes                   | No                     |              76 |           22 |
| Yes          | No                    | No                     |             112 |           53 |
| Yes          | No                    | Yes                    |              41 |           17 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                               Enable Signal                               |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  mymode/myDebounce/pulse        |                                                                           |                                                          |                1 |              1 |
|  recoder/uclk_wiz/inst/clk_out3 |                                                                           |                                                          |                1 |              1 |
|  recoder/uclk_wiz/inst/clk_out1 |                                                                           |                                                          |                1 |              1 |
|  recoder/uclk_wiz/inst/clk_out1 | recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/O2               |                                                          |                1 |              3 |
|  clk_BUFG                       | Count/n_0_second_l[3]_i_1                                                 | clr_IBUF                                                 |                1 |              4 |
|  clk_BUFG                       | UART_crl/u_uart_rx/n_0_rx_cnt[3]_i_1                                      | clr_IBUF                                                 |                2 |              4 |
|  Count/clk_1Hz                  |                                                                           |                                                          |                1 |              4 |
|  recoder/uclk_wiz/inst/clk_out1 | recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/O1               |                                                          |                1 |              4 |
|  clk_BUFG                       | UART_crl/u_uart_tx/n_0_tx_cnt[3]_i_1                                      | clr_IBUF                                                 |                1 |              4 |
|  clk_BUFG                       | Count/n_0_bell_hour[4]_i_1                                                |                                                          |                3 |              5 |
|  clk_BUFG                       | Count/n_0_hour[4]_i_1                                                     | clr_IBUF                                                 |                3 |              5 |
|  recoder/uclk_wiz/inst/clk_out1 | recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1 | recoder/i2c_top_inst/i2c_config_inst/i2c_start           |                2 |              5 |
|  recoder/uclk_wiz/inst/clk_out3 | recoder/i2c_top_inst/freq_div_inst/E[0]                                   |                                                          |                5 |              6 |
|  recoder/uclk_wiz/inst/clk_out1 | recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[1]  |                                                          |                2 |              6 |
|  recoder/uclk_wiz/inst/clk_out1 | recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[1]  | recoder/i2c_top_inst/i2c_config_inst/n_0_i2c_data[7]_i_1 |                1 |              6 |
|  clk_BUFG                       | Count/n_0_bell_minute_l[3]_i_1                                            |                                                          |                3 |              7 |
|  clk_BUFG                       | Count/n_0_bell_second_h[2]_i_1                                            |                                                          |                2 |              7 |
|  clk_BUFG                       | Count/n_0_minute_l[3]_i_1                                                 | clr_IBUF                                                 |                5 |              7 |
|  clk_BUFG                       | UART_crl/u_uart_rx/rx_flag0                                               | clr_IBUF                                                 |                3 |              8 |
|  clk_BUFG                       | UART_crl/u_uart_tx/n_0_tx_data_t[7]_i_1                                   | clr_IBUF                                                 |                2 |              9 |
|  recoder/uclk_wiz/inst/clk_out1 |                                                                           | recoder/i2c_top_inst/i2c_config_inst/i2c_start           |                4 |             12 |
|  recoder/uclk_wiz/inst/clk_out1 | recoder/i2c_top_inst/i2c_config_inst/i2c_start                            |                                                          |                4 |             12 |
|  clk_BUFG                       | Count/n_0_bell_i_1                                                        |                                                          |                7 |             14 |
|  AC_RECLRC_OBUF                 |                                                                           |                                                          |                8 |             16 |
|  AC_RECLRC_OBUF                 | recoder/n_0_mem_out[15]_i_1                                               |                                                          |               10 |             16 |
|  recoder/uclk_wiz/inst/clk_out2 | recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1               |                                                          |                8 |             16 |
|  recoder/uclk_wiz/inst/clk_out2 | recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1              |                                                          |                7 |             16 |
|  AC_RECLRC_OBUF                 |                                                                           | clr_IBUF                                                 |                4 |             20 |
|  recoder/uclk_wiz/inst/clk_out2 |                                                                           |                                                          |                8 |             26 |
|  recoder/uclk_wiz/inst/clk_out3 |                                                                           | recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1    |                9 |             31 |
|  clk_BUFG                       |                                                                           |                                                          |               12 |             33 |
|  clk_BUFG                       |                                                                           | Count/clear                                              |                9 |             33 |
|  clk_BUFG                       |                                                                           | clr_IBUF                                                 |               19 |             49 |
+---------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


