0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/duggie/CPE133/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sim_1/imports/Lab2 source/adder_4bit_sim.sv,1666070353,systemVerilog,,,,adder_4bit_sim,,uvm,,,,,,
C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sources_1/imports/Lab2 source/adder_4bit.sv,1666141692,systemVerilog,,C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sources_1/imports/Lab2 source/full_adder.sv,,Adder_4bit,,uvm,,,,,,
C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sources_1/imports/Lab2 source/full_adder.sv,1665785463,systemVerilog,,C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sim_1/imports/Lab2 source/adder_4bit_sim.sv,,Full_Adder,,uvm,,,,,,
