#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr 16 08:24:20 2022
# Process ID: 21844
# Current directory: /home/muheet/stableEnv/cl_test_ss
# Command line: vivado cl_test_ss.xpr
# Log file: /home/muheet/stableEnv/cl_test_ss/vivado.log
# Journal file: /home/muheet/stableEnv/cl_test_ss/vivado.jou
#-----------------------------------------------------------
start_gui
open_project cl_test_ss.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7615.539 ; gain = 75.238 ; free physical = 4623 ; free virtual = 22811
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd}
Reading block design file </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd>...
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_2
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_3
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Successfully read diagram <AXIcrossbar1> from block design file </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd>
startgroup
set_property -dict [list CONFIG.FIFO_MODE {2} CONFIG.SYNCHRONIZATION_STAGES {2} CONFIG.ACLK_RATIO {1:2} CONFIG.ACLK_ASYNC {1}] [get_bd_cells axi_dwidth_converter_0]
endgroup
