// Seed: 2196511223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_25;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_14;
  wire id_15;
  wire id_16;
  tri1 id_17;
  assign id_14[1] = id_10 << id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_3,
      id_17,
      id_10,
      id_15,
      id_8,
      id_13,
      id_17,
      id_7,
      id_9,
      id_15,
      id_11,
      id_13,
      id_10,
      id_13,
      id_11,
      id_7,
      id_16,
      id_4,
      id_13,
      id_7,
      id_16,
      id_6
  );
  assign id_11 = id_13;
  wire id_18;
  id_19(
      .id_0(),
      .id_1(""),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(),
      .id_6(1'd0),
      .id_7(1 & 1),
      .id_8(id_3++),
      .id_9(id_9),
      .id_10(id_13),
      .id_11(1),
      .id_12(id_1)
  );
  wire id_20, id_21;
endmodule
