<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86MCCodeEmitter.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('X86MCCodeEmitter_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86MCCodeEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86MCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86MCCodeEmitter.cpp - Convert X86 code to machine code -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements the X86MCCodeEmitter class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   14</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mccodeemitter&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MCTargetDesc_8h.html">MCTargetDesc/X86MCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86FixupKinds_8h.html">MCTargetDesc/X86FixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCCodeEmitter_8h.html">llvm/MC/MCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbol_8h.html">llvm/MC/MCSymbol.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>X86MCCodeEmitter : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  X86MCCodeEmitter(<span class="keyword">const</span> X86MCCodeEmitter &amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordtype">void</span> operator=(<span class="keyword">const</span> X86MCCodeEmitter &amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  X86MCCodeEmitter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;mcii, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;sti,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                   <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;ctx)</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    : MCII(mcii), STI(sti), Ctx(ctx) {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  }</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  ~X86MCCodeEmitter() {}</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">bool</span> is64BitMode()<span class="keyword"> const </span>{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">// FIXME: Can tablegen auto-generate this?</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">getFeatureBits</a>() &amp; X86::Mode64Bit) != 0;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  }</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">bool</span> is32BitMode()<span class="keyword"> const </span>{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// FIXME: Can tablegen auto-generate this?</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">getFeatureBits</a>() &amp; X86::Mode64Bit) == 0;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">unsigned</span> GetX86RegNum(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO)<span class="keyword"> const </span>{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">return</span> Ctx.<a class="code" href="classllvm_1_1MCContext.html#a3fe9c108e3bf910d8d501b4e45b8cdfc">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()) &amp; 0x7;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">// On regular x86, both XMM0-XMM7 and XMM8-XMM15 are encoded in the range</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// 0-7 and the difference between the 2 groups is given by the REX prefix.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// In the VEX prefix, registers are seen sequencially from 0-15 and encoded</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// in 1&#39;s complement form, example:</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">//  ModRM field =&gt; XMM9 =&gt; 1</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">//  VEX.VVVV    =&gt; XMM9 =&gt; ~9</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// See table 4-35 of Intel AVX Programming Reference for details.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> getVEXRegisterEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                       <span class="keywordtype">unsigned</span> OpNum)<span class="keyword"> const </span>{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">unsigned</span> SrcReg = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordtype">unsigned</span> SrcRegNum = GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(OpNum));</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(SrcReg))</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      SrcRegNum |= 8;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// The registers represented through VEX_VVVV should</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// be encoded in 1&#39;s complement form.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> (~SrcRegNum) &amp; 0xf;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> getWriteMaskRegisterEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                             <span class="keywordtype">unsigned</span> OpNum)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    assert(X86::K0 != MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() &amp;&amp;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;           <span class="stringliteral">&quot;Invalid mask register as write-mask!&quot;</span>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordtype">unsigned</span> MaskRegNum = GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(OpNum));</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> MaskRegNum;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">void</span> EmitByte(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    OS &lt;&lt; (char)C;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    ++CurByte;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">void</span> EmitConstant(uint64_t Val, <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// Output the constant in little endian byte order.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != Size; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      EmitByte(Val &amp; 255, CurByte, OS);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      Val &gt;&gt;= 8;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">void</span> EmitImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Disp, <a class="code" href="classllvm_1_1SMLoc.html">SMLoc</a> Loc,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                     <span class="keywordtype">unsigned</span> ImmSize, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                     <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                     <span class="keywordtype">int</span> ImmOffset = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(<span class="keywordtype">unsigned</span> Mod, <span class="keywordtype">unsigned</span> RegOpcode,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    assert(Mod &lt; 4 &amp;&amp; RegOpcode &lt; 8 &amp;&amp; RM &lt; 8 &amp;&amp; <span class="stringliteral">&quot;ModRM Fields out of range!&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">return</span> RM | (RegOpcode &lt;&lt; 3) | (Mod &lt;&lt; 6);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">void</span> EmitRegModRMByte(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;ModRMReg, <span class="keywordtype">unsigned</span> RegOpcodeFld,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                        <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(3, RegOpcodeFld, GetX86RegNum(ModRMReg)), CurByte, OS);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> EmitSIBByte(<span class="keywordtype">unsigned</span> SS, <span class="keywordtype">unsigned</span> Index, <span class="keywordtype">unsigned</span> Base,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                   <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// SIB byte is in the same format as the ModRMByte.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(SS, Index, Base), CurByte, OS);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">void</span> EmitMemModRMByte(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                        <span class="keywordtype">unsigned</span> RegOpcodeField,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                        uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups) <span class="keyword">const</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">void</span> EncodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups) <span class="keyword">const</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">void</span> EmitVEXOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">void</span> EmitSegmentOverridePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                 <span class="keywordtype">int</span> MemOperand, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">void</span> EmitOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;};</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm.html#a79c5b17c2987048110284a7cfc6faa49">  150</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#a79c5b17c2987048110284a7cfc6faa49">llvm::createX86MCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> X86MCCodeEmitter(MCII, STI, Ctx);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/// isDisp8 - Return true if this signed displacement fits in a 8-bit</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/// sign-extended field.</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">  159</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">return</span> Value == (<span class="keywordtype">signed</span> char)Value;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/// isCDisp8 - Return true if this signed displacement fits in a 8-bit</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// compressed dispacement field.</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">  165</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a>(uint64_t TSFlags, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">int</span>&amp; CValue) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  assert(((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>) &amp;&amp;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;         <span class="stringliteral">&quot;Compressed 8-bit displacement is only valid for EVEX inst.&quot;</span>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">unsigned</span> CD8E = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6f617d83344ae968e36ebca93e23dcc3">X86II::EVEX_CD8EShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab27269ff49b8de478fbe5cf27b31c2e2">X86II::EVEX_CD8EMask</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">unsigned</span> CD8V = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da757947b40c15aa0cc0cec13047f56b64">X86II::EVEX_CD8VShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da16b3c2ed2c732c40716ea8edd3aa19d7">X86II::EVEX_CD8VMask</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (CD8V == 0 &amp;&amp; CD8E == 0) {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    CValue = Value;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Value);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">unsigned</span> MemObjSize = 1U &lt;&lt; CD8E;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">if</span> (CD8V &amp; 4) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// Fixed vector length</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    MemObjSize *= 1U &lt;&lt; (CD8V &amp; 0x3);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// Modified vector length</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordtype">bool</span> EVEX_b = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da4a0b5ce031c6c73572f1006babe65b47">X86II::EVEX_B</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">if</span> (!EVEX_b) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="keywordtype">unsigned</span> EVEX_LL = ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da05c399774dc40c2b03d5ab492e1006c6">X86II::VEX_L</a>) ? 1 : 0;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      EVEX_LL += ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1b5f21917d273c19ffaa38e025d6b4af">X86II::EVEX_L2</a>) ? 2 : 0;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      assert(EVEX_LL &lt; 3 &amp;&amp; <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="keywordtype">unsigned</span> NumElems = (1U &lt;&lt; (EVEX_LL + 4)) / MemObjSize;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      NumElems /= 1U &lt;&lt; (CD8V &amp; 0x3);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      MemObjSize *= NumElems;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  }</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordtype">unsigned</span> MemObjMask = MemObjSize - 1;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  assert((MemObjSize &amp; MemObjMask) == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid memory object size.&quot;</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> (Value &amp; MemObjMask) <span class="comment">// Unaligned offset</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  Value /= MemObjSize;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e">Ret</a> = (Value == (<span class="keywordtype">signed</span> char)Value);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">if</span> (Ret)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    CValue = Value;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e">Ret</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// getImmFixupKind - Return the appropriate fixup kind to use for an immediate</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/// in an instruction with the specified TSFlags.</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">  211</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(uint64_t TSFlags) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordtype">unsigned</span> Size = <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">bool</span> isPCRel = <a class="code" href="namespacellvm_1_1X86II.html#a6120dcb132831b2b23b743c0e53f4163">X86II::isImmPCRel</a>(TSFlags);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCFixup.html#a041bc632b5b28b9a8ba61529ec8199e1">MCFixup::getKindForSize</a>(Size, isPCRel);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/// Is32BitMemOperand - Return true if the specified instruction has</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/// a 32-bit memory operand. Op specifies the operand # of the memoperand.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a6356db7e0793dd8bf17a42258da4e54d">  220</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a6356db7e0793dd8bf17a42258da4e54d">Is32BitMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg  = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;       X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())) ||</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;       X86MCRegisterClasses[X86::GR32RegClassID].contains(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())))</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/// Is64BitMemOperand - Return true if the specified instruction has</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/// a 64-bit memory operand. Op specifies the operand # of the memoperand.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span><span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#aac1fda2d1672d110b569065140aa8609">  235</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#aac1fda2d1672d110b569065140aa8609">Is64BitMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg  = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;       X86MCRegisterClasses[X86::GR64RegClassID].contains(BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())) ||</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;       X86MCRegisterClasses[X86::GR64RegClassID].contains(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())))</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/// Is16BitMemOperand - Return true if the specified instruction has</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/// a 16-bit memory operand. Op specifies the operand # of the memoperand.</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a4d4f59c5b552c485faf3a26633ae8f6a">  250</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a4d4f59c5b552c485faf3a26633ae8f6a">Is16BitMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Op) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg  = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;       X86MCRegisterClasses[X86::GR16RegClassID].contains(BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())) ||</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;       X86MCRegisterClasses[X86::GR16RegClassID].contains(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())))</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/// StartsWithGlobalOffsetTable - Check if this expression starts with</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">///  _GLOBAL_OFFSET_TABLE_ and if it is of the form</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">///  _GLOBAL_OFFSET_TABLE_-symbol. This is needed to support PIC on ELF</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/// i386 as _GLOBAL_OFFSET_TABLE_ is magical. We check only simple case that</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/// are know to be used: _GLOBAL_OFFSET_TABLE_ by itself or at the start</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/// of a binary expression.</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">  268</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a> {</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">  269</a></span>&#160;  <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>,</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">  270</a></span>&#160;  <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a>,</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">  271</a></span>&#160;  <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">GOT_SymDiff</a></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;};</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keyword">static</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a9628e76d84cee4c16466e5a7267ff614">  274</a></span>&#160;<a class="code" href="X86MCCodeEmitter_8cpp.html#a9628e76d84cee4c16466e5a7267ff614">StartsWithGlobalOffsetTable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *RHS = 0;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">MCExpr::Binary</a>) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *BE = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    Expr = BE-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#a6fa0e299419a7bd4563ad8a18ea7bc2b">getLHS</a>();</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    RHS = BE-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#a076d8d9106ff8a8ae53365e7c0b41837">getRHS</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">getKind</a>() != <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *Ref = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a>*<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> &amp;<a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = Ref-&gt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html#afba43ef04f7e89dc23859d7938820bd8">getSymbol</a>();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="classllvm_1_1MCSymbol.html#a1c2e92b00e94b279e7a880a305548765">getName</a>() != <span class="stringliteral">&quot;_GLOBAL_OFFSET_TABLE_&quot;</span>)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">if</span> (RHS &amp;&amp; RHS-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">GOT_SymDiff</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a356db8b701b52dc6157799d846aba8f0">  294</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a356db8b701b52dc6157799d846aba8f0">HasSecRelSymbolRef</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *Ref = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a>*<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">return</span> Ref-&gt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a9a2a5ba2cd468f5cf2a1648b6640e455">getKind</a>() == <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#ace20c3d7279515e995910d3dcef655a3a0cca43f5b196466926fb823727bd8902">MCSymbolRefExpr::VK_SECREL</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;EmitImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;DispOp, <a class="code" href="classllvm_1_1SMLoc.html">SMLoc</a> Loc, <span class="keywordtype">unsigned</span> Size,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;              <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a>, <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, <span class="keywordtype">int</span> ImmOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = NULL;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">if</span> (DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a55eeb71ac0e60e12cb37f99e984bda81">isImm</a>()) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// If this is a simple integer displacement that doesn&#39;t require a</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// relocation, emit it now.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5">FK_PCRel_1</a> &amp;&amp;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137">FK_PCRel_2</a> &amp;&amp;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a>) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      EmitConstant(DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>()+ImmOffset, Size, CurByte, OS);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    Expr = <a class="code" href="classllvm_1_1MCConstantExpr.html#af86fe36eb5cf1cc8470095145e2bbfd2">MCConstantExpr::Create</a>(DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>(), Ctx);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    Expr = DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a89ba9ada9753995d37920bd8a8c02662">getExpr</a>();</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  }</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">// If we have an immoffset, add it to the expression.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a> ||</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;       <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe">FK_Data_8</a> ||</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;       <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>))) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = <a class="code" href="X86MCCodeEmitter_8cpp.html#a9628e76d84cee4c16466e5a7267ff614">StartsWithGlobalOffsetTable</a>(Expr);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (Kind != <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      assert(ImmOffset == 0);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158">X86::reloc_global_offset_table</a>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keywordflow">if</span> (Kind == <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a>)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        ImmOffset = CurByte;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86MCCodeEmitter_8cpp.html#a356db8b701b52dc6157799d846aba8f0">HasSecRelSymbolRef</a>(Expr)) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0">FK_SecRel_4</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">MCExpr::Binary</a>) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *Bin = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a>*<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86MCCodeEmitter_8cpp.html#a356db8b701b52dc6157799d846aba8f0">HasSecRelSymbolRef</a>(Bin-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#a6fa0e299419a7bd4563ad8a18ea7bc2b">getLHS</a>())</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;          || <a class="code" href="X86MCCodeEmitter_8cpp.html#a356db8b701b52dc6157799d846aba8f0">HasSecRelSymbolRef</a>(Bin-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#a076d8d9106ff8a8ae53365e7c0b41837">getRHS</a>())) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0">FK_SecRel_4</a>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// If the fixup is pc-relative, we need to bias the value to be relative to</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// the start of the field, not the end of the field.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a> ||</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b">X86::reloc_riprel_4byte</a>) ||</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c">X86::reloc_riprel_4byte_movq_load</a>))</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    ImmOffset -= 4;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137">FK_PCRel_2</a>)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    ImmOffset -= 2;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5">FK_PCRel_1</a>)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    ImmOffset -= 1;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">if</span> (ImmOffset)</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    Expr = <a class="code" href="classllvm_1_1MCBinaryExpr.html#add25499b808bffb7f2e894b5b2032d96">MCBinaryExpr::CreateAdd</a>(Expr, <a class="code" href="classllvm_1_1MCConstantExpr.html#af86fe36eb5cf1cc8470095145e2bbfd2">MCConstantExpr::Create</a>(ImmOffset, Ctx),</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                   Ctx);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// Emit a symbolic constant as a fixup and 4 zeros.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#a414488cc968c8f26651180cf723687ac">MCFixup::Create</a>(CurByte, Expr, <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a>, Loc));</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  EmitConstant(0, Size, CurByte, OS);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::EmitMemModRMByte(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                        <span class="keywordtype">unsigned</span> RegOpcodeField,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                        uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups)<span class="keyword"> const</span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Disp     = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Base     = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Scale    = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(Op+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordtype">unsigned</span> BaseReg = Base.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>();</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordtype">bool</span> HasEVEX = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// Handle %rip relative addressing.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">if</span> (BaseReg == X86::RIP) {    <span class="comment">// [disp32+RIP] in X86-64 mode</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    assert(is64BitMode() &amp;&amp; <span class="stringliteral">&quot;Rip-relative addressing requires 64-bit mode&quot;</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    assert(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid rip-relative address&quot;</span>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(0, RegOpcodeField, 5), CurByte, OS);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a> = <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b">X86::reloc_riprel_4byte</a>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// movq loads are handled with a special relocation form which allows the</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="comment">// linker to eliminate some loads for GOT references which end up in the</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">// same linkage unit.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::MOV64rm)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      FixupKind = <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c">X86::reloc_riprel_4byte_movq_load</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// rip-relative addressing is actually relative to the *next* instruction.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="comment">// Since an immediate can follow the mod/rm byte for an instruction, this</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// means that we need to bias the immediate field of the instruction with</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">// the size of the immediate field.  If we have this case, add it into the</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">// expression to emit.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordtype">int</span> ImmSize = <a class="code" href="namespacellvm_1_1X86II.html#a3b8bc7d5e78603d3c61a536fd4217eba">X86II::hasImm</a>(TSFlags) ? <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags) : 0;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(FixupKind),</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, -ImmSize);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordtype">unsigned</span> BaseRegNo = BaseReg ? GetX86RegNum(Base) : -1U;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">// Determine whether a SIB byte is needed.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">// If no BaseReg, issue a RIP relative instruction only if the MCE can</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// resolve addresses on-the-fly, otherwise use SIB (Intel Manual 2A, table</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// 2-7) and absolute references.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">if</span> (<span class="comment">// The SIB byte must be used if there is an index register.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="comment">// The SIB byte must be used if the base is ESP/RSP/R12, all of which</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="comment">// encode to an R/M value of 4, which indicates that a SIB byte is</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="comment">// present.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      BaseRegNo != <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">N86::ESP</a> &amp;&amp;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="comment">// If there is no base register and we&#39;re in 64-bit mode, we need a SIB</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="comment">// byte to emit an addr that is just &#39;disp32&#39; (the non-RIP relative form).</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      (!is64BitMode() || BaseReg != 0)) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">if</span> (BaseReg == 0) {          <span class="comment">// [disp32]     in X86-32 mode</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(0, RegOpcodeField, 5), CurByte, OS);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">// If the base is not EBP/ESP and there is no displacement, use simple</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// indirect register encoding, this handles addresses like [EAX].  The</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// encoding for [EBP] with no displacement means [disp32] so we handle it</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="comment">// by emitting a displacement of 0 below.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a55eeb71ac0e60e12cb37f99e984bda81">isImm</a>() &amp;&amp; Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>() == 0 &amp;&amp; BaseRegNo != <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">N86::EBP</a>) {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(0, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">// Otherwise, if the displacement fits in a byte, encode as [REG+disp8].</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a55eeb71ac0e60e12cb37f99e984bda81">isImm</a>()) {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <span class="keywordflow">if</span> (!HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>())) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(1, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="comment">// Try EVEX compressed 8-bit displacement first; if failed, fall back to</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="comment">// 32-bit displacement.</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="keywordtype">int</span> CDisp8 = 0;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a>(TSFlags, Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>(), CDisp8)) {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(1, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                      CDisp8 - Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>());</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      }</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">// Otherwise, emit the most general non-SIB encoding: [REG+disp32]</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(2, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>), CurByte, OS,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                  <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// We need a SIB byte, so start by outputting the ModR/M byte first</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  assert(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a> &amp;&amp;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;         IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>() != X86::RSP &amp;&amp; <span class="stringliteral">&quot;Cannot use ESP as index reg!&quot;</span>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">bool</span> ForceDisp32 = <span class="keyword">false</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">bool</span> ForceDisp8  = <span class="keyword">false</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">int</span> CDisp8 = 0;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">int</span> ImmOffset = 0;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">if</span> (BaseReg == 0) {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">// If there is no base register, we emit the special case SIB byte with</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">// MOD=0, BASE=5, to JUST get the index, scale, and displacement.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(0, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    ForceDisp32 = <span class="keyword">true</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Disp.<a class="code" href="classllvm_1_1MCOperand.html#a55eeb71ac0e60e12cb37f99e984bda81">isImm</a>()) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">// Emit the normal disp32 encoding.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(2, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    ForceDisp32 = <span class="keyword">true</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;             <span class="comment">// Base reg can&#39;t be anything that ends up with &#39;5&#39; as the base</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;             <span class="comment">// reg, it is the magic [*] nomenclature that indicates no base.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;             BaseRegNo != <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">N86::EBP</a>) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// Emit no displacement ModR/M byte</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(0, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>())) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// Emit the disp8 encoding.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(1, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    ForceDisp8 = <span class="keyword">true</span>;           <span class="comment">// Make sure to force 8 bit disp if Base=EBP</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a>(TSFlags, Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>(), CDisp8)) {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="comment">// Emit the disp8 encoding.</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(1, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    ForceDisp8 = <span class="keyword">true</span>;           <span class="comment">// Make sure to force 8 bit disp if Base=EBP</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    ImmOffset = CDisp8 - Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>();</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">// Emit the normal disp32 encoding.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    EmitByte(<a class="code" href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a>(2, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">// Calculate what the SS field value should be...</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SSTable[] = { ~0U, 0, 1, ~0U, 2, ~0U, ~0U, ~0U, 3 };</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordtype">unsigned</span> SS = SSTable[Scale.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>()];</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">if</span> (BaseReg == 0) {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">// Handle the SIB byte for the case where there is no base, see Intel</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// Manual 2A, table 2-7. The displacement has already been output.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegNo;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      IndexRegNo = GetX86RegNum(IndexReg);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">else</span> <span class="comment">// Examples: [ESP+1*&lt;noreg&gt;+4] or [scaled idx]+disp32 (MOD=0,BASE=5)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      IndexRegNo = 4;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    EmitSIBByte(SS, IndexRegNo, 5, CurByte, OS);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegNo;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">if</span> (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>())</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      IndexRegNo = GetX86RegNum(IndexReg);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      IndexRegNo = 4;   <span class="comment">// For example [ESP+1*&lt;noreg&gt;+4]</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    EmitSIBByte(SS, IndexRegNo, GetX86RegNum(Base), CurByte, OS);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="comment">// Do we need to output a displacement?</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">if</span> (ForceDisp8)</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, ImmOffset);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ForceDisp32 || Disp.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>() != 0)</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    EmitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>),</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;}</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/// EmitVEXOpcodePrefix - AVX instructions are encoded using a opcode prefix</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/// called VEX.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86MCCodeEmitter::EmitVEXOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                           <span class="keywordtype">int</span> MemOperand, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordtype">bool</span> HasEVEX = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordtype">bool</span> HasEVEX_K = HasEVEX &amp;&amp; ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabe6298d9ba729db7fa5c2149de1b21ed">X86II::EVEX_K</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordtype">bool</span> HasVEX_4V = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8a71098306ad6ceef2c5cde6440f81ff">X86II::VEX_4V</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordtype">bool</span> HasVEX_4VOp3 = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da850d430f499e9080244f66d7b181fed1">X86II::VEX_4VOp3</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordtype">bool</span> HasMemOp4 = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac285c589005fb528717929d9bf16f205">X86II::MemOp4</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// VEX_R: opcode externsion equivalent to REX.R in</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// 1&#39;s complement (inverted) form</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="comment">//  1: Same as REX_R=0 (must be 1 in 32-bit mode)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">//  0: Same as REX_R=1 (64 bit mode only)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> VEX_R = 0x1;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> EVEX_R2 = 0x1;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">// VEX_X: equivalent to REX.X, only used when a</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">// register is used for index in SIB Byte.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">//  1: Same as REX.X=0 (must be 1 in 32-bit mode)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">//  0: Same as REX.X=1 (64-bit mode only)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> VEX_X = 0x1;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">// VEX_B:</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">//  1: Same as REX_B=0 (ignored in 32-bit mode)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">//  0: Same as REX_B=1 (64 bit mode only)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> VEX_B = 0x1;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="comment">// VEX_W: opcode specific (use like REX.W, or used for</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="comment">// opcode extension, or ignored, depending on the opcode byte)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabb7d94bc7530e6b712efe1cf19cc1421">VEX_W</a> = 0;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="comment">// XOP: Use XOP prefix byte 0x8f instead of VEX.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6bfb2e744793a1d413a8890afedb2503">XOP</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="comment">// VEX_5M (VEX m-mmmmm field):</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment">//  0b00000: Reserved for future use</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">//  0b00001: implied 0F leading opcode</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="comment">//  0b00010: implied 0F 38 leading opcode bytes</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">//  0b00011: implied 0F 3A leading opcode bytes</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">//  0b00100-0b11111: Reserved for future use</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="comment">//  0b01000: XOP map select - 08h instructions with imm byte</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="comment">//  0b01001: XOP map select - 09h instructions with no imm byte</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="comment">//  0b01010: XOP map select - 0Ah instructions with imm dword</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> VEX_5M = 0x1;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">// VEX_4V (VEX vvvv field): a register specifier</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="comment">// (in 1&#39;s complement form) or 1111 if unused.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8a71098306ad6ceef2c5cde6440f81ff">VEX_4V</a> = 0xf;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> EVEX_V2 = 0x1;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="comment">// VEX_L (Vector Length):</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="comment">//  0: scalar or 128-bit vector</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="comment">//  1: 256-bit vector</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da05c399774dc40c2b03d5ab492e1006c6">VEX_L</a> = 0;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1b5f21917d273c19ffaa38e025d6b4af">EVEX_L2</a> = 0;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">// VEX_PP: opcode extension providing equivalent</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// functionality of a SIMD prefix</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">//  0b00: None</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">//  0b01: 66</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="comment">//  0b10: F3</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">//  0b11: F2</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> VEX_PP = 0;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// EVEX_U</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> EVEX_U = 1; <span class="comment">// Always &#39;1&#39; so far</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">// EVEX_z</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> EVEX_z = 0;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="comment">// EVEX_b</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> EVEX_b = 0;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="comment">// EVEX_aaa</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> EVEX_aaa = 0;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// Encode the operand size opcode prefix as needed.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad11797b0ad89e5eb13f16d7a2ba9741e">X86II::OpSize</a>)</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    VEX_PP = 0x01;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabb7d94bc7530e6b712efe1cf19cc1421">X86II::VEX_W</a>)</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    VEX_W = 1;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6bfb2e744793a1d413a8890afedb2503">X86II::XOP</a>)</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    XOP = <span class="keyword">true</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da05c399774dc40c2b03d5ab492e1006c6">X86II::VEX_L</a>)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    VEX_L = 1;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">if</span> (HasEVEX &amp;&amp; ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1b5f21917d273c19ffaa38e025d6b4af">X86II::EVEX_L2</a>))</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    EVEX_L2 = 1;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">if</span> (HasEVEX_K &amp;&amp; ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da11f2ede3e2eee190e2ff483d2e28c8c8">X86II::EVEX_Z</a>))</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    EVEX_z = 1;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">if</span> (HasEVEX &amp;&amp; ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da4a0b5ce031c6c73572f1006babe65b47">X86II::EVEX_B</a>))</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    EVEX_b = 1;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8b3c7aaf882e6e14184ca0c2eb4848ce">X86II::Op0Mask</a>) {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid prefix!&quot;</span>);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa77319fb93896ec55033cdf328e8771d">X86II::T8</a>:  <span class="comment">// 0F 38</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    VEX_5M = 0x2;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad254d64df655ab661c3c3330610385af">X86II::TA</a>:  <span class="comment">// 0F 3A</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    VEX_5M = 0x3;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1f3e2010b1037a066eeebcd8861862a1">X86II::T8XS</a>: <span class="comment">// F3 0F 38</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    VEX_PP = 0x2;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    VEX_5M = 0x2;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0f0025449dcae24bf5f4af0b6208b06b">X86II::T8XD</a>: <span class="comment">// F2 0F 38</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    VEX_PP = 0x3;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    VEX_5M = 0x2;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da94334ca78eb5402211cbb73b3d0b4e88">X86II::TAXD</a>: <span class="comment">// F2 0F 3A</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    VEX_PP = 0x3;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    VEX_5M = 0x3;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad9268658d1be801bae20dba1f1378dcf">X86II::XS</a>:  <span class="comment">// F3 0F</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    VEX_PP = 0x2;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5309cc29d36de4eb6d05bae85de58f78">X86II::XD</a>:  <span class="comment">// F2 0F</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    VEX_PP = 0x3;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da795f8c500afa7f68a28ab76a7ba51bb3">X86II::XOP8</a>:</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    VEX_5M = 0x8;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daad17d87f0e80d893eb6e7a94ec40e7b5">X86II::XOP9</a>:</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    VEX_5M = 0x9;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae5decae65076102497629dcadb77bc40">X86II::XOPA</a>:</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    VEX_5M = 0xA;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6ba65e174dfdcdb111e1aea6b4299b16">X86II::TB</a>: <span class="comment">// VEX_5M/VEX_PP already correct</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  }</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="comment">// Classify VEX_B, VEX_4V, VEX_R, VEX_X</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>();</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = 0;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">if</span> (NumOps &gt; 1 &amp;&amp; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(1, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 0)</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    ++CurOp;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumOps &gt; 3 &amp;&amp; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(2, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 0 &amp;&amp;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;           Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(3, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 1)</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="comment">// Special case for AVX-512 GATHER with 2 TIED_TO operands</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="comment">// Skip the first 2 operands: dst, mask_wb</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    CurOp += 2;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumOps &gt; 3 &amp;&amp; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(2, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 0 &amp;&amp;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;           Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(NumOps - 1, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 1)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="comment">// Special case for GATHER with 2 TIED_TO operands</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// Skip the first 2 operands: dst, mask_wb</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    CurOp += 2;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumOps &gt; 2 &amp;&amp; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(NumOps - 2, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 0)</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="comment">// SCATTER</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    ++CurOp;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a4c3e58b42be6e89d114cd33738f4a5">X86II::MRMInitReg</a>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;FIXME: Remove this!&quot;</span>);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>: {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">// MRMDestMem instructions forms:</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">//  MemAddr, src1(ModR/M)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">//  MemAddr, src1(VEX_4V), src2(ModR/M)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">//  MemAddr, src1(ModR/M), imm8</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand + </div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                                 <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      VEX_B = 0x0;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand +</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                                 <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      VEX_X = 0x0;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand +</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                          <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      EVEX_V2 = 0x0;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    CurOp += <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      EVEX_aaa = getWriteMaskRegisterEncoding(MI, CurOp++);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        EVEX_V2 = 0x0;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      CurOp++;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>()) {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        VEX_R = 0x0;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        EVEX_R2 = 0x0;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>:</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">// MRMSrcMem instructions forms:</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="comment">//  src1(ModR/M), MemAddr</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">//  src1(ModR/M), src2(VEX_4V), MemAddr</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="comment">//  src1(ModR/M), MemAddr, imm8</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">//  src1(ModR/M), MemAddr, src2(VEX_I8IMM)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="comment">//  FMA4:</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(ModR/M), src3(VEX_I8IMM)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(VEX_I8IMM), src3(ModR/M),</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      VEX_R = 0x0;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      EVEX_R2 = 0x0;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    CurOp++;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;      EVEX_aaa = getWriteMaskRegisterEncoding(MI, CurOp++);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        EVEX_V2 = 0x0;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      CurOp++;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    }</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;               MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      VEX_B = 0x0;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;               MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      VEX_X = 0x0;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand +</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                          <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      EVEX_V2 = 0x0;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4VOp3)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      <span class="comment">// Instruction format for 4VOp3:</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      <span class="comment">//   src1(ModR/M), MemAddr, src3(VEX_4V)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      <span class="comment">// CurOp points to start of the MemoryOperand,</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="comment">//   it skips TIED_TO operands if exist, then increments past src1.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="comment">// CurOp + X86::AddrNumOperands will point to src3.</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>: {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="comment">// MRM[0-9]m instructions forms:</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="comment">//  MemAddr</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="comment">//  src1(VEX_4V), MemAddr</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        EVEX_V2 = 0x0;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      CurOp++;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      EVEX_aaa = getWriteMaskRegisterEncoding(MI, CurOp++);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;               MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      VEX_B = 0x0;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;               MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      VEX_X = 0x0;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  }</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>:</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">// MRMSrcReg instructions forms:</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">//  dst(ModR/M), src1(VEX_4V), src2(ModR/M), src3(VEX_I8IMM)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="comment">//  dst(ModR/M), src1(ModR/M)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="comment">//  dst(ModR/M), src1(ModR/M), imm8</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="comment">//  FMA4:</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(ModR/M), src3(VEX_I8IMM)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(VEX_I8IMM), src3(ModR/M),</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      VEX_R = 0x0;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      EVEX_R2 = 0x0;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    CurOp++;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      EVEX_aaa = getWriteMaskRegisterEncoding(MI, CurOp++);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        EVEX_V2 = 0x0;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      CurOp++;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">if</span> (HasMemOp4) <span class="comment">// Skip second register source (encoded in I8IMM)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      CurOp++;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      VEX_B = 0x0;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      VEX_X = 0x0;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    CurOp++;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4VOp3)</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabe42ba2fb12010736a3d91ff51c00f91">X86II::MRMDestReg</a>:</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="comment">// MRMDestReg instructions forms:</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="comment">//  dst(ModR/M), src(ModR/M)</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="comment">//  dst(ModR/M), src(ModR/M), imm8</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="comment">//  dst(ModR/M), src1(VEX_4V), src2(ModR/M)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      VEX_B = 0x0;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      VEX_X = 0x0;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    CurOp++;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      EVEX_aaa = getWriteMaskRegisterEncoding(MI, CurOp++);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        EVEX_V2 = 0x0;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      CurOp++;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      VEX_R = 0x0;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      EVEX_R2 = 0x0;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf4593f298ffcbd9b56cccee8c9b08f4f">X86II::MRM1r</a>:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50b127ece65d9d64ecff049972c908a7">X86II::MRM2r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae3f4d0f3323d02cfb646af18c329dcc1">X86II::MRM3r</a>:</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf2b510dd27c823fbcb97dccc422165dc">X86II::MRM4r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1ccd60dae6f567df2362f05b10053f2c">X86II::MRM5r</a>:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dafe4134fe8da389ed6dbaddff7d04e924">X86II::MRM6r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da48bbc6e11eab7158eca421cdbefb4300">X86II::MRM7r</a>:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="comment">// MRM0r-MRM7r instructions forms:</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="comment">//  dst(VEX_4V), src(ModR/M), imm8</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      VEX_4V = getVEXRegisterEncoding(MI, CurOp);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;          EVEX_V2 = 0x0;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      CurOp++;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    }    </div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      EVEX_aaa = getWriteMaskRegisterEncoding(MI, CurOp++);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      VEX_B = 0x0;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">X86II::is32ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      VEX_X = 0x0;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// RawFrm</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="comment">// Emit segment override opcode prefix as needed.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  EmitSegmentOverridePrefix(TSFlags, CurByte, MemOperand, MI, OS);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">if</span> (!HasEVEX) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="comment">// VEX opcode prefix can have 2 or 3 bytes</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="comment">//  3 bytes:</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="comment">//    +-----+ +--------------+ +-------------------+</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="comment">//    | C4h | | RXB | m-mmmm | | W | vvvv | L | pp |</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="comment">//    +-----+ +--------------+ +-------------------+</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">//  2 bytes:</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">//    +-----+ +-------------------+</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="comment">//    | C5h | | R | vvvv | L | pp |</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="comment">//    +-----+ +-------------------+</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> LastByte = VEX_PP | (VEX_L &lt;&lt; 2) | (VEX_4V &lt;&lt; 3);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">if</span> (VEX_B &amp;&amp; VEX_X &amp;&amp; !VEX_W &amp;&amp; !XOP &amp;&amp; (VEX_5M == 1)) { <span class="comment">// 2 byte VEX prefix</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      EmitByte(0xC5, CurByte, OS);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      EmitByte(LastByte | (VEX_R &lt;&lt; 7), CurByte, OS);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="comment">// 3 byte VEX prefix</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    EmitByte(XOP ? 0x8F : 0xC4, CurByte, OS);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    EmitByte(VEX_R &lt;&lt; 7 | VEX_X &lt;&lt; 6 | VEX_B &lt;&lt; 5 | VEX_5M, CurByte, OS);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    EmitByte(LastByte | (VEX_W &lt;&lt; 7), CurByte, OS);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="comment">// EVEX opcode prefix can have 4 bytes</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="comment">// +-----+ +--------------+ +-------------------+ +------------------------+</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">// | 62h | | RXBR&#39; | 00mm | | W | vvvv | U | pp | | z | L&#39;L | b | v&#39; | aaa |</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="comment">// +-----+ +--------------+ +-------------------+ +------------------------+</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    assert((VEX_5M &amp; 0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>) == VEX_5M</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;           &amp;&amp; <span class="stringliteral">&quot;More than 2 significant bits in VEX.m-mmmm fields for EVEX!&quot;</span>);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    VEX_5M &amp;= 0x3;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    EmitByte(0x62, CurByte, OS);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    EmitByte((VEX_R   &lt;&lt; 7) |</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;             (VEX_X   &lt;&lt; 6) |</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;             (VEX_B   &lt;&lt; 5) |</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;             (EVEX_R2 &lt;&lt; 4) |</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;             VEX_5M, CurByte, OS);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    EmitByte((VEX_W   &lt;&lt; 7) |</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;             (VEX_4V  &lt;&lt; 3) |</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;             (EVEX_U  &lt;&lt; 2) |</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;             VEX_PP, CurByte, OS);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    EmitByte((EVEX_z  &lt;&lt; 7) |</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;             (EVEX_L2 &lt;&lt; 6) |</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;             (VEX_L   &lt;&lt; 5) |</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;             (EVEX_b  &lt;&lt; 4) |</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;             (EVEX_V2 &lt;&lt; 3) |</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;             EVEX_aaa, CurByte, OS);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  }</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;}</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/// DetermineREXPrefix - Determine if the MCInst has to be encoded with a X86-64</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/// REX prefix which specifies 1) 64-bit instructions, 2) non-default operand</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/// size, and 3) use of X86-64 extended registers.</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a1ff0ac183775fd71d24943882bea4ca5">  950</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a1ff0ac183775fd71d24943882bea4ca5">DetermineREXPrefix</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, uint64_t TSFlags,</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc) {</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordtype">unsigned</span> REX = 0;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da12e1b321252ff4c31f9a6b563d8d18b7">X86II::REX_W</a>)</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    REX |= 1 &lt;&lt; 3; <span class="comment">// set REX.W</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#aa168c83cd321703fa7d10e739d48a0df">getNumOperands</a>() == 0) <span class="keywordflow">return</span> REX;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MCInst.html#aa168c83cd321703fa7d10e739d48a0df">getNumOperands</a>();</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// FIXME: MCInst should explicitize the two-addrness.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordtype">bool</span> isTwoAddr = NumOps &gt; 1 &amp;&amp;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                      Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(1, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">// If it accesses SPL, BPL, SIL, or DIL, then it requires a 0x40 REX prefix.</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = isTwoAddr ? 1 : 0;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">for</span> (; i != NumOps; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(i);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>();</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1X86II.html#a685ff591af4b9e02b3421fea80e7b337">X86II::isX86_64NonExtLowByteReg</a>(Reg)) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="comment">// FIXME: The caller of DetermineREXPrefix slaps this prefix onto anything</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="comment">// that returns non-zero.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    REX |= 0x40; <span class="comment">// REX fixed encoding prefix</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  }</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a4c3e58b42be6e89d114cd33738f4a5">X86II::MRMInitReg</a>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;FIXME: Remove this!&quot;</span>);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>:</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      REX |= 1 &lt;&lt; 2; <span class="comment">// set REX.R</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    i = isTwoAddr ? 2 : 1;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordflow">for</span> (; i != NumOps; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(i);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        REX |= 1 &lt;&lt; 0; <span class="comment">// set REX.B</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    }</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>: {</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      REX |= 1 &lt;&lt; 2; <span class="comment">// set REX.R</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = 0;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    i = isTwoAddr ? 2 : 1;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">for</span> (; i != NumOps; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(i);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>()) {</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;          REX |= 1 &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>; <span class="comment">// set REX.B (Bit=0) and REX.X (Bit=1)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        Bit++;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>:</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>: {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordtype">unsigned</span> e = (isTwoAddr ? <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>+1 : <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    i = isTwoAddr ? 1 : 0;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">if</span> (NumOps &gt; e &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(e).<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(e).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      REX |= 1 &lt;&lt; 2; <span class="comment">// set REX.R</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = 0;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">for</span> (; i != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(i);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>()) {</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;          REX |= 1 &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>; <span class="comment">// REX.B (Bit=0) and REX.X (Bit=1)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        Bit++;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      }</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    }</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  }</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      REX |= 1 &lt;&lt; 0; <span class="comment">// set REX.B</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    i = isTwoAddr ? 2 : 1;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> e = NumOps; i != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(i);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        REX |= 1 &lt;&lt; 2; <span class="comment">// set REX.R</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    }</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  }</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">return</span> REX;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;}</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/// EmitSegmentOverridePrefix - Emit segment override opcode prefix as needed</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86MCCodeEmitter::EmitSegmentOverridePrefix(uint64_t TSFlags,</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7087621a3357e78007e723620a559c61">X86II::SegOvrMask</a>) {</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid segment!&quot;</span>);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="comment">// No segment override, check for explicit one on memory operand.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">if</span> (MemOperand != -1) {   <span class="comment">// If the instruction has a memory operand.</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(MemOperand+<a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()) {</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown segment register!&quot;</span>);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      <span class="keywordflow">case</span> 0: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;      <span class="keywordflow">case</span> X86::CS: EmitByte(0x2E, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      <span class="keywordflow">case</span> X86::SS: EmitByte(0x36, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      <span class="keywordflow">case</span> X86::DS: EmitByte(0x3E, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      <span class="keywordflow">case</span> X86::ES: EmitByte(0x26, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">X86::FS</a>: EmitByte(0x64, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">X86::GS</a>: EmitByte(0x65, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;      }</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    }</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">X86II::FS</a>:</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    EmitByte(0x64, CurByte, OS);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">X86II::GS</a>:</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    EmitByte(0x65, CurByte, OS);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  }</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;}</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">/// EmitOpcodePrefix - Emit all instruction prefixes prior to the opcode.</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/// MemOperand is the operand # of the start of a memory operand if present.  If</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/// Not present, it is -1.</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86MCCodeEmitter::EmitOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                                        <span class="keywordtype">int</span> MemOperand, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="comment">// Emit the lock opcode prefix as needed.</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7d42cf62fdc04de0252fec0978ca907c">X86II::LOCK</a>)</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    EmitByte(0xF0, CurByte, OS);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="comment">// Emit segment override opcode prefix as needed.</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  EmitSegmentOverridePrefix(TSFlags, CurByte, MemOperand, MI, OS);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="comment">// Emit the repeat opcode prefix as needed.</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8b3c7aaf882e6e14184ca0c2eb4848ce">X86II::Op0Mask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da732a88e3de2655c55ec4eb6f50958493">X86II::REP</a>)</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    EmitByte(0xF3, CurByte, OS);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="comment">// Emit the address size opcode prefix as needed.</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordtype">bool</span> need_address_override;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da414c0c2c081be5942584d77ec6118cbf">X86II::AdSize</a>) {</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    need_address_override = <span class="keyword">true</span>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemOperand == -1) {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    need_address_override = <span class="keyword">false</span>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is64BitMode()) {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    assert(!<a class="code" href="X86MCCodeEmitter_8cpp.html#a4d4f59c5b552c485faf3a26633ae8f6a">Is16BitMemOperand</a>(MI, MemOperand));</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    need_address_override = <a class="code" href="X86MCCodeEmitter_8cpp.html#a6356db7e0793dd8bf17a42258da4e54d">Is32BitMemOperand</a>(MI, MemOperand);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is32BitMode()) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    assert(!<a class="code" href="X86MCCodeEmitter_8cpp.html#aac1fda2d1672d110b569065140aa8609">Is64BitMemOperand</a>(MI, MemOperand));</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    need_address_override = <a class="code" href="X86MCCodeEmitter_8cpp.html#a4d4f59c5b552c485faf3a26633ae8f6a">Is16BitMemOperand</a>(MI, MemOperand);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    need_address_override = <span class="keyword">false</span>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  }</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> (need_address_override)</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    EmitByte(0x67, CurByte, OS);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="comment">// Emit the operand size opcode prefix as needed.</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad11797b0ad89e5eb13f16d7a2ba9741e">X86II::OpSize</a>)</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    EmitByte(0x66, CurByte, OS);</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordtype">bool</span> Need0FPrefix = <span class="keyword">false</span>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; X86II::Op0Mask) {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid prefix!&quot;</span>);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> 0: <span class="keywordflow">break</span>;  <span class="comment">// No prefix!</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da732a88e3de2655c55ec4eb6f50958493">X86II::REP</a>: <span class="keywordflow">break</span>; <span class="comment">// already handled.</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6ba65e174dfdcdb111e1aea6b4299b16">X86II::TB</a>:  <span class="comment">// Two-byte opcode prefix</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa77319fb93896ec55033cdf328e8771d">X86II::T8</a>:  <span class="comment">// 0F 38</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad254d64df655ab661c3c3330610385af">X86II::TA</a>:  <span class="comment">// 0F 3A</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2e8789f800ed98ba1e74592551b80ef9">X86II::A6</a>:  <span class="comment">// 0F A6</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab26eb4592ac573c5c995ea3d000eed78">X86II::A7</a>:  <span class="comment">// 0F A7</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    Need0FPrefix = <span class="keyword">true</span>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1f3e2010b1037a066eeebcd8861862a1">X86II::T8XS</a>: <span class="comment">// F3 0F 38</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    EmitByte(0xF3, CurByte, OS);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    Need0FPrefix = <span class="keyword">true</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0f0025449dcae24bf5f4af0b6208b06b">X86II::T8XD</a>: <span class="comment">// F2 0F 38</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    EmitByte(0xF2, CurByte, OS);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    Need0FPrefix = <span class="keyword">true</span>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da94334ca78eb5402211cbb73b3d0b4e88">X86II::TAXD</a>: <span class="comment">// F2 0F 3A</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    EmitByte(0xF2, CurByte, OS);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    Need0FPrefix = <span class="keyword">true</span>;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad9268658d1be801bae20dba1f1378dcf">X86II::XS</a>:   <span class="comment">// F3 0F</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    EmitByte(0xF3, CurByte, OS);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    Need0FPrefix = <span class="keyword">true</span>;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5309cc29d36de4eb6d05bae85de58f78">X86II::XD</a>:   <span class="comment">// F2 0F</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    EmitByte(0xF2, CurByte, OS);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    Need0FPrefix = <span class="keyword">true</span>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da07946dc85f27c45b26fd857ce791f74a">X86II::D8</a>: EmitByte(0xD8, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dafbf60a40601aeb457d0483d330ac35ec">X86II::D9</a>: EmitByte(0xD9, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da4e7ea93eb7bffafeed5db26fe5e9a179">X86II::DA</a>: EmitByte(0xDA, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac75439f87e76167e734537afa670905c">X86II::DB</a>: EmitByte(0xDB, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da41e3661a4c59a694dcd9b978acdde1a9">X86II::DC</a>: EmitByte(0xDC, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7b735c1bd406b9813cc83c8f7edc8ed8">X86II::DD</a>: EmitByte(0xDD, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543">X86II::DE</a>: EmitByte(0xDE, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0">X86II::DF</a>: EmitByte(0xDF, CurByte, OS); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  }</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="comment">// Handle REX prefix.</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="comment">// FIXME: Can this come before F2 etc to simplify emission?</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keywordflow">if</span> (is64BitMode()) {</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> REX = <a class="code" href="X86MCCodeEmitter_8cpp.html#a1ff0ac183775fd71d24943882bea4ca5">DetermineREXPrefix</a>(MI, TSFlags, Desc))</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      EmitByte(0x40 | REX, CurByte, OS);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="comment">// 0x0F escape code must be emitted just before the opcode.</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">if</span> (Need0FPrefix)</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    EmitByte(0x0F, CurByte, OS);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="comment">// FIXME: Pull this up into previous switch if REX can be moved earlier.</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; X86II::Op0Mask) {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1f3e2010b1037a066eeebcd8861862a1">X86II::T8XS</a>:  <span class="comment">// F3 0F 38</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0f0025449dcae24bf5f4af0b6208b06b">X86II::T8XD</a>:  <span class="comment">// F2 0F 38</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa77319fb93896ec55033cdf328e8771d">X86II::T8</a>:    <span class="comment">// 0F 38</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    EmitByte(0x38, CurByte, OS);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da94334ca78eb5402211cbb73b3d0b4e88">X86II::TAXD</a>:  <span class="comment">// F2 0F 3A</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad254d64df655ab661c3c3330610385af">X86II::TA</a>:    <span class="comment">// 0F 3A</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    EmitByte(0x3A, CurByte, OS);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2e8789f800ed98ba1e74592551b80ef9">X86II::A6</a>:    <span class="comment">// 0F A6</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    EmitByte(0xA6, CurByte, OS);</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab26eb4592ac573c5c995ea3d000eed78">X86II::A7</a>:    <span class="comment">// 0F A7</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    EmitByte(0xA7, CurByte, OS);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  }</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;}</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;EncodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups)<span class="keyword"> const </span>{</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(Opcode);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  uint64_t TSFlags = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="comment">// Pseudo instructions don&#39;t get encoded.</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac147ba1bbcbb4cbda038e4fbd6e5bb31">X86II::Pseudo</a>)</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>();</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = <a class="code" href="namespacellvm_1_1X86II.html#a5176b61b97ef93028996eb21f211f96e">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">// Keep track of the current byte being emitted.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordtype">unsigned</span> CurByte = 0;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="comment">// Is this instruction encoded using the AVX VEX prefix?</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordtype">bool</span> HasVEXPrefix = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6702853ec24d45d810d71e321eb9e256">X86II::VEX</a>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="comment">// It uses the VEX.VVVV field?</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordtype">bool</span> HasVEX_4V = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8a71098306ad6ceef2c5cde6440f81ff">X86II::VEX_4V</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordtype">bool</span> HasVEX_4VOp3 = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da850d430f499e9080244f66d7b181fed1">X86II::VEX_4VOp3</a>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordtype">bool</span> HasMemOp4 = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac285c589005fb528717929d9bf16f205">X86II::MemOp4</a>;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MemOp4_I8IMMOperand = 2;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">// It uses the EVEX.aaa field?</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordtype">bool</span> HasEVEX = (TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordtype">bool</span> HasEVEX_K = HasEVEX &amp;&amp; ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabe6298d9ba729db7fa5c2149de1b21ed">X86II::EVEX_K</a>);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="comment">// Determine where the memory operand starts, if present.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordtype">int</span> MemoryOperand = <a class="code" href="namespacellvm_1_1X86II.html#a7b2d817043fc258687167e49cf39d9c2">X86II::getMemoryOperandNo</a>(TSFlags, Opcode);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">if</span> (MemoryOperand != -1) MemoryOperand += CurOp;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">if</span> (!HasVEXPrefix)</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    EmitOpcodePrefix(TSFlags, CurByte, MemoryOperand, MI, Desc, OS);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    EmitVEXOpcodePrefix(TSFlags, CurByte, MemoryOperand, MI, Desc, OS);</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> BaseOpcode = <a class="code" href="namespacellvm_1_1X86II.html#af1156bb19c180e0b6eb481d8b52604c1">X86II::getBaseOpcodeFor</a>(TSFlags);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da754857df5ef0fb86ebacbba24628d518">X86II::Has3DNow0F0FOpcode</a>)</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    BaseOpcode = 0x0F;   <span class="comment">// Weird 3DNow! encoding.</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordtype">unsigned</span> SrcRegNum = 0;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; X86II::FormMask) {</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a4c3e58b42be6e89d114cd33738f4a5">X86II::MRMInitReg</a>:</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;FIXME: Remove this form when the JIT moves to MCCodeEmitter!&quot;</span>);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;FORM: &quot;</span> &lt;&lt; (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown FormMask value in X86MCCodeEmitter!&quot;</span>);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac147ba1bbcbb4cbda038e4fbd6e5bb31">X86II::Pseudo</a>:</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Pseudo instruction shouldn&#39;t be emitted&quot;</span>);</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0418cac03c72116432f2161ba81a9477">X86II::RawFrm</a>:</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da682f4bde7ea50ebb5d09cfc9f8283d87">X86II::RawFrmImm8</a>:</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    EmitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(),</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                  <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags),</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    EmitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte,</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;                  OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab246efb880b0f5ea54ddf3879bced8e3">X86II::RawFrmImm16</a>:</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    EmitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(),</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                  <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags),</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    EmitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 2, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">FK_Data_2</a>, CurByte,</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                  OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5cd1bb6ca4bb8d7b507c98b61a19ae77">X86II::AddRegFrm</a>:</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    EmitByte(BaseOpcode + GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++)), CurByte, OS);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabe42ba2fb12010736a3d91ff51c00f91">X86II::MRMDestReg</a>:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    SrcRegNum = CurOp + 1;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      SrcRegNum++;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    EmitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp),</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                     GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(SrcRegNum)), CurByte, OS);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>:</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    SrcRegNum = CurOp + <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      SrcRegNum++;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    EmitMemModRMByte(MI, CurOp,</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;                     GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(SrcRegNum)),</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                     TSFlags, CurByte, OS, Fixups);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>:</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    SrcRegNum = CurOp + 1;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;      SrcRegNum++;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keywordflow">if</span> (HasMemOp4) <span class="comment">// Skip 2nd src (which is encoded in I8IMM)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    EmitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(SrcRegNum),</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                     GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp)), CurByte, OS);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="comment">// 2 operands skipped with HasMemOp4, compensate accordingly</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    CurOp = HasMemOp4 ? SrcRegNum : SrcRegNum + 1;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4VOp3)</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      ++CurOp;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>: {</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="keywordtype">int</span> AddrOperands = <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordtype">unsigned</span> FirstMemOp = CurOp+1;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) { <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      ++AddrOperands;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      ++FirstMemOp;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    }</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      ++AddrOperands;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      ++FirstMemOp;  <span class="comment">// Skip the register source (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    }</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keywordflow">if</span> (HasMemOp4) <span class="comment">// Skip second register source (encoded in I8IMM)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      ++FirstMemOp;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    EmitMemModRMByte(MI, FirstMemOp, GetX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp)),</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                     TSFlags, CurByte, OS, Fixups);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    CurOp += AddrOperands + 1;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4VOp3)</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      ++CurOp;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  }</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf4593f298ffcbd9b56cccee8c9b08f4f">X86II::MRM1r</a>:</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50b127ece65d9d64ecff049972c908a7">X86II::MRM2r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae3f4d0f3323d02cfb646af18c329dcc1">X86II::MRM3r</a>:</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf2b510dd27c823fbcb97dccc422165dc">X86II::MRM4r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1ccd60dae6f567df2362f05b10053f2c">X86II::MRM5r</a>:</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dafe4134fe8da389ed6dbaddff7d04e924">X86II::MRM6r</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da48bbc6e11eab7158eca421cdbefb4300">X86II::MRM7r</a>:</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip the register dst (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      ++CurOp;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    EmitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++),</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                     (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>)-<a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>,</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                     CurByte, OS);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>:</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip the register dst (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      ++CurOp;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    EmitMemModRMByte(MI, CurOp, (TSFlags &amp; X86II::FormMask)-<a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>,</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                     TSFlags, CurByte, OS, Fixups);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    CurOp += <a class="code" href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dadf13526f9c198e6d3c44b18fade1cdaa">X86II::MRM_C1</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da189edb0057c77e393b6cd48c6a57844f">X86II::MRM_C2</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0b8663d52f6013c3c4c44ee6b3e4c221">X86II::MRM_C3</a>:</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daec272046d5dd90472121b5a374c10c13">X86II::MRM_C4</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da37445de2099407dfca0ec37ff35fe5d5">X86II::MRM_C8</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0125d0cd4af4273d1367a6c462839199">X86II::MRM_C9</a>:</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5b915593c95df3a2d84c96327151320d">X86II::MRM_CA</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da395918f662de770c178e7f7e544934ba">X86II::MRM_CB</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa9cc16d23eb1dbbd266f08d5b72c9d3b">X86II::MRM_D0</a>:</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3bcf50adb50e141c86c2207c2665a914">X86II::MRM_D1</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daeaa884b20defdb5c6e68fad5b0292c5e">X86II::MRM_D4</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0463837736d6ed75cc0575e546ad9769">X86II::MRM_D5</a>:</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da272fc77667a050402a169a058b0a4743">X86II::MRM_D6</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a240d439831945855485d9f668be73d">X86II::MRM_D8</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5502e099f8608464260941952d44efd6">X86II::MRM_D9</a>:</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab93028e02236b5c4c5d824a31d68805d">X86II::MRM_DA</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da9a3b74dbd24dd89ad5cdca90b5fd868f">X86II::MRM_DB</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da16edad2aa61ba14cb331d3741526c0bc">X86II::MRM_DC</a>:</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da571898bf7abbdc75ca1da8810cde5e0f">X86II::MRM_DD</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da248e1fc19cfe5ff9230b7ed6dbf9cd72">X86II::MRM_DE</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daccca1bfb3adb4527dfd581b8d68540a6">X86II::MRM_DF</a>:</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5d145c66ae6d756f9e9ad6ca5679fc30">X86II::MRM_E8</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da936de17cbfd634fac5595a37a533f95f">X86II::MRM_F0</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daaf1c2bcbf66b594cb5ef0710023eaa2a">X86II::MRM_F8</a>:</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da44d10b054bc67d9b6f1a07b9dc0d18ee">X86II::MRM_F9</a>:</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    EmitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MRM;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">switch</span> (TSFlags &amp; X86II::FormMask) {</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid Form&quot;</span>);</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dadf13526f9c198e6d3c44b18fade1cdaa">X86II::MRM_C1</a>: MRM = 0xC1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da189edb0057c77e393b6cd48c6a57844f">X86II::MRM_C2</a>: MRM = 0xC2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0b8663d52f6013c3c4c44ee6b3e4c221">X86II::MRM_C3</a>: MRM = 0xC3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daec272046d5dd90472121b5a374c10c13">X86II::MRM_C4</a>: MRM = 0xC4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da37445de2099407dfca0ec37ff35fe5d5">X86II::MRM_C8</a>: MRM = 0xC8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0125d0cd4af4273d1367a6c462839199">X86II::MRM_C9</a>: MRM = 0xC9; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5b915593c95df3a2d84c96327151320d">X86II::MRM_CA</a>: MRM = 0xCA; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da395918f662de770c178e7f7e544934ba">X86II::MRM_CB</a>: MRM = 0xCB; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa9cc16d23eb1dbbd266f08d5b72c9d3b">X86II::MRM_D0</a>: MRM = 0xD0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3bcf50adb50e141c86c2207c2665a914">X86II::MRM_D1</a>: MRM = 0xD1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daeaa884b20defdb5c6e68fad5b0292c5e">X86II::MRM_D4</a>: MRM = 0xD4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0463837736d6ed75cc0575e546ad9769">X86II::MRM_D5</a>: MRM = 0xD5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da272fc77667a050402a169a058b0a4743">X86II::MRM_D6</a>: MRM = 0xD6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a240d439831945855485d9f668be73d">X86II::MRM_D8</a>: MRM = 0xD8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5502e099f8608464260941952d44efd6">X86II::MRM_D9</a>: MRM = 0xD9; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab93028e02236b5c4c5d824a31d68805d">X86II::MRM_DA</a>: MRM = 0xDA; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da9a3b74dbd24dd89ad5cdca90b5fd868f">X86II::MRM_DB</a>: MRM = 0xDB; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da16edad2aa61ba14cb331d3741526c0bc">X86II::MRM_DC</a>: MRM = 0xDC; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da571898bf7abbdc75ca1da8810cde5e0f">X86II::MRM_DD</a>: MRM = 0xDD; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da248e1fc19cfe5ff9230b7ed6dbf9cd72">X86II::MRM_DE</a>: MRM = 0xDE; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daccca1bfb3adb4527dfd581b8d68540a6">X86II::MRM_DF</a>: MRM = 0xDF; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5d145c66ae6d756f9e9ad6ca5679fc30">X86II::MRM_E8</a>: MRM = 0xE8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da936de17cbfd634fac5595a37a533f95f">X86II::MRM_F0</a>: MRM = 0xF0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daaf1c2bcbf66b594cb5ef0710023eaa2a">X86II::MRM_F8</a>: MRM = 0xF8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da44d10b054bc67d9b6f1a07b9dc0d18ee">X86II::MRM_F9</a>: MRM = 0xF9; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    }</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    EmitByte(MRM, CurByte, OS);</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  }</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="comment">// If there is a remaining operand, it must be a trailing immediate.  Emit it</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="comment">// according to the right size for the instruction. Some instructions</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">// (SSE4a extrq and insertq) have two trailing immediates.</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">while</span> (CurOp != NumOps &amp;&amp; NumOps - CurOp &lt;= 2) {</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="comment">// The last source register of a 4 operand instruction in AVX is encoded</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="comment">// in bits[7:4] of a immediate byte.</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="keywordflow">if</span> ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da28b7f4c46a938d3028c6479785c3607d">X86II::VEX_I8IMM</a>) {</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(HasMemOp4 ? MemOp4_I8IMMOperand</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;                                                    : CurOp);</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      ++CurOp;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      <span class="keywordtype">unsigned</span> RegNum = GetX86RegNum(MO) &lt;&lt; 4;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86II::isX86_64ExtendedReg</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        RegNum |= 1 &lt;&lt; 7;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      <span class="comment">// If there is an additional 5th operand it must be an immediate, which</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <span class="comment">// is encoded in bits[3:0]</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <span class="keywordflow">if</span> (CurOp != NumOps) {</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MIMM = MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        <span class="keywordflow">if</span> (MIMM.<a class="code" href="classllvm_1_1MCOperand.html#a55eeb71ac0e60e12cb37f99e984bda81">isImm</a>()) {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;          <span class="keywordtype">unsigned</span> Val = MIMM.<a class="code" href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">getImm</a>();</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;          assert(Val &lt; 16 &amp;&amp; <span class="stringliteral">&quot;Immediate operand value out of range&quot;</span>);</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;          RegNum |= Val;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        }</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      }</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      EmitImmediate(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(RegNum), MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>,</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                    CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">FixupKind</a>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;      <span class="comment">// FIXME: Is there a better way to know that we need a signed relocation?</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::ADD64ri32 ||</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;          MI.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::MOV64ri32 ||</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;          MI.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::MOV64mi32 ||</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;          MI.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::PUSH64i32)</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        FixupKind = <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        FixupKind = <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      EmitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">getLoc</a>(),</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                    <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(FixupKind),</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                    CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  }</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">X86II::VEXShift</a>) &amp; <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da754857df5ef0fb86ebacbba24628d518">X86II::Has3DNow0F0FOpcode</a>)</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    EmitByte(<a class="code" href="namespacellvm_1_1X86II.html#af1156bb19c180e0b6eb481d8b52604c1">X86II::getBaseOpcodeFor</a>(TSFlags), CurByte, OS);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="comment">// FIXME: Verify.</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">if</span> (<span class="comment">/*!Desc.isVariadic() &amp;&amp;*/</span> CurOp != NumOps) {</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot encode all operands of: &quot;</span>;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    MI.<a class="code" href="classllvm_1_1MCInst.html#a510e0bd66d590c8dd5a9699e743e59ad">dump</a>();</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <a class="code" href="README-Thumb_8txt.html#aa36a842dc9742127230b93f16e106ddd">abort</a>();</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  }</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da732a88e3de2655c55ec4eb6f50958493"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da732a88e3de2655c55ec4eb6f50958493">llvm::X86II::REP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00325">X86BaseInfo.h:325</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daec272046d5dd90472121b5a374c10c13"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daec272046d5dd90472121b5a374c10c13">llvm::X86II::MRM_C4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00276">X86BaseInfo.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da05c399774dc40c2b03d5ab492e1006c6"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da05c399774dc40c2b03d5ab492e1006c6">llvm::X86II::VEX_L</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00462">X86BaseInfo.h:462</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158">llvm::X86::reloc_global_offset_table</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00023">X86FixupKinds.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da44d10b054bc67d9b6f1a07b9dc0d18ee"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da44d10b054bc67d9b6f1a07b9dc0d18ee">llvm::X86II::MRM_F9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00278">X86BaseInfo.h:278</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a356db8b701b52dc6157799d846aba8f0"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a356db8b701b52dc6157799d846aba8f0">HasSecRelSymbolRef</a></div><div class="ttdeci">static bool HasSecRelSymbolRef(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00294">X86MCCodeEmitter.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dab246efb880b0f5ea54ddf3879bced8e3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab246efb880b0f5ea54ddf3879bced8e3">llvm::X86II::RawFrmImm16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00293">X86BaseInfo.h:293</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2676a7a40e87d37dcdf74487ef47480ea8fed367c46e025e4269e9725a94391b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea8fed367c46e025e4269e9725a94391b6">llvm::X86::AddrSegmentReg</a></div><div class="ttdoc">AddrSegmentReg - The operand # of the segment in the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00039">X86BaseInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da8a71098306ad6ceef2c5cde6440f81ff"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8a71098306ad6ceef2c5cde6440f81ff">llvm::X86II::VEX_4V</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00447">X86BaseInfo.h:447</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_aac1fda2d1672d110b569065140aa8609"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#aac1fda2d1672d110b569065140aa8609">Is64BitMemOperand</a></div><div class="ttdeci">static bool Is64BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00235">X86MCCodeEmitter.cpp:235</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00664">raw_ostream.cpp:664</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5502e099f8608464260941952d44efd6"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5502e099f8608464260941952d44efd6">llvm::X86II::MRM_D9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00280">X86BaseInfo.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a685ff591af4b9e02b3421fea80e7b337"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a685ff591af4b9e02b3421fea80e7b337">llvm::X86II::isX86_64NonExtLowByteReg</a></div><div class="ttdeci">bool isX86_64NonExtLowByteReg(unsigned reg)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00695">X86BaseInfo.h:695</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_afba43ef04f7e89dc23859d7938820bd8"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#afba43ef04f7e89dc23859d7938820bd8">llvm::MCSymbolRefExpr::getSymbol</a></div><div class="ttdeci">const MCSymbol &amp; getSymbol() const </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00283">MCExpr.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00022">AArch64FixupKinds.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a8951582e9d598a757b9e07e3e178c578"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00056">MCInst.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCConstantExpr_html_af86fe36eb5cf1cc8470095145e2bbfd2"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html#af86fe36eb5cf1cc8470095145e2bbfd2">llvm::MCConstantExpr::Create</a></div><div class="ttdeci">static const MCConstantExpr * Create(int64_t Value, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00152">MCExpr.cpp:152</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00033">MCSymbol.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da4e7ea93eb7bffafeed5db26fe5e9a179"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da4e7ea93eb7bffafeed5db26fe5e9a179">llvm::X86II::DA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00330">X86BaseInfo.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da16b3c2ed2c732c40716ea8edd3aa19d7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da16b3c2ed2c732c40716ea8edd3aa19d7">llvm::X86II::EVEX_CD8VMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00500">X86BaseInfo.h:500</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_aae3d9f3efd7545eff05e36cf39146c1d"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a></div><div class="ttdeci">static bool isDisp8(int Value)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00159">X86MCCodeEmitter.cpp:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dab5eb1a156b44a8263348720cefb0f078"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab5eb1a156b44a8263348720cefb0f078">llvm::X86II::MRMSrcReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00251">X86BaseInfo.h:251</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00270">X86MCCodeEmitter.cpp:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">llvm::X86II::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00426">X86BaseInfo.h:426</a></div></div>
<div class="ttc" id="X86FixupKinds_8h_html"><div class="ttname"><a href="X86FixupKinds_8h.html">X86FixupKinds.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_ace20c3d7279515e995910d3dcef655a3a0cca43f5b196466926fb823727bd8902"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#ace20c3d7279515e995910d3dcef655a3a0cca43f5b196466926fb823727bd8902">llvm::MCSymbolRefExpr::VK_SECREL</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00161">MCExpr.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dae3f4d0f3323d02cfb646af18c329dcc1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae3f4d0f3323d02cfb646af18c329dcc1">llvm::X86II::MRM3r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00264">X86BaseInfo.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a9628e76d84cee4c16466e5a7267ff614"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a9628e76d84cee4c16466e5a7267ff614">StartsWithGlobalOffsetTable</a></div><div class="ttdeci">static GlobalOffsetTableExprKind StartsWithGlobalOffsetTable(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00274">X86MCCodeEmitter.cpp:274</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eaba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_ace5b4c9d98f1781030dc31db7f983529"><div class="ttname"><a href="classllvm_1_1MCExpr.html#ace5b4c9d98f1781030dc31db7f983529">llvm::MCExpr::getKind</a></div><div class="ttdeci">ExprKind getKind() const </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00061">MCExpr.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da11f2ede3e2eee190e2ff483d2e28c8c8"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da11f2ede3e2eee190e2ff483d2e28c8c8">llvm::X86II::EVEX_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00486">X86BaseInfo.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da7a4c3e58b42be6e89d114cd33738f4a5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a4c3e58b42be6e89d114cd33738f4a5">llvm::X86II::MRMInitReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00273">X86BaseInfo.h:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daa9cc16d23eb1dbbd266f08d5b72c9d3b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa9cc16d23eb1dbbd266f08d5b72c9d3b">llvm::X86II::MRM_D0</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00279">X86BaseInfo.h:279</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">GOT_SymDiff</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00271">X86MCCodeEmitter.cpp:271</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_a041bc632b5b28b9a8ba61529ec8199e1"><div class="ttname"><a href="classllvm_1_1MCFixup.html#a041bc632b5b28b9a8ba61529ec8199e1">llvm::MCFixup::getKindForSize</a></div><div class="ttdeci">static MCFixupKind getKindForSize(unsigned Size, bool isPCRel)</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00097">MCFixup.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dae5decae65076102497629dcadb77bc40"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae5decae65076102497629dcadb77bc40">llvm::X86II::XOPA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00358">X86BaseInfo.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daf2b510dd27c823fbcb97dccc422165dc"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf2b510dd27c823fbcb97dccc422165dc">llvm::X86II::MRM4r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00265">X86BaseInfo.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5176b61b97ef93028996eb21f211f96e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5176b61b97ef93028996eb21f211f96e">llvm::X86II::getOperandBias</a></div><div class="ttdeci">int getOperandBias(const MCInstrDesc &amp;Desc)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00567">X86BaseInfo.h:567</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dabb7d94bc7530e6b712efe1cf19cc1421"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabb7d94bc7530e6b712efe1cf19cc1421">llvm::X86II::VEX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00442">X86BaseInfo.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00145">MCInstrDesc.h:145</a></div></div>
<div class="ttc" id="README-Thumb_8txt_html_aa36a842dc9742127230b93f16e106ddd"><div class="ttname"><a href="README-Thumb_8txt.html#aa36a842dc9742127230b93f16e106ddd">abort</a></div><div class="ttdeci">*Add support for compiling functions in both ARM and Thumb then taking the smallest *Add support for compiling individual basic blocks in thumb when in a larger ARM function This can be used for presumed cold like paths to abort(failure path of asserts)</div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da571898bf7abbdc75ca1da8810cde5e0f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da571898bf7abbdc75ca1da8810cde5e0f">llvm::X86II::MRM_DD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00281">X86BaseInfo.h:281</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3ae6529df02b311ddca2a678a0bfaf64">llvm::X86II::FormMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00295">X86BaseInfo.h:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a6120dcb132831b2b23b743c0e53f4163"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a6120dcb132831b2b23b743c0e53f4163">llvm::X86II::isImmPCRel</a></div><div class="ttdeci">unsigned isImmPCRel(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00547">X86BaseInfo.h:547</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da1f3e2010b1037a066eeebcd8861862a1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1f3e2010b1037a066eeebcd8861862a1">llvm::X86II::T8XS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00346">X86BaseInfo.h:346</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00032">MCInstrDesc.h:32</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5">llvm::FK_PCRel_1</a></div><div class="ttdoc">A one-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00027">MCFixup.h:27</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="namespacellvm_html_a79c5b17c2987048110284a7cfc6faa49"><div class="ttname"><a href="namespacellvm.html#a79c5b17c2987048110284a7cfc6faa49">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00150">X86MCCodeEmitter.cpp:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00142">NVPTX.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dac9be8e1d01f704feb05bd77f9454d9c4"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac9be8e1d01f704feb05bd77f9454d9c4">llvm::X86II::MRM0m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00268">X86BaseInfo.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da0463837736d6ed75cc0575e546ad9769"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0463837736d6ed75cc0575e546ad9769">llvm::X86II::MRM_D5</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00279">X86BaseInfo.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dae6c25fb53fc239290474f16af2896017"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dae6c25fb53fc239290474f16af2896017">llvm::X86II::MRM3m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00268">X86BaseInfo.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da37445de2099407dfca0ec37ff35fe5d5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da37445de2099407dfca0ec37ff35fe5d5">llvm::X86II::MRM_C8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00277">X86BaseInfo.h:277</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da94334ca78eb5402211cbb73b3d0b4e88"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da94334ca78eb5402211cbb73b3d0b4e88">llvm::X86II::TAXD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00349">X86BaseInfo.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00031">MCExpr.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da0420bc5bdfc993b20046f32d50fa0753"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0420bc5bdfc993b20046f32d50fa0753">llvm::X86II::MRM5m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00269">X86BaseInfo.h:269</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da2907aae414f1869eede11975c90ca55e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2907aae414f1869eede11975c90ca55e">llvm::X86II::MRM1m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00268">X86BaseInfo.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html">llvm::MCSymbolRefExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00141">MCExpr.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da792ba63c3af3d1eed02519bbc1f883c2"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da792ba63c3af3d1eed02519bbc1f883c2">llvm::X86II::MRM7m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00269">X86BaseInfo.h:269</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da272fc77667a050402a169a058b0a4743"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da272fc77667a050402a169a058b0a4743">llvm::X86II::MRM_D6</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00280">X86BaseInfo.h:280</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0">llvm::FK_SecRel_4</a></div><div class="ttdoc">A four-byte section relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00037">MCFixup.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5cd1bb6ca4bb8d7b507c98b61a19ae77"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5cd1bb6ca4bb8d7b507c98b61a19ae77">llvm::X86II::AddRegFrm</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00236">X86BaseInfo.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dac285c589005fb528717929d9bf16f205"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac285c589005fb528717929d9bf16f205">llvm::X86II::MemOp4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00512">X86BaseInfo.h:512</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">llvm::FK_Data_4</a></div><div class="ttdoc">A four-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00025">MCFixup.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00046">MCContext.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daccca1bfb3adb4527dfd581b8d68540a6"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daccca1bfb3adb4527dfd581b8d68540a6">llvm::X86II::MRM_DF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00282">X86BaseInfo.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a291c2118315720369e2c74913435c835"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00063">MCInst.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da2e8789f800ed98ba1e74592551b80ef9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2e8789f800ed98ba1e74592551b80ef9">llvm::X86II::A6</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00340">X86BaseInfo.h:340</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da1b5f21917d273c19ffaa38e025d6b4af"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1b5f21917d273c19ffaa38e025d6b4af">llvm::X86II::EVEX_L2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00489">X86BaseInfo.h:489</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da8b3c7aaf882e6e14184ca0c2eb4848ce"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8b3c7aaf882e6e14184ca0c2eb4848ce">llvm::X86II::Op0Mask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00317">X86BaseInfo.h:317</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da50b127ece65d9d64ecff049972c908a7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50b127ece65d9d64ecff049972c908a7">llvm::X86II::MRM2r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00264">X86BaseInfo.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a3b8bc7d5e78603d3c61a536fd4217eba"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a3b8bc7d5e78603d3c61a536fd4217eba">llvm::X86II::hasImm</a></div><div class="ttdeci">bool hasImm(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00526">X86BaseInfo.h:526</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da0b8663d52f6013c3c4c44ee6b3e4c221"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0b8663d52f6013c3c4c44ee6b3e4c221">llvm::X86II::MRM_C3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00276">X86BaseInfo.h:276</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_adddd8cbba472edbf650986776090c5a4"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a></div><div class="ttdeci">static bool isCDisp8(uint64_t TSFlags, int Value, int &amp;CValue)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00165">X86MCCodeEmitter.cpp:165</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da414c0c2c081be5942584d77ec6118cbf"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da414c0c2c081be5942584d77ec6118cbf">llvm::X86II::AdSize</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00308">X86BaseInfo.h:308</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2676a7a40e87d37dcdf74487ef47480ea93474770cf1401679ba37e1833632e58"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea93474770cf1401679ba37e1833632e58">llvm::X86::AddrDisp</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00036">X86BaseInfo.h:36</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">llvm::X86II::GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00427">X86BaseInfo.h:427</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a273963344455b1333c817d916548c926"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">llvm::X86II::isX86_64ExtendedReg</a></div><div class="ttdeci">bool isX86_64ExtendedReg(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00660">X86BaseInfo.h:660</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a55eeb71ac0e60e12cb37f99e984bda81"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a55eeb71ac0e60e12cb37f99e984bda81">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a510e0bd66d590c8dd5a9699e743e59ad"><div class="ttname"><a href="classllvm_1_1MCInst.html#a510e0bd66d590c8dd5a9699e743e59ad">llvm::MCInst::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8cpp_source.html#l00068">MCInst.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da754857df5ef0fb86ebacbba24628d518"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da754857df5ef0fb86ebacbba24628d518">llvm::X86II::Has3DNow0F0FOpcode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00508">X86BaseInfo.h:508</a></div></div>
<div class="ttc" id="MCCodeEmitter_8h_html"><div class="ttname"><a href="MCCodeEmitter_8h.html">MCCodeEmitter.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daad17d87f0e80d893eb6e7a94ec40e7b5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daad17d87f0e80d893eb6e7a94ec40e7b5">llvm::X86II::XOP9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00355">X86BaseInfo.h:355</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a89ba9ada9753995d37920bd8a8c02662"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a89ba9ada9753995d37920bd8a8c02662">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00093">MCInst.h:93</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a2f19df74000cc1d12eb853e57c867afb"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a></div><div class="ttdeci">static MCFixupKind getImmFixupKind(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00211">X86MCCodeEmitter.cpp:211</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_a6fa0e299419a7bd4563ad8a18ea7bc2b"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#a6fa0e299419a7bd4563ad8a18ea7bc2b">llvm::MCBinaryExpr::getLHS</a></div><div class="ttdeci">const MCExpr * getLHS() const </div><div class="ttdoc">getLHS - Get the left-hand side expression of the binary operator. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00477">MCExpr.h:477</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da7a240d439831945855485d9f668be73d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7a240d439831945855485d9f668be73d">llvm::X86II::MRM_D8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00280">X86BaseInfo.h:280</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8h_html"><div class="ttname"><a href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_a11ca92463dc5dfc09bbe2ba2f3ea0c96"><div class="ttname"><a href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a></div><div class="ttdeci">In x86 we generate this spiffy xmm0 xmm0 ret in x86 we generate this which could be xmm1 movss xmm1 xmm0 ret In sse4 we could use insertps to make both better Here s another testcase that could use x3</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00562">README-SSE.txt:562</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da795f8c500afa7f68a28ab76a7ba51bb3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da795f8c500afa7f68a28ab76a7ba51bb3">llvm::X86II::XOP8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00352">X86BaseInfo.h:352</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e">llvm::AArch64ISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00060">AArch64ISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da682f4bde7ea50ebb5d09cfc9f8283d87"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da682f4bde7ea50ebb5d09cfc9f8283d87">llvm::X86II::RawFrmImm8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00287">X86BaseInfo.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da16edad2aa61ba14cb331d3741526c0bc"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da16edad2aa61ba14cb331d3741526c0bc">llvm::X86II::MRM_DC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00281">X86BaseInfo.h:281</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a4d4f59c5b552c485faf3a26633ae8f6a"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a4d4f59c5b552c485faf3a26633ae8f6a">Is16BitMemOperand</a></div><div class="ttdeci">static bool Is16BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00250">X86MCCodeEmitter.cpp:250</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dab27269ff49b8de478fbe5cf27b31c2e2"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab27269ff49b8de478fbe5cf27b31c2e2">llvm::X86II::EVEX_CD8EMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00496">X86BaseInfo.h:496</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5309cc29d36de4eb6d05bae85de58f78"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5309cc29d36de4eb6d05bae85de58f78">llvm::X86II::XD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00336">X86BaseInfo.h:336</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da28b7f4c46a938d3028c6479785c3607d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da28b7f4c46a938d3028c6479785c3607d">llvm::X86II::VEX_I8IMM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00456">X86BaseInfo.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00022">MCCodeEmitter.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">MCFixupKind - Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da9a3b74dbd24dd89ad5cdca90b5fd868f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da9a3b74dbd24dd89ad5cdca90b5fd868f">llvm::X86II::MRM_DB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00281">X86BaseInfo.h:281</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da8de627e0b4d8f49621aaffaf22768ccf"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da8de627e0b4d8f49621aaffaf22768ccf">llvm::X86II::MRMDestMem</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00246">X86BaseInfo.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480eac4169d78e1c6de9b189f31b90f1c2691">llvm::X86::AddrNumOperands</a></div><div class="ttdoc">AddrNumOperands - Total number of operands in a memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00042">X86BaseInfo.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dabe42ba2fb12010736a3d91ff51c00f91"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabe42ba2fb12010736a3d91ff51c00f91">llvm::X86II::MRMDestReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00241">X86BaseInfo.h:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dadf13526f9c198e6d3c44b18fade1cdaa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dadf13526f9c198e6d3c44b18fade1cdaa">llvm::X86II::MRM_C1</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00276">X86BaseInfo.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a243a93fa0bb10eb7f78ffd0ed325cd1c"><div class="ttname"><a href="classllvm_1_1MCInst.html#a243a93fa0bb10eb7f78ffd0ed325cd1c">llvm::MCInst::getLoc</a></div><div class="ttdeci">SMLoc getLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00161">MCInst.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5b915593c95df3a2d84c96327151320d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5b915593c95df3a2d84c96327151320d">llvm::X86II::MRM_CA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00277">X86BaseInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html">llvm::MCBinaryExpr</a></div><div class="ttdoc">MCBinaryExpr - Binary assembler expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00356">MCExpr.h:356</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daaf1c2bcbf66b594cb5ef0710023eaa2a"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daaf1c2bcbf66b594cb5ef0710023eaa2a">llvm::X86II::MRM_F8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00278">X86BaseInfo.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da7087621a3357e78007e723620a559c61"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7087621a3357e78007e723620a559c61">llvm::X86II::SegOvrMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00425">X86BaseInfo.h:425</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">llvm::FK_Data_1</a></div><div class="ttdoc">A one-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00023">MCFixup.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a406bec242e875c065e0e575effe4c339"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const </div><div class="ttdoc">Returns the value of the specific constraint if it is set. Returns -1 if it is not set...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00156">MCInstrDesc.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dac75439f87e76167e734537afa670905c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac75439f87e76167e734537afa670905c">llvm::X86II::DB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00330">X86BaseInfo.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0">llvm::X86II::DF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00332">X86BaseInfo.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dad254d64df655ab661c3c3330610385af"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad254d64df655ab661c3c3330610385af">llvm::X86II::TA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00339">X86BaseInfo.h:339</a></div></div>
<div class="ttc" id="MCSymbol_8h_html"><div class="ttname"><a href="MCSymbol_8h.html">MCSymbol.h</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00269">X86MCCodeEmitter.cpp:269</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a6356db7e0793dd8bf17a42258da4e54d"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a6356db7e0793dd8bf17a42258da4e54d">Is32BitMemOperand</a></div><div class="ttdeci">static bool Is32BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00220">X86MCCodeEmitter.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dabeb3b7e6c5b8fde8b53c453b462f0aae"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabeb3b7e6c5b8fde8b53c453b462f0aae">llvm::X86II::MRMSrcMem</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00256">X86BaseInfo.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_af6f208d4bc855901f6ffcab65a5f06ed"><div class="ttname"><a href="namespacellvm_1_1X86II.html#af6f208d4bc855901f6ffcab65a5f06ed">llvm::X86II::is32ExtendedReg</a></div><div class="ttdeci">static bool is32ExtendedReg(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00688">X86BaseInfo.h:688</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da41e3661a4c59a694dcd9b978acdde1a9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da41e3661a4c59a694dcd9b978acdde1a9">llvm::X86II::DC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00331">X86BaseInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a3828eb42723147e207d44b67a8aaed3d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">uint64_t getFeatureBits() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00067">MCSubtargetInfo.h:67</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00197">Target/ARM/README.txt:197</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137">llvm::FK_PCRel_2</a></div><div class="ttdoc">A two-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00028">MCFixup.h:28</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a1ff0ac183775fd71d24943882bea4ca5"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a1ff0ac183775fd71d24943882bea4ca5">DetermineREXPrefix</a></div><div class="ttdeci">static unsigned DetermineREXPrefix(const MCInst &amp;MI, uint64_t TSFlags, const MCInstrDesc &amp;Desc)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00950">X86MCCodeEmitter.cpp:950</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da12e1b321252ff4c31f9a6b563d8d18b7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da12e1b321252ff4c31f9a6b563d8d18b7">llvm::X86II::REX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00367">X86BaseInfo.h:367</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">llvm::FK_PCRel_4</a></div><div class="ttdoc">A four-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00029">MCFixup.h:29</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00499">ExecutionEngine/ExecutionEngine.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dab26eb4592ac573c5c995ea3d000eed78"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab26eb4592ac573c5c995ea3d000eed78">llvm::X86II::A7</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00340">X86BaseInfo.h:340</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da48bbc6e11eab7158eca421cdbefb4300"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da48bbc6e11eab7158eca421cdbefb4300">llvm::X86II::MRM7r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00265">X86BaseInfo.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c">llvm::X86::reloc_riprel_4byte_movq_load</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00019">X86FixupKinds.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da7d42cf62fdc04de0252fec0978ca907c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7d42cf62fdc04de0252fec0978ca907c">llvm::X86II::LOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00420">X86BaseInfo.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da757947b40c15aa0cc0cec13047f56b64"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da757947b40c15aa0cc0cec13047f56b64">llvm::X86II::EVEX_CD8VShift</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00499">X86BaseInfo.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_af1156bb19c180e0b6eb481d8b52604c1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#af1156bb19c180e0b6eb481d8b52604c1">llvm::X86II::getBaseOpcodeFor</a></div><div class="ttdeci">unsigned char getBaseOpcodeFor(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00522">X86BaseInfo.h:522</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da248e1fc19cfe5ff9230b7ed6dbf9cd72"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da248e1fc19cfe5ff9230b7ed6dbf9cd72">llvm::X86II::MRM_DE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00281">X86BaseInfo.h:281</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dafe4134fe8da389ed6dbaddff7d04e924"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dafe4134fe8da389ed6dbaddff7d04e924">llvm::X86II::MRM6r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00265">X86BaseInfo.h:265</a></div></div>
<div class="ttc" id="Compiler_8h_html_aacca75352b8e153274310c374564eb01"><div class="ttname"><a href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a></div><div class="ttdeci">#define LLVM_DELETED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00137">Compiler.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da850d430f499e9080244f66d7b181fed1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da850d430f499e9080244f66d7b181fed1">llvm::X86II::VEX_4VOp3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00451">X86BaseInfo.h:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daa77319fb93896ec55033cdf328e8771d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daa77319fb93896ec55033cdf328e8771d">llvm::X86II::T8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00339">X86BaseInfo.h:339</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da6f617d83344ae968e36ebca93e23dcc3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6f617d83344ae968e36ebca93e23dcc3">llvm::X86II::EVEX_CD8EShift</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00495">X86BaseInfo.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a650484333896fc7e8485cfa30f6d7ad5"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a650484333896fc7e8485cfa30f6d7ad5">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00074">MCInst.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da395918f662de770c178e7f7e544934ba"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da395918f662de770c178e7f7e544934ba">llvm::X86II::MRM_CB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00277">X86BaseInfo.h:277</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dabe6298d9ba729db7fa5c2149de1b21ed"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dabe6298d9ba729db7fa5c2149de1b21ed">llvm::X86II::EVEX_K</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00483">X86BaseInfo.h:483</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da1ccd60dae6f567df2362f05b10053f2c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1ccd60dae6f567df2362f05b10053f2c">llvm::X86II::MRM5r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00265">X86BaseInfo.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dab2b54a959754806bbcc10c7d415869b4"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab2b54a959754806bbcc10c7d415869b4">llvm::X86II::MRM2m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00268">X86BaseInfo.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da3b73d9e91703e440c64df61ab7cc1997"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3b73d9e91703e440c64df61ab7cc1997">llvm::X86II::MRM4m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00269">X86BaseInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_add25499b808bffb7f2e894b5b2032d96"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#add25499b808bffb7f2e894b5b2032d96">llvm::MCBinaryExpr::CreateAdd</a></div><div class="ttdeci">static const MCBinaryExpr * CreateAdd(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00396">MCExpr.h:396</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da0125d0cd4af4273d1367a6c462839199"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0125d0cd4af4273d1367a6c462839199">llvm::X86II::MRM_C9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00277">X86BaseInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_a3fe9c108e3bf910d8d501b4e45b8cdfc"><div class="ttname"><a href="classllvm_1_1MCContext.html#a3fe9c108e3bf910d8d501b4e45b8cdfc">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00177">MCContext.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_a076d8d9106ff8a8ae53365e7c0b41837"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#a076d8d9106ff8a8ae53365e7c0b41837">llvm::MCBinaryExpr::getRHS</a></div><div class="ttdeci">const MCExpr * getRHS() const </div><div class="ttdoc">getRHS - Get the right-hand side expression of the binary operator. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00480">MCExpr.h:480</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da6ba65e174dfdcdb111e1aea6b4299b16"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6ba65e174dfdcdb111e1aea6b4299b16">llvm::X86II::TB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00321">X86BaseInfo.h:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da936de17cbfd634fac5595a37a533f95f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da936de17cbfd634fac5595a37a533f95f">llvm::X86II::MRM_F0</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00278">X86BaseInfo.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da1224cf85d21a6023de72b90c2f225241"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da1224cf85d21a6023de72b90c2f225241">llvm::X86II::EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00480">X86BaseInfo.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html_a1c2e92b00e94b279e7a880a305548765"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#a1c2e92b00e94b279e7a880a305548765">llvm::MCSymbol::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdoc">getName - Get the symbol name. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00070">MCSymbol.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da65611fb60e13c382a320a9e2e26984c3">llvm::X86II::VEXShift</a></div><div class="ttdoc">VEX - The opcode prefix used by AVX instructions. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00437">X86BaseInfo.h:437</a></div></div>
<div class="ttc" id="X86CodeEmitter_8cpp_html_add2de98e2560ef0870821f9ae7f2e1c3"><div class="ttname"><a href="X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a></div><div class="ttdeci">static unsigned char ModRMByte(unsigned Mod, unsigned RegOpcode, unsigned RM)</div><div class="ttdef"><b>Definition:</b> <a href="X86CodeEmitter_8cpp_source.html#l00360">X86CodeEmitter.cpp:360</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ad26f3c85c2f3b28caa4e9a7522e0d7bd"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">llvm::MCOperand::CreateImm</a></div><div class="ttdeci">static MCOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00117">MCInst.h:117</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2676a7a40e87d37dcdf74487ef47480ea353f20f0404222671129b3d31f7ffc7b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2676a7a40e87d37dcdf74487ef47480ea353f20f0404222671129b3d31f7ffc7b">llvm::X86::AddrScaleAmt</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ab80f6be5c11059e150772326c6a5e293"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">llvm::X86II::getSizeOfImm</a></div><div class="ttdeci">unsigned getSizeOfImm(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00532">X86BaseInfo.h:532</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dad11797b0ad89e5eb13f16d7a2ba9741e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad11797b0ad89e5eb13f16d7a2ba9741e">llvm::X86II::OpSize</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00303">X86BaseInfo.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_aa168c83cd321703fa7d10e739d48a0df"><div class="ttname"><a href="classllvm_1_1MCInst.html#aa168c83cd321703fa7d10e739d48a0df">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00165">MCInst.h:165</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">llvm::tgtok::Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daeaa884b20defdb5c6e68fad5b0292c5e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daeaa884b20defdb5c6e68fad5b0292c5e">llvm::X86II::MRM_D4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00279">X86BaseInfo.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543">llvm::X86II::DE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00332">X86BaseInfo.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da189edb0057c77e393b6cd48c6a57844f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da189edb0057c77e393b6cd48c6a57844f">llvm::X86II::MRM_C2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00276">X86BaseInfo.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe">llvm::FK_Data_8</a></div><div class="ttdoc">A eight-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00026">MCFixup.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">llvm::MCExpr::SymbolRef</a></div><div class="ttdoc">References to labels and assigned expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00036">MCExpr.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5d145c66ae6d756f9e9ad6ca5679fc30"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5d145c66ae6d756f9e9ad6ca5679fc30">llvm::X86II::MRM_E8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00278">X86BaseInfo.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da3bcf50adb50e141c86c2207c2665a914"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da3bcf50adb50e141c86c2207c2665a914">llvm::X86II::MRM_D1</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00279">X86BaseInfo.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b">llvm::X86::reloc_riprel_4byte</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00018">X86FixupKinds.h:18</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_acdd1cc3b030808a5dfb5391dd85c9c1f"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#acdd1cc3b030808a5dfb5391dd85c9c1f">llvm::SystemZ::FixupKind</a></div><div class="ttdeci">FixupKind</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCFixups_8h_source.html#l00017">SystemZMCFixups.h:17</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da6702853ec24d45d810d71e321eb9e256"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6702853ec24d45d810d71e321eb9e256">llvm::X86II::VEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00438">X86BaseInfo.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a9a2a5ba2cd468f5cf2a1648b6640e455"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a9a2a5ba2cd468f5cf2a1648b6640e455">llvm::MCSymbolRefExpr::getKind</a></div><div class="ttdeci">VariantKind getKind() const </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00285">MCExpr.h:285</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da7b735c1bd406b9813cc83c8f7edc8ed8"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da7b735c1bd406b9813cc83c8f7edc8ed8">llvm::X86II::DD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00331">X86BaseInfo.h:331</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daf1e55f460320e2a89ccd653477a81909"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf1e55f460320e2a89ccd653477a81909">llvm::X86II::MRM6m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00269">X86BaseInfo.h:269</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a7b2d817043fc258687167e49cf39d9c2"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a7b2d817043fc258687167e49cf39d9c2">llvm::X86II::getMemoryOperandNo</a></div><div class="ttdeci">int getMemoryOperandNo(uint64_t TSFlags, unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00597">X86BaseInfo.h:597</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1cf596e85e5b5d4dae9219b9daee7ba8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(unsigned RegNo) const </div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00405">MCRegisterInfo.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00066">Value.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dab93028e02236b5c4c5d824a31d68805d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dab93028e02236b5c4c5d824a31d68805d">llvm::X86II::MRM_DA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00280">X86BaseInfo.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da6bfb2e744793a1d413a8890afedb2503"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da6bfb2e744793a1d413a8890afedb2503">llvm::X86II::XOP</a></div><div class="ttdoc">XOP - Opcode prefix used by XOP instructions. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00515">X86BaseInfo.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">llvm::MCExpr::Binary</a></div><div class="ttdoc">Binary expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00034">MCExpr.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_a414488cc968c8f26651180cf723687ac"><div class="ttname"><a href="classllvm_1_1MCFixup.html#a414488cc968c8f26651180cf723687ac">llvm::MCFixup::Create</a></div><div class="ttdeci">static MCFixup Create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00077">MCFixup.h:77</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">llvm::X86::reloc_signed_4byte</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00020">X86FixupKinds.h:20</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da0f0025449dcae24bf5f4af0b6208b06b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0f0025449dcae24bf5f4af0b6208b06b">llvm::X86II::T8XD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00343">X86BaseInfo.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02daf4593f298ffcbd9b56cccee8c9b08f4f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02daf4593f298ffcbd9b56cccee8c9b08f4f">llvm::X86II::MRM1r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00264">X86BaseInfo.h:264</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a></div><div class="ttdeci">GlobalOffsetTableExprKind</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00268">X86MCCodeEmitter.cpp:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da07946dc85f27c45b26fd857ce791f74a"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da07946dc85f27c45b26fd857ce791f74a">llvm::X86II::D8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00329">X86BaseInfo.h:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dad9268658d1be801bae20dba1f1378dcf"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dad9268658d1be801bae20dba1f1378dcf">llvm::X86II::XS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00336">X86BaseInfo.h:336</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da594ebf9b65f24cace8a6ed6cc4c188dc"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da594ebf9b65f24cace8a6ed6cc4c188dc">llvm::X86II::MRM0r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00264">X86BaseInfo.h:264</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1SMLoc_html"><div class="ttname"><a href="classllvm_1_1SMLoc.html">llvm::SMLoc</a></div><div class="ttdoc">Represents a location in source code. </div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00023">SMLoc.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da0418cac03c72116432f2161ba81a9477"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da0418cac03c72116432f2161ba81a9477">llvm::X86II::RawFrm</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00232">X86BaseInfo.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00033">MCInst.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">llvm::FK_Data_2</a></div><div class="ttdoc">A two-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00024">MCFixup.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da4a0b5ce031c6c73572f1006babe65b47"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da4a0b5ce031c6c73572f1006babe65b47">llvm::X86II::EVEX_B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00492">X86BaseInfo.h:492</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dac147ba1bbcbb4cbda038e4fbd6e5bb31"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac147ba1bbcbb4cbda038e4fbd6e5bb31">llvm::X86II::Pseudo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00228">X86BaseInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a82523248f1c8145141a026cf3e57cf48"><div class="ttname"><a href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00163">MCInst.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dafbf60a40601aeb457d0483d330ac35ec"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dafbf60a40601aeb457d0483d330ac35ec">llvm::X86II::D9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00329">X86BaseInfo.h:329</a></div></div>
<div class="ttc" id="X86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:22 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
