

================================================================
== Vitis HLS Report for 'ViT_act'
================================================================
* Date:           Wed Jul 31 17:01:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.674 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+---------+----------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+---------+----------+
        |grp_load_linear_weights_fu_437                     |load_linear_weights                     |        6|  1047568|  60.000 ns|  10.476 ms|       6|  1047568|        no|
        |grp_compute_linear_fu_486                          |compute_linear                          |        ?|        ?|          ?|          ?|       ?|        ?|  dataflow|
        |grp_load_one_time_weights_fu_564                   |load_one_time_weights                   |   147671|   147671|   1.477 ms|   1.477 ms|  147671|   147671|        no|
        |grp_compute_patch_embed_fu_582                     |compute_patch_embed                     |   221469|   221469|   2.215 ms|   2.215 ms|  221469|   221469|        no|
        |grp_load_norms_fu_599                              |load_norms                              |      815|      815|   8.150 us|   8.150 us|     815|      815|        no|
        |grp_compute_norm_fu_611                            |compute_norm                            |     3196|     3198|  31.960 us|  31.980 us|    3196|     3198|        no|
        |grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629  |load_linear_bias_ap_fixed_16_7_5_3_0_s  |      203|      203|   2.030 us|   2.030 us|     203|      203|        no|
        |grp_compute_q_matmul_k_fu_639                      |compute_q_matmul_k                      |   102241|   102241|   1.022 ms|   1.022 ms|  102179|   102179|  dataflow|
        |grp_compute_attn_matmul_v_fu_669                   |compute_attn_matmul_v                   |   102188|   102188|   1.022 ms|   1.022 ms|  102180|   102180|  dataflow|
        |grp_compute_add_fu_695                             |compute_add                             |     6208|     6208|  62.080 us|  62.080 us|    6208|     6208|        no|
        |grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706  |load_linear_bias_ap_fixed_16_5_5_3_0_s  |        ?|        ?|          ?|          ?|       ?|        ?|        no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+---------+----------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln124_for_each_image   |        ?|        ?|         ?|          -|          -|     1|        no|
        | + _ln131_for_each_layer  |        ?|        ?|         ?|          -|          -|    12|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_72" [Deit_cpp/src/ViT.cpp:64]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout3"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout4"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weights"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_images"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_images, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reload_on_time_weights"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reload_on_time_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %images, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_50, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %images, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_52, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_53, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_54, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_55, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_hidden, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_56, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_hidden, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_57, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_59, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_60, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_61, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pos_embed, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_62, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pos_embed, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_63, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_64, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_65, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_66, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_23, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_67, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_68, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_69, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%norm_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_bias" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 89 'read' 'norm_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%norm_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 90 'read' 'norm_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%vit_bias_l2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_bias_l2" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 91 'read' 'vit_bias_l2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%vit_weights_l2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_weights_l2" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 92 'read' 'vit_weights_l2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%vit_bias_l1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_bias_l1" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 93 'read' 'vit_bias_l1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%vit_weights_l1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_weights_l1" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 94 'read' 'vit_weights_l1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%attn_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_bias" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 95 'read' 'attn_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%attn_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 96 'read' 'attn_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pos_embed" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 97 'read' 'pos_embed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%patch_embed_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %patch_embed_bias" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 98 'read' 'patch_embed_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%patch_embed_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %patch_embed_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 99 'read' 'patch_embed_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%attn_softmax_info_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_softmax_info" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 100 'read' 'attn_softmax_info_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%attn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 101 'read' 'attn_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%tmp_hidden_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp_hidden" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 102 'read' 'tmp_hidden_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%tmp3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp3" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 103 'read' 'tmp3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%tmp2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp2" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 104 'read' 'tmp2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%tmp1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp1" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 105 'read' 'tmp1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 106 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%images_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %images" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 107 'read' 'images_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%reload_on_time_weights_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reload_on_time_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 108 'read' 'reload_on_time_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%num_images_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_images" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 109 'read' 'num_images_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specresourcelimit_ln114 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function, void @empty_24" [Deit_cpp/src/ViT.cpp:114]   --->   Operation 110 'specresourcelimit' 'specresourcelimit_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function10, void @empty_24" [Deit_cpp/src/ViT.cpp:115]   --->   Operation 111 'specresourcelimit' 'specresourcelimit_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %reload_on_time_weights_read, void %_ln124_for_each_image, void %if.then" [Deit_cpp/src/ViT.cpp:119]   --->   Operation 112 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (1.08ns)   --->   "%call_ln121 = call void @load_one_time_weights, i256 %weights, i64 %patch_embed_bias_read, i64 %patch_embed_weights_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r, i20 %attn_scale_V, i3 %norm_eps_V" [Deit_cpp/src/ViT.cpp:121]   --->   Operation 113 'call' 'call_ln121' <Predicate = (reload_on_time_weights_read)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln121 = call void @load_one_time_weights, i256 %weights, i64 %patch_embed_bias_read, i64 %patch_embed_weights_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r, i20 %attn_scale_V, i3 %norm_eps_V" [Deit_cpp/src/ViT.cpp:121]   --->   Operation 114 'call' 'call_ln121' <Predicate = (reload_on_time_weights_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln122 = br void %_ln124_for_each_image" [Deit_cpp/src/ViT.cpp:122]   --->   Operation 115 'br' 'br_ln122' <Predicate = (reload_on_time_weights_read)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 116 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%image = alloca i32 1"   --->   Operation 117 'alloca' 'image' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln124 = store i32 0, i32 %image" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 118 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln124 = store i49 0, i49 %phi_mul" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 119 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln124 = br void %_ln131_for_each_layer" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 120 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%phi_mul_load = load i49 %phi_mul" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 121 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%image_1 = load i32 %image" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 122 'load' 'image_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.09ns)   --->   "%add_ln124_1 = add i49 %phi_mul_load, i49 99072" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 123 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.99ns)   --->   "%icmp_ln124 = icmp_eq  i32 %image_1, i32 %num_images_read" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 124 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.01ns)   --->   "%add_ln124 = add i32 %image_1, i32 1" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 125 'add' 'add_ln124' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %_ln131_for_each_layer.split, void %for.end81.loopexit" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 126 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %image_1, i17 0" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i49 %shl_ln" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 128 'zext' 'zext_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln129_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %image_1, i15 0" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 129 'bitconcatenate' 'shl_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i47 %shl_ln129_1" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 130 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.09ns)   --->   "%sub_ln129 = sub i50 %zext_ln129, i50 %zext_ln129_1" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 131 'sub' 'sub_ln129' <Predicate = (!icmp_ln124)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i50 %sub_ln129" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 132 'sext' 'sext_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.08ns)   --->   "%add_ln129 = add i64 %sext_ln129, i64 %images_read" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 133 'add' 'add_ln129' <Predicate = (!icmp_ln124)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i49 %phi_mul_load" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 134 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.08ns)   --->   "%add_ln129_1 = add i64 %zext_ln129_2, i64 %x_read" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 135 'add' 'add_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln129 = call void @compute_patch_embed, i256 %inout1, i64 %add_ln129, i256 %inout2, i64 %add_ln129_1, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 136 'call' 'call_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln182 = ret" [Deit_cpp/src/ViT.cpp:182]   --->   Operation 137 'ret' 'ret_ln182' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [Deit_cpp/src/ViT.cpp:126]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 139 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln129 = call void @compute_patch_embed, i256 %inout1, i64 %add_ln129, i256 %inout2, i64 %add_ln129_1, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 140 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln131 = br void %for.inc" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 141 'br' 'br_ln131' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%layer = phi i4 %add_ln131, void %for.inc.split, i4 0, void %_ln131_for_each_layer.split" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 142 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.72ns)   --->   "%icmp_ln131 = icmp_eq  i4 %layer, i4 12" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 143 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln131 = add i4 %layer, i4 1" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 145 'add' 'add_ln131' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc.split, void %for.inc79" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 146 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %layer, i10 0" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 147 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i14 %shl_ln2" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 148 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %layer, i8 0" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 149 'bitconcatenate' 'shl_ln133_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i12 %shl_ln133_1" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 150 'zext' 'zext_ln133_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.83ns)   --->   "%sub_ln133 = sub i15 %zext_ln133, i15 %zext_ln133_4" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 151 'sub' 'sub_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i15 %sub_ln133" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 152 'sext' 'sext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln133 = add i64 %sext_ln133, i64 %norm_weights_read" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 153 'add' 'add_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.08ns)   --->   "%add_ln133_1 = add i64 %sext_ln133, i64 %norm_bias_read" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 154 'add' 'add_ln133_1' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/2] (1.08ns)   --->   "%call_ln133 = call void @load_norms, i256 %weights, i64 %add_ln133, i64 %add_ln133_1, i128 %norm1_bias, i128 %norm1_weights" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 155 'call' 'call_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i4.i18, i4 %layer, i18 0" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 156 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln137_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %layer, i15 0" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 157 'bitconcatenate' 'shl_ln137_s' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i19 %shl_ln137_s" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 158 'zext' 'zext_ln137' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.91ns)   --->   "%add_ln137_31 = add i22 %shl_ln3, i22 %zext_ln137" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 159 'add' 'add_ln137_31' <Predicate = (!icmp_ln131)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln137_61 = zext i22 %add_ln137_31" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 160 'zext' 'zext_ln137_61' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137_61, i64 %attn_weights_read" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 161 'add' 'add_ln137' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 %layer, i11 0" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 162 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i15 %shl_ln4" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 163 'zext' 'zext_ln138' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %layer, i9 0" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 164 'bitconcatenate' 'shl_ln138_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i13 %shl_ln138_2" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 165 'zext' 'zext_ln138_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.84ns)   --->   "%sub_ln138 = sub i16 %zext_ln138, i16 %zext_ln138_3" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 166 'sub' 'sub_ln138' <Predicate = (!icmp_ln131)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i16 %sub_ln138" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 167 'sext' 'sext_ln138' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.08ns)   --->   "%add_ln138 = add i64 %sext_ln138, i64 %attn_bias_read" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 168 'add' 'add_ln138' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %layer, i32 1, i32 3" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 169 'partselect' 'tmp_s' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i3.i3.i15, i3 %tmp_s, i3 %tmp_s, i15 0" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 170 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i21 %or_ln" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 171 'zext' 'zext_ln170' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.08ns)   --->   "%add_ln170 = add i64 %zext_ln170, i64 %vit_weights_l1_read" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 172 'add' 'add_ln170' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %tmp_s, i11 0" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 173 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i14 %shl_ln5" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 174 'zext' 'zext_ln171' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln171_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %tmp_s, i9 0" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 175 'bitconcatenate' 'shl_ln171_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i12 %shl_ln171_1" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 176 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i12 %shl_ln171_1" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 177 'zext' 'zext_ln171_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.83ns)   --->   "%sub_ln171 = sub i15 %zext_ln171, i15 %zext_ln171_2" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 178 'sub' 'sub_ln171' <Predicate = (!icmp_ln131)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i15 %sub_ln171" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 179 'sext' 'sext_ln171' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.08ns)   --->   "%add_ln171 = add i64 %sext_ln171, i64 %vit_bias_l1_read" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 180 'add' 'add_ln171' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.08ns)   --->   "%add_ln174 = add i64 %zext_ln170, i64 %vit_weights_l2_read" [Deit_cpp/src/ViT.cpp:174]   --->   Operation 181 'add' 'add_ln174' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_s, i7 0" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 182 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i10 %shl_ln6" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 183 'zext' 'zext_ln175' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.80ns)   --->   "%sub_ln175 = sub i13 %zext_ln171_1, i13 %zext_ln175" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 184 'sub' 'sub_ln175' <Predicate = (!icmp_ln131)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i13 %sub_ln175" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 185 'sext' 'sext_ln175' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (1.08ns)   --->   "%add_ln175 = add i64 %sext_ln175, i64 %vit_bias_l2_read" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 186 'add' 'add_ln175' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln124 = store i32 %add_ln124, i32 %image" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 187 'store' 'store_ln124' <Predicate = (icmp_ln131)> <Delay = 0.42>
ST_5 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln124 = store i49 %add_ln124_1, i49 %phi_mul" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 188 'store' 'store_ln124' <Predicate = (icmp_ln131)> <Delay = 0.42>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln124 = br void %_ln131_for_each_layer" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 189 'br' 'br_ln124' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln133 = call void @load_norms, i256 %weights, i64 %add_ln133, i64 %add_ln133_1, i128 %norm1_bias, i128 %norm1_weights" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 190 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.69>
ST_7 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln148 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm1_weights, i128 %norm1_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:148]   --->   Operation 191 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 192 [2/2] (1.69ns)   --->   "%call_ln137 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln137, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 192 'call' 'call_ln137' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln148 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm1_weights, i128 %norm1_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:148]   --->   Operation 193 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln137 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln137, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 194 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 195 [2/2] (1.87ns)   --->   "%call_ln138 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln138" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 195 'call' 'call_ln138' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln138 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln138" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 196 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.67>
ST_11 : Operation 197 [2/2] (7.67ns)   --->   "%call_ln140 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:140]   --->   Operation 197 'call' 'call_ln140' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 198 [1/1] (1.08ns)   --->   "%add_ln143 = add i64 %add_ln137, i64 73728" [Deit_cpp/src/ViT.cpp:143]   --->   Operation 198 'add' 'add_ln143' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [2/2] (1.69ns)   --->   "%call_ln143 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln143, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:143]   --->   Operation 199 'call' 'call_ln143' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln140 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:140]   --->   Operation 200 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln143 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln143, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:143]   --->   Operation 201 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 202 [1/1] (1.08ns)   --->   "%add_ln144 = add i64 %add_ln138, i64 384" [Deit_cpp/src/ViT.cpp:144]   --->   Operation 202 'add' 'add_ln144' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [2/2] (1.87ns)   --->   "%call_ln144 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln144" [Deit_cpp/src/ViT.cpp:144]   --->   Operation 203 'call' 'call_ln144' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln144 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln144" [Deit_cpp/src/ViT.cpp:144]   --->   Operation 204 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.67>
ST_15 : Operation 205 [2/2] (7.67ns)   --->   "%call_ln146 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:146]   --->   Operation 205 'call' 'call_ln146' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln152 = add i64 %add_ln137, i64 147456" [Deit_cpp/src/ViT.cpp:152]   --->   Operation 206 'add' 'add_ln152' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [2/2] (1.69ns)   --->   "%call_ln152 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln152, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:152]   --->   Operation 207 'call' 'call_ln152' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln146 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:146]   --->   Operation 208 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln152 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln152, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:152]   --->   Operation 209 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 210 [2/2] (7.30ns)   --->   "%call_ln149 = call void @compute_q_matmul_k, i256 %inout2, i64 %tmp2_read, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i20 %attn_scale_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:149]   --->   Operation 210 'call' 'call_ln149' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln153 = add i64 %add_ln138, i64 768" [Deit_cpp/src/ViT.cpp:153]   --->   Operation 211 'add' 'add_ln153' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [2/2] (1.87ns)   --->   "%call_ln153 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln153" [Deit_cpp/src/ViT.cpp:153]   --->   Operation 212 'call' 'call_ln153' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln149 = call void @compute_q_matmul_k, i256 %inout2, i64 %tmp2_read, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i20 %attn_scale_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:149]   --->   Operation 213 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln153 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln153" [Deit_cpp/src/ViT.cpp:153]   --->   Operation 214 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.67>
ST_19 : Operation 215 [2/2] (7.67ns)   --->   "%call_ln154 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:154]   --->   Operation 215 'call' 'call_ln154' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln160 = add i64 %add_ln137, i64 221184" [Deit_cpp/src/ViT.cpp:160]   --->   Operation 216 'add' 'add_ln160' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [2/2] (1.69ns)   --->   "%call_ln160 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln160, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:160]   --->   Operation 217 'call' 'call_ln160' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln154 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:154]   --->   Operation 218 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln160 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln160, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:160]   --->   Operation 219 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 220 [2/2] (7.30ns)   --->   "%call_ln157 = call void @compute_attn_matmul_v, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i64 %tmp1_read, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:157]   --->   Operation 220 'call' 'call_ln157' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln161 = add i64 %add_ln138, i64 1152" [Deit_cpp/src/ViT.cpp:161]   --->   Operation 221 'add' 'add_ln161' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [2/2] (1.87ns)   --->   "%call_ln161 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln161" [Deit_cpp/src/ViT.cpp:161]   --->   Operation 222 'call' 'call_ln161' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln157 = call void @compute_attn_matmul_v, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i64 %tmp1_read, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:157]   --->   Operation 223 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln161 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln161" [Deit_cpp/src/ViT.cpp:161]   --->   Operation 224 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.67>
ST_23 : Operation 225 [2/2] (7.67ns)   --->   "%call_ln162 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:162]   --->   Operation 225 'call' 'call_ln162' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 226 [2/2] (1.69ns)   --->   "%call_ln170 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln170, i32 768, i32 192" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 226 'call' 'call_ln170' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln162 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:162]   --->   Operation 227 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln170 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln170, i32 768, i32 192" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 228 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.03>
ST_25 : Operation 229 [2/2] (1.08ns)   --->   "%call_ln164 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:164]   --->   Operation 229 'call' 'call_ln164' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 230 [2/2] (2.03ns)   --->   "%call_ln171 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln171, i9 256" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 230 'call' 'call_ln171' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln164 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:164]   --->   Operation 231 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln171 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln171, i9 256" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 232 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.69>
ST_27 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln154 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm2_weights, i128 %norm2_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:154]   --->   Operation 233 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 234 [2/2] (1.69ns)   --->   "%call_ln174 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln174, i32 192, i32 768" [Deit_cpp/src/ViT.cpp:174]   --->   Operation 234 'call' 'call_ln174' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln154 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm2_weights, i128 %norm2_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:154]   --->   Operation 235 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln174 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln174, i32 192, i32 768" [Deit_cpp/src/ViT.cpp:174]   --->   Operation 236 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.67>
ST_29 : Operation 237 [2/2] (7.67ns)   --->   "%call_ln172 = call void @compute_linear, i256 %inout4, i64 %tmp_hidden_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 768, i32 192, i1 1, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:172]   --->   Operation 237 'call' 'call_ln172' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 238 [2/2] (2.03ns)   --->   "%call_ln175 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln175, i9 192" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 238 'call' 'call_ln175' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln172 = call void @compute_linear, i256 %inout4, i64 %tmp_hidden_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 768, i32 192, i1 1, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:172]   --->   Operation 239 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln175 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln175, i9 192" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 240 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.67>
ST_31 : Operation 241 [2/2] (7.67ns)   --->   "%call_ln176 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout4, i64 %tmp_hidden_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 768, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:176]   --->   Operation 241 'call' 'call_ln176' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln176 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout4, i64 %tmp_hidden_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 768, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:176]   --->   Operation 242 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.08>
ST_33 : Operation 243 [2/2] (1.08ns)   --->   "%call_ln179 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:179]   --->   Operation 243 'call' 'call_ln179' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 244 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln179 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:179]   --->   Operation 245 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 246 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inout3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inout4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ num_images]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reload_on_time_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ images]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_hidden]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_softmax_info]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pos_embed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vit_weights_l1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vit_bias_l1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vit_weights_l2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vit_bias_l2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_bias_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ patch_embed_weights_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ attn_scale_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ norm_eps_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ norm1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ norm1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linear_weights_ping_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linear_bias_ping_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ GELU_DELTA_TABLE_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ linear_weights_pong_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linear_bias_pong_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ norm2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln64          (spectopmodule    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000000000000]
norm_bias_read              (read             ) [ 00111111111111111111111111111111111]
norm_weights_read           (read             ) [ 00111111111111111111111111111111111]
vit_bias_l2_read            (read             ) [ 00111111111111111111111111111111111]
vit_weights_l2_read         (read             ) [ 00111111111111111111111111111111111]
vit_bias_l1_read            (read             ) [ 00111111111111111111111111111111111]
vit_weights_l1_read         (read             ) [ 00111111111111111111111111111111111]
attn_bias_read              (read             ) [ 00111111111111111111111111111111111]
attn_weights_read           (read             ) [ 00111111111111111111111111111111111]
pos_embed_read              (read             ) [ 00111111111111111111111111111111111]
patch_embed_bias_read       (read             ) [ 00100000000000000000000000000000000]
patch_embed_weights_read    (read             ) [ 00100000000000000000000000000000000]
attn_softmax_info_read      (read             ) [ 00111111111111111111111111111111111]
attn_read                   (read             ) [ 00111111111111111111111111111111111]
tmp_hidden_read             (read             ) [ 00111111111111111111111111111111111]
tmp3_read                   (read             ) [ 00111111111111111111111111111111111]
tmp2_read                   (read             ) [ 00111111111111111111111111111111111]
tmp1_read                   (read             ) [ 00111111111111111111111111111111111]
x_read                      (read             ) [ 00111111111111111111111111111111111]
images_read                 (read             ) [ 00111111111111111111111111111111111]
reload_on_time_weights_read (read             ) [ 01100000000000000000000000000000000]
num_images_read             (read             ) [ 00111111111111111111111111111111111]
specresourcelimit_ln114     (specresourcelimit) [ 00000000000000000000000000000000000]
specresourcelimit_ln115     (specresourcelimit) [ 00000000000000000000000000000000000]
br_ln119                    (br               ) [ 00000000000000000000000000000000000]
call_ln121                  (call             ) [ 00000000000000000000000000000000000]
br_ln122                    (br               ) [ 00000000000000000000000000000000000]
phi_mul                     (alloca           ) [ 00111111111111111111111111111111111]
image                       (alloca           ) [ 00111111111111111111111111111111111]
store_ln124                 (store            ) [ 00000000000000000000000000000000000]
store_ln124                 (store            ) [ 00000000000000000000000000000000000]
br_ln124                    (br               ) [ 00000000000000000000000000000000000]
phi_mul_load                (load             ) [ 00000000000000000000000000000000000]
image_1                     (load             ) [ 00000000000000000000000000000000000]
add_ln124_1                 (add              ) [ 00001111111111111111111111111111111]
icmp_ln124                  (icmp             ) [ 00011111111111111111111111111111111]
add_ln124                   (add              ) [ 00001111111111111111111111111111111]
br_ln124                    (br               ) [ 00000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln129                  (zext             ) [ 00000000000000000000000000000000000]
shl_ln129_1                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln129_1                (zext             ) [ 00000000000000000000000000000000000]
sub_ln129                   (sub              ) [ 00000000000000000000000000000000000]
sext_ln129                  (sext             ) [ 00000000000000000000000000000000000]
add_ln129                   (add              ) [ 00001000000000000000000000000000000]
zext_ln129_2                (zext             ) [ 00000000000000000000000000000000000]
add_ln129_1                 (add              ) [ 00001111111111111111111111111111111]
ret_ln182                   (ret              ) [ 00000000000000000000000000000000000]
speclooptripcount_ln126     (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln124          (specloopname     ) [ 00000000000000000000000000000000000]
call_ln129                  (call             ) [ 00000000000000000000000000000000000]
br_ln131                    (br               ) [ 00011111111111111111111111111111111]
layer                       (phi              ) [ 00000100000000000000000000000000000]
icmp_ln131                  (icmp             ) [ 00011111111111111111111111111111111]
speclooptripcount_ln0       (speclooptripcount) [ 00000000000000000000000000000000000]
add_ln131                   (add              ) [ 00011111111111111111111111111111111]
br_ln131                    (br               ) [ 00000000000000000000000000000000000]
shl_ln2                     (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln133                  (zext             ) [ 00000000000000000000000000000000000]
shl_ln133_1                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln133_4                (zext             ) [ 00000000000000000000000000000000000]
sub_ln133                   (sub              ) [ 00000000000000000000000000000000000]
sext_ln133                  (sext             ) [ 00000000000000000000000000000000000]
add_ln133                   (add              ) [ 00000010000000000000000000000000000]
add_ln133_1                 (add              ) [ 00000010000000000000000000000000000]
shl_ln3                     (bitconcatenate   ) [ 00000000000000000000000000000000000]
shl_ln137_s                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln137                  (zext             ) [ 00000000000000000000000000000000000]
add_ln137_31                (add              ) [ 00000000000000000000000000000000000]
zext_ln137_61               (zext             ) [ 00000000000000000000000000000000000]
add_ln137                   (add              ) [ 00000011111111111111000000000000000]
shl_ln4                     (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln138                  (zext             ) [ 00000000000000000000000000000000000]
shl_ln138_2                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln138_3                (zext             ) [ 00000000000000000000000000000000000]
sub_ln138                   (sub              ) [ 00000000000000000000000000000000000]
sext_ln138                  (sext             ) [ 00000000000000000000000000000000000]
add_ln138                   (add              ) [ 00000011111111111111110000000000000]
tmp_s                       (partselect       ) [ 00000000000000000000000000000000000]
or_ln                       (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln170                  (zext             ) [ 00000000000000000000000000000000000]
add_ln170                   (add              ) [ 00000011111111111111111110000000000]
shl_ln5                     (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln171                  (zext             ) [ 00000000000000000000000000000000000]
shl_ln171_1                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln171_1                (zext             ) [ 00000000000000000000000000000000000]
zext_ln171_2                (zext             ) [ 00000000000000000000000000000000000]
sub_ln171                   (sub              ) [ 00000000000000000000000000000000000]
sext_ln171                  (sext             ) [ 00000000000000000000000000000000000]
add_ln171                   (add              ) [ 00000011111111111111111111100000000]
add_ln174                   (add              ) [ 00000011111111111111111111111000000]
shl_ln6                     (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln175                  (zext             ) [ 00000000000000000000000000000000000]
sub_ln175                   (sub              ) [ 00000000000000000000000000000000000]
sext_ln175                  (sext             ) [ 00000000000000000000000000000000000]
add_ln175                   (add              ) [ 00000011111111111111111111111110000]
store_ln124                 (store            ) [ 00000000000000000000000000000000000]
store_ln124                 (store            ) [ 00000000000000000000000000000000000]
br_ln124                    (br               ) [ 00000000000000000000000000000000000]
call_ln133                  (call             ) [ 00000000000000000000000000000000000]
call_ln148                  (call             ) [ 00000000000000000000000000000000000]
call_ln137                  (call             ) [ 00000000000000000000000000000000000]
call_ln138                  (call             ) [ 00000000000000000000000000000000000]
add_ln143                   (add              ) [ 00000000000010000000000000000000000]
call_ln140                  (call             ) [ 00000000000000000000000000000000000]
call_ln143                  (call             ) [ 00000000000000000000000000000000000]
add_ln144                   (add              ) [ 00000000000000100000000000000000000]
call_ln144                  (call             ) [ 00000000000000000000000000000000000]
add_ln152                   (add              ) [ 00000000000000001000000000000000000]
call_ln146                  (call             ) [ 00000000000000000000000000000000000]
call_ln152                  (call             ) [ 00000000000000000000000000000000000]
add_ln153                   (add              ) [ 00000000000000000010000000000000000]
call_ln149                  (call             ) [ 00000000000000000000000000000000000]
call_ln153                  (call             ) [ 00000000000000000000000000000000000]
add_ln160                   (add              ) [ 00000000000000000000100000000000000]
call_ln154                  (call             ) [ 00000000000000000000000000000000000]
call_ln160                  (call             ) [ 00000000000000000000000000000000000]
add_ln161                   (add              ) [ 00000000000000000000001000000000000]
call_ln157                  (call             ) [ 00000000000000000000000000000000000]
call_ln161                  (call             ) [ 00000000000000000000000000000000000]
call_ln162                  (call             ) [ 00000000000000000000000000000000000]
call_ln170                  (call             ) [ 00000000000000000000000000000000000]
call_ln164                  (call             ) [ 00000000000000000000000000000000000]
call_ln171                  (call             ) [ 00000000000000000000000000000000000]
call_ln154                  (call             ) [ 00000000000000000000000000000000000]
call_ln174                  (call             ) [ 00000000000000000000000000000000000]
call_ln172                  (call             ) [ 00000000000000000000000000000000000]
call_ln175                  (call             ) [ 00000000000000000000000000000000000]
call_ln176                  (call             ) [ 00000000000000000000000000000000000]
specloopname_ln131          (specloopname     ) [ 00000000000000000000000000000000000]
call_ln179                  (call             ) [ 00000000000000000000000000000000000]
br_ln131                    (br               ) [ 00011111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inout4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_images">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_images"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reload_on_time_weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reload_on_time_weights"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="images">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="images"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_hidden">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hidden"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="attn">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="attn_softmax_info">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="patch_embed_weights">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="patch_embed_bias">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pos_embed">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_embed"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="attn_weights">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_weights"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="attn_bias">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_bias"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="vit_weights_l1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vit_weights_l1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="vit_bias_l1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vit_bias_l1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="vit_weights_l2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vit_weights_l2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="vit_bias_l2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vit_bias_l2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="norm_weights">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_weights"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="norm_bias">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_bias"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="patch_embed_bias_r">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="patch_embed_weights_r">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="attn_scale_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_scale_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="norm_eps_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_eps_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="norm1_bias">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_bias"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="norm1_weights">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_weights"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="linear_weights_ping_data">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_ping_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="linear_bias_ping_data">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_bias_ping_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="GELU_DELTA_TABLE_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GELU_DELTA_TABLE_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="linear_weights_pong_data">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_weights_pong_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="linear_bias_pong_data">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_bias_pong_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="norm2_weights">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="norm2_bias">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm2_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function10"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_one_time_weights"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i32.i17"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i32.i15"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_patch_embed"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_norms"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i4.i18"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i4.i15"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i4.i11"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i3.i3.i15"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i3.i11"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i9"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_norm"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_linear_weights"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_linear"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_q_matmul_k"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_attn_matmul_v"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_add"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="292" class="1004" name="phi_mul_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="image_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="norm_bias_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_bias_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="norm_weights_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_weights_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="vit_bias_l2_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vit_bias_l2_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="vit_weights_l2_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vit_weights_l2_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="vit_bias_l1_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vit_bias_l1_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="vit_weights_l1_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vit_weights_l1_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="attn_bias_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_bias_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="attn_weights_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_weights_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="pos_embed_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_embed_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="patch_embed_bias_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patch_embed_bias_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="patch_embed_weights_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patch_embed_weights_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="attn_softmax_info_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_softmax_info_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="attn_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_hidden_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="1" index="2" bw="64" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_hidden_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp3_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp3_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp2_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp2_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp1_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="x_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="images_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="images_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="reload_on_time_weights_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reload_on_time_weights_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="num_images_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_images_read/1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="layer_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="layer_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_linear_weights_fu_437">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="4096" slack="0"/>
<pin id="452" dir="0" index="2" bw="256" slack="0"/>
<pin id="453" dir="0" index="3" bw="64" slack="0"/>
<pin id="454" dir="0" index="4" bw="11" slack="0"/>
<pin id="455" dir="0" index="5" bw="11" slack="0"/>
<pin id="456" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln137/7 call_ln143/11 call_ln152/15 call_ln160/19 call_ln170/23 call_ln174/27 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_compute_linear_fu_486">
<pin_list>
<pin id="508" dir="0" index="0" bw="0" slack="0"/>
<pin id="509" dir="0" index="1" bw="256" slack="0"/>
<pin id="510" dir="0" index="2" bw="64" slack="10"/>
<pin id="511" dir="0" index="3" bw="256" slack="0"/>
<pin id="512" dir="0" index="4" bw="64" slack="10"/>
<pin id="513" dir="0" index="5" bw="4096" slack="0"/>
<pin id="514" dir="0" index="6" bw="288" slack="0"/>
<pin id="515" dir="0" index="7" bw="11" slack="0"/>
<pin id="516" dir="0" index="8" bw="11" slack="0"/>
<pin id="517" dir="0" index="9" bw="1" slack="0"/>
<pin id="518" dir="0" index="10" bw="20" slack="0"/>
<pin id="519" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/11 call_ln146/15 call_ln154/19 call_ln162/23 call_ln172/29 call_ln176/31 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_load_one_time_weights_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="256" slack="0"/>
<pin id="567" dir="0" index="2" bw="64" slack="0"/>
<pin id="568" dir="0" index="3" bw="64" slack="0"/>
<pin id="569" dir="0" index="4" bw="128" slack="0"/>
<pin id="570" dir="0" index="5" bw="2048" slack="0"/>
<pin id="571" dir="0" index="6" bw="20" slack="0"/>
<pin id="572" dir="0" index="7" bw="3" slack="0"/>
<pin id="573" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln121/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_compute_patch_embed_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="0" slack="0"/>
<pin id="584" dir="0" index="1" bw="256" slack="0"/>
<pin id="585" dir="0" index="2" bw="64" slack="0"/>
<pin id="586" dir="0" index="3" bw="256" slack="0"/>
<pin id="587" dir="0" index="4" bw="64" slack="0"/>
<pin id="588" dir="0" index="5" bw="256" slack="0"/>
<pin id="589" dir="0" index="6" bw="64" slack="2"/>
<pin id="590" dir="0" index="7" bw="128" slack="0"/>
<pin id="591" dir="0" index="8" bw="2048" slack="0"/>
<pin id="592" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln129/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_load_norms_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="0" slack="0"/>
<pin id="601" dir="0" index="1" bw="256" slack="0"/>
<pin id="602" dir="0" index="2" bw="64" slack="0"/>
<pin id="603" dir="0" index="3" bw="64" slack="0"/>
<pin id="604" dir="0" index="4" bw="128" slack="0"/>
<pin id="605" dir="0" index="5" bw="128" slack="0"/>
<pin id="606" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln133/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_compute_norm_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="0" slack="0"/>
<pin id="613" dir="0" index="1" bw="256" slack="0"/>
<pin id="614" dir="0" index="2" bw="64" slack="4"/>
<pin id="615" dir="0" index="3" bw="256" slack="0"/>
<pin id="616" dir="0" index="4" bw="64" slack="6"/>
<pin id="617" dir="0" index="5" bw="128" slack="0"/>
<pin id="618" dir="0" index="6" bw="128" slack="0"/>
<pin id="619" dir="0" index="7" bw="3" slack="0"/>
<pin id="620" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/7 call_ln154/27 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="0" slack="0"/>
<pin id="631" dir="0" index="1" bw="288" slack="0"/>
<pin id="632" dir="0" index="2" bw="256" slack="0"/>
<pin id="633" dir="0" index="3" bw="64" slack="0"/>
<pin id="634" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/9 call_ln144/13 call_ln153/17 call_ln161/21 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_compute_q_matmul_k_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="0" slack="0"/>
<pin id="641" dir="0" index="1" bw="256" slack="0"/>
<pin id="642" dir="0" index="2" bw="64" slack="16"/>
<pin id="643" dir="0" index="3" bw="256" slack="0"/>
<pin id="644" dir="0" index="4" bw="64" slack="16"/>
<pin id="645" dir="0" index="5" bw="256" slack="0"/>
<pin id="646" dir="0" index="6" bw="64" slack="16"/>
<pin id="647" dir="0" index="7" bw="256" slack="0"/>
<pin id="648" dir="0" index="8" bw="64" slack="16"/>
<pin id="649" dir="0" index="9" bw="20" slack="0"/>
<pin id="650" dir="0" index="10" bw="6" slack="0"/>
<pin id="651" dir="0" index="11" bw="7" slack="0"/>
<pin id="652" dir="0" index="12" bw="8" slack="0"/>
<pin id="653" dir="0" index="13" bw="32" slack="0"/>
<pin id="654" dir="0" index="14" bw="46" slack="0"/>
<pin id="655" dir="0" index="15" bw="50" slack="0"/>
<pin id="656" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/17 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_compute_attn_matmul_v_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="0" slack="0"/>
<pin id="671" dir="0" index="1" bw="256" slack="0"/>
<pin id="672" dir="0" index="2" bw="64" slack="20"/>
<pin id="673" dir="0" index="3" bw="256" slack="0"/>
<pin id="674" dir="0" index="4" bw="64" slack="20"/>
<pin id="675" dir="0" index="5" bw="256" slack="0"/>
<pin id="676" dir="0" index="6" bw="64" slack="20"/>
<pin id="677" dir="0" index="7" bw="64" slack="20"/>
<pin id="678" dir="0" index="8" bw="6" slack="0"/>
<pin id="679" dir="0" index="9" bw="7" slack="0"/>
<pin id="680" dir="0" index="10" bw="8" slack="0"/>
<pin id="681" dir="0" index="11" bw="32" slack="0"/>
<pin id="682" dir="0" index="12" bw="46" slack="0"/>
<pin id="683" dir="0" index="13" bw="50" slack="0"/>
<pin id="684" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/21 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_compute_add_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="0" slack="0"/>
<pin id="697" dir="0" index="1" bw="256" slack="0"/>
<pin id="698" dir="0" index="2" bw="64" slack="22"/>
<pin id="699" dir="0" index="3" bw="256" slack="0"/>
<pin id="700" dir="0" index="4" bw="64" slack="24"/>
<pin id="701" dir="0" index="5" bw="64" slack="22"/>
<pin id="702" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln164/25 call_ln179/33 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="0" slack="0"/>
<pin id="708" dir="0" index="1" bw="288" slack="0"/>
<pin id="709" dir="0" index="2" bw="256" slack="0"/>
<pin id="710" dir="0" index="3" bw="64" slack="20"/>
<pin id="711" dir="0" index="4" bw="9" slack="0"/>
<pin id="712" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/25 call_ln175/29 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln124_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln124_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="49" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="phi_mul_load_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="49" slack="1"/>
<pin id="731" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="image_1_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_1/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln124_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="49" slack="0"/>
<pin id="737" dir="0" index="1" bw="18" slack="0"/>
<pin id="738" dir="1" index="2" bw="49" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln124_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="2"/>
<pin id="744" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln124_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="shl_ln_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="49" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln129_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="49" slack="0"/>
<pin id="762" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="shl_ln129_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="47" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln129_1/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln129_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="47" slack="0"/>
<pin id="774" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sub_ln129_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="49" slack="0"/>
<pin id="778" dir="0" index="1" bw="47" slack="0"/>
<pin id="779" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln129/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln129_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="50" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln129_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="50" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="2"/>
<pin id="789" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln129_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="49" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_2/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln129_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="49" slack="0"/>
<pin id="798" dir="0" index="1" bw="64" slack="2"/>
<pin id="799" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_1/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln131_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="0" index="1" bw="3" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln131_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="0" index="1" bw="4" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln133_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="14" slack="0"/>
<pin id="824" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="shl_ln133_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="0"/>
<pin id="828" dir="0" index="1" bw="4" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln133_4_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="12" slack="0"/>
<pin id="836" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_4/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sub_ln133_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="0" index="1" bw="12" slack="0"/>
<pin id="841" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln133_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="15" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln133_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="15" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="4"/>
<pin id="851" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln133_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="15" slack="0"/>
<pin id="856" dir="0" index="1" bw="64" slack="4"/>
<pin id="857" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="shl_ln3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="22" slack="0"/>
<pin id="862" dir="0" index="1" bw="4" slack="0"/>
<pin id="863" dir="0" index="2" bw="1" slack="0"/>
<pin id="864" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="shl_ln137_s_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="19" slack="0"/>
<pin id="870" dir="0" index="1" bw="4" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_s/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln137_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="19" slack="0"/>
<pin id="878" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln137_31_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="22" slack="0"/>
<pin id="882" dir="0" index="1" bw="19" slack="0"/>
<pin id="883" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_31/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln137_61_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="22" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_61/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln137_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="22" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="4"/>
<pin id="893" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="shl_ln4_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="15" slack="0"/>
<pin id="897" dir="0" index="1" bw="4" slack="0"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln138_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="15" slack="0"/>
<pin id="905" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="shl_ln138_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="13" slack="0"/>
<pin id="909" dir="0" index="1" bw="4" slack="0"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_2/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln138_3_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="13" slack="0"/>
<pin id="917" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sub_ln138_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="15" slack="0"/>
<pin id="921" dir="0" index="1" bw="13" slack="0"/>
<pin id="922" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln138_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln138_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="0"/>
<pin id="931" dir="0" index="1" bw="64" slack="4"/>
<pin id="932" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_s_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="0"/>
<pin id="936" dir="0" index="1" bw="4" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="0" index="3" bw="3" slack="0"/>
<pin id="939" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="or_ln_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="21" slack="0"/>
<pin id="946" dir="0" index="1" bw="3" slack="0"/>
<pin id="947" dir="0" index="2" bw="3" slack="0"/>
<pin id="948" dir="0" index="3" bw="1" slack="0"/>
<pin id="949" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln170_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="21" slack="0"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln170_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="21" slack="0"/>
<pin id="960" dir="0" index="1" bw="64" slack="4"/>
<pin id="961" dir="1" index="2" bw="64" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="shl_ln5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="14" slack="0"/>
<pin id="965" dir="0" index="1" bw="3" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln171_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="14" slack="0"/>
<pin id="973" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="shl_ln171_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="12" slack="0"/>
<pin id="977" dir="0" index="1" bw="3" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln171_1/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln171_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="12" slack="0"/>
<pin id="985" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_1/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln171_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="0"/>
<pin id="989" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_2/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sub_ln171_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="14" slack="0"/>
<pin id="993" dir="0" index="1" bw="12" slack="0"/>
<pin id="994" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln171/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln171_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="15" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln171_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="15" slack="0"/>
<pin id="1003" dir="0" index="1" bw="64" slack="4"/>
<pin id="1004" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln174_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="21" slack="0"/>
<pin id="1008" dir="0" index="1" bw="64" slack="4"/>
<pin id="1009" dir="1" index="2" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="shl_ln6_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="0"/>
<pin id="1013" dir="0" index="1" bw="3" slack="0"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln175_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="10" slack="0"/>
<pin id="1021" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sub_ln175_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="12" slack="0"/>
<pin id="1025" dir="0" index="1" bw="10" slack="0"/>
<pin id="1026" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln175/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln175_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="0"/>
<pin id="1031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln175/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln175_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="13" slack="0"/>
<pin id="1035" dir="0" index="1" bw="64" slack="4"/>
<pin id="1036" dir="1" index="2" bw="64" slack="24"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="store_ln124_store_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="2"/>
<pin id="1040" dir="0" index="1" bw="32" slack="3"/>
<pin id="1041" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln124_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="49" slack="2"/>
<pin id="1044" dir="0" index="1" bw="49" slack="3"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln143_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="6"/>
<pin id="1048" dir="0" index="1" bw="18" slack="0"/>
<pin id="1049" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/11 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="add_ln144_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="8"/>
<pin id="1054" dir="0" index="1" bw="10" slack="0"/>
<pin id="1055" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/13 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln152_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="64" slack="10"/>
<pin id="1060" dir="0" index="1" bw="19" slack="0"/>
<pin id="1061" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/15 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="add_ln153_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="64" slack="12"/>
<pin id="1066" dir="0" index="1" bw="11" slack="0"/>
<pin id="1067" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/17 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="add_ln160_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="14"/>
<pin id="1072" dir="0" index="1" bw="19" slack="0"/>
<pin id="1073" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/19 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="add_ln161_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="16"/>
<pin id="1078" dir="0" index="1" bw="12" slack="0"/>
<pin id="1079" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/21 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="norm_bias_read_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="4"/>
<pin id="1084" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="norm_bias_read "/>
</bind>
</comp>

<comp id="1087" class="1005" name="norm_weights_read_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="4"/>
<pin id="1089" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="norm_weights_read "/>
</bind>
</comp>

<comp id="1092" class="1005" name="vit_bias_l2_read_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="4"/>
<pin id="1094" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="vit_bias_l2_read "/>
</bind>
</comp>

<comp id="1097" class="1005" name="vit_weights_l2_read_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="64" slack="4"/>
<pin id="1099" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="vit_weights_l2_read "/>
</bind>
</comp>

<comp id="1102" class="1005" name="vit_bias_l1_read_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="4"/>
<pin id="1104" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="vit_bias_l1_read "/>
</bind>
</comp>

<comp id="1107" class="1005" name="vit_weights_l1_read_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="4"/>
<pin id="1109" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="vit_weights_l1_read "/>
</bind>
</comp>

<comp id="1112" class="1005" name="attn_bias_read_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="64" slack="4"/>
<pin id="1114" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="attn_bias_read "/>
</bind>
</comp>

<comp id="1117" class="1005" name="attn_weights_read_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="4"/>
<pin id="1119" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="attn_weights_read "/>
</bind>
</comp>

<comp id="1122" class="1005" name="pos_embed_read_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="2"/>
<pin id="1124" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pos_embed_read "/>
</bind>
</comp>

<comp id="1127" class="1005" name="patch_embed_bias_read_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="64" slack="1"/>
<pin id="1129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patch_embed_bias_read "/>
</bind>
</comp>

<comp id="1132" class="1005" name="patch_embed_weights_read_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="1"/>
<pin id="1134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patch_embed_weights_read "/>
</bind>
</comp>

<comp id="1137" class="1005" name="attn_softmax_info_read_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="16"/>
<pin id="1139" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="attn_softmax_info_read "/>
</bind>
</comp>

<comp id="1143" class="1005" name="attn_read_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="16"/>
<pin id="1145" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="attn_read "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_hidden_read_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="28"/>
<pin id="1151" dir="1" index="1" bw="64" slack="28"/>
</pin_list>
<bind>
<opset="tmp_hidden_read "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp3_read_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="64" slack="14"/>
<pin id="1157" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="tmp3_read "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp2_read_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="64" slack="10"/>
<pin id="1164" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="tmp2_read "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp1_read_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="64" slack="6"/>
<pin id="1171" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp1_read "/>
</bind>
</comp>

<comp id="1176" class="1005" name="x_read_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="64" slack="2"/>
<pin id="1178" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1181" class="1005" name="images_read_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="64" slack="2"/>
<pin id="1183" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="images_read "/>
</bind>
</comp>

<comp id="1186" class="1005" name="reload_on_time_weights_read_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reload_on_time_weights_read "/>
</bind>
</comp>

<comp id="1190" class="1005" name="num_images_read_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="2"/>
<pin id="1192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_images_read "/>
</bind>
</comp>

<comp id="1195" class="1005" name="phi_mul_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="49" slack="0"/>
<pin id="1197" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="1202" class="1005" name="image_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="image "/>
</bind>
</comp>

<comp id="1209" class="1005" name="add_ln124_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="49" slack="2"/>
<pin id="1211" dir="1" index="1" bw="49" slack="2"/>
</pin_list>
<bind>
<opset="add_ln124_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="add_ln124_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="2"/>
<pin id="1219" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="add_ln129_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="1"/>
<pin id="1224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="add_ln129_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="64" slack="1"/>
<pin id="1229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln129_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="add_ln131_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="4" slack="0"/>
<pin id="1240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="add_ln133_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="64" slack="1"/>
<pin id="1245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln133_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="64" slack="1"/>
<pin id="1250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="add_ln137_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="64" slack="2"/>
<pin id="1255" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add_ln138_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="64" slack="4"/>
<pin id="1263" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="add_ln170_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="64" slack="18"/>
<pin id="1271" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="add_ln170 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="add_ln171_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="64" slack="20"/>
<pin id="1276" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="add_ln171 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="add_ln174_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="22"/>
<pin id="1281" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="add_ln174 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="add_ln175_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="64" slack="24"/>
<pin id="1286" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="add_ln175 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="add_ln143_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="64" slack="1"/>
<pin id="1291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln143 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="add_ln144_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="1"/>
<pin id="1296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="add_ln152_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="64" slack="1"/>
<pin id="1301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln152 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln153_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="64" slack="1"/>
<pin id="1306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln153 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="add_ln160_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="64" slack="1"/>
<pin id="1311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln160 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="add_ln161_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="64" slack="1"/>
<pin id="1316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln161 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="295"><net_src comp="102" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="102" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="168" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="168" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="168" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="168" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="168" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="168" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="168" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="168" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="168" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="168" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="168" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="168" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="168" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="168" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="168" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="168" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="20" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="168" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="18" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="168" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="16" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="168" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="170" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="12" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="172" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="204" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="457"><net_src comp="252" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="460"><net_src comp="254" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="461"><net_src comp="254" pin="0"/><net_sink comp="437" pin=5"/></net>

<net id="466"><net_src comp="70" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="477"><net_src comp="278" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="482"><net_src comp="278" pin="0"/><net_sink comp="437" pin=5"/></net>

<net id="520"><net_src comp="258" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="521"><net_src comp="2" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="522"><net_src comp="0" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="486" pin=5"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="486" pin=6"/></net>

<net id="525"><net_src comp="254" pin="0"/><net_sink comp="486" pin=7"/></net>

<net id="526"><net_src comp="254" pin="0"/><net_sink comp="486" pin=8"/></net>

<net id="527"><net_src comp="260" pin="0"/><net_sink comp="486" pin=9"/></net>

<net id="528"><net_src comp="68" pin="0"/><net_sink comp="486" pin=10"/></net>

<net id="535"><net_src comp="4" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="486" pin=5"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="486" pin=6"/></net>

<net id="550"><net_src comp="6" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="551"><net_src comp="278" pin="0"/><net_sink comp="486" pin=7"/></net>

<net id="552"><net_src comp="286" pin="0"/><net_sink comp="486" pin=9"/></net>

<net id="558"><net_src comp="6" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="559"><net_src comp="278" pin="0"/><net_sink comp="486" pin=8"/></net>

<net id="574"><net_src comp="182" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="8" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="354" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="360" pin="2"/><net_sink comp="564" pin=3"/></net>

<net id="578"><net_src comp="52" pin="0"/><net_sink comp="564" pin=4"/></net>

<net id="579"><net_src comp="54" pin="0"/><net_sink comp="564" pin=5"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="564" pin=6"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="564" pin=7"/></net>

<net id="593"><net_src comp="196" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="594"><net_src comp="0" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="595"><net_src comp="2" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="596"><net_src comp="8" pin="0"/><net_sink comp="582" pin=5"/></net>

<net id="597"><net_src comp="52" pin="0"/><net_sink comp="582" pin=7"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="582" pin=8"/></net>

<net id="607"><net_src comp="220" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="8" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="599" pin=4"/></net>

<net id="610"><net_src comp="62" pin="0"/><net_sink comp="599" pin=5"/></net>

<net id="621"><net_src comp="250" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="2" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="0" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="611" pin=5"/></net>

<net id="625"><net_src comp="60" pin="0"/><net_sink comp="611" pin=6"/></net>

<net id="626"><net_src comp="58" pin="0"/><net_sink comp="611" pin=7"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="611" pin=5"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="611" pin=6"/></net>

<net id="635"><net_src comp="256" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="66" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="8" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="72" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="657"><net_src comp="268" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="658"><net_src comp="2" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="659"><net_src comp="4" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="660"><net_src comp="0" pin="0"/><net_sink comp="639" pin=5"/></net>

<net id="661"><net_src comp="6" pin="0"/><net_sink comp="639" pin=7"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="639" pin=9"/></net>

<net id="663"><net_src comp="74" pin="0"/><net_sink comp="639" pin=10"/></net>

<net id="664"><net_src comp="76" pin="0"/><net_sink comp="639" pin=11"/></net>

<net id="665"><net_src comp="78" pin="0"/><net_sink comp="639" pin=12"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="639" pin=13"/></net>

<net id="667"><net_src comp="82" pin="0"/><net_sink comp="639" pin=14"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="639" pin=15"/></net>

<net id="685"><net_src comp="274" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="686"><net_src comp="2" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="687"><net_src comp="0" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="688"><net_src comp="6" pin="0"/><net_sink comp="669" pin=5"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="669" pin=8"/></net>

<net id="690"><net_src comp="76" pin="0"/><net_sink comp="669" pin=9"/></net>

<net id="691"><net_src comp="78" pin="0"/><net_sink comp="669" pin=10"/></net>

<net id="692"><net_src comp="80" pin="0"/><net_sink comp="669" pin=11"/></net>

<net id="693"><net_src comp="82" pin="0"/><net_sink comp="669" pin=12"/></net>

<net id="694"><net_src comp="84" pin="0"/><net_sink comp="669" pin=13"/></net>

<net id="703"><net_src comp="280" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="2" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="4" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="713"><net_src comp="282" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="66" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="8" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="284" pin="0"/><net_sink comp="706" pin=4"/></net>

<net id="717"><net_src comp="72" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="288" pin="0"/><net_sink comp="706" pin=4"/></net>

<net id="723"><net_src comp="98" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="184" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="739"><net_src comp="729" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="186" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="732" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="732" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="102" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="188" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="732" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="190" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="752" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="192" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="732" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="194" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="760" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="786" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="795"><net_src comp="729" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="792" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="796" pin="2"/><net_sink comp="582" pin=4"/></net>

<net id="806"><net_src comp="430" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="206" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="430" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="210" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="212" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="430" pin="4"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="214" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="216" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="430" pin="4"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="218" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="822" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="848" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="858"><net_src comp="844" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="854" pin="2"/><net_sink comp="599" pin=3"/></net>

<net id="865"><net_src comp="222" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="430" pin="4"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="224" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="226" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="430" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="194" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="868" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="860" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="900"><net_src comp="228" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="430" pin="4"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="230" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="906"><net_src comp="895" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="232" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="430" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="234" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="907" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="903" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="940"><net_src comp="236" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="430" pin="4"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="102" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="238" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="950"><net_src comp="240" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="934" pin="4"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="934" pin="4"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="194" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="944" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="968"><net_src comp="242" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="934" pin="4"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="230" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="244" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="934" pin="4"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="234" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="986"><net_src comp="975" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="975" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="971" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="987" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1010"><net_src comp="954" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1016"><net_src comp="246" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="934" pin="4"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="248" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1022"><net_src comp="1011" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="983" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1050"><net_src comp="262" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="2"/><net_sink comp="437" pin=3"/></net>

<net id="1056"><net_src comp="264" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="2"/><net_sink comp="629" pin=3"/></net>

<net id="1062"><net_src comp="266" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="2"/><net_sink comp="437" pin=3"/></net>

<net id="1068"><net_src comp="270" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1069"><net_src comp="1064" pin="2"/><net_sink comp="629" pin=3"/></net>

<net id="1074"><net_src comp="272" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="2"/><net_sink comp="437" pin=3"/></net>

<net id="1080"><net_src comp="276" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="2"/><net_sink comp="629" pin=3"/></net>

<net id="1085"><net_src comp="300" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1090"><net_src comp="306" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1095"><net_src comp="312" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1100"><net_src comp="318" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1105"><net_src comp="324" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1110"><net_src comp="330" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1115"><net_src comp="336" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1120"><net_src comp="342" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1125"><net_src comp="348" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="582" pin=6"/></net>

<net id="1130"><net_src comp="354" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1135"><net_src comp="360" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="1140"><net_src comp="366" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="639" pin=8"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="669" pin=6"/></net>

<net id="1146"><net_src comp="372" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="639" pin=6"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="669" pin=4"/></net>

<net id="1152"><net_src comp="378" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="1158"><net_src comp="384" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="695" pin=4"/></net>

<net id="1165"><net_src comp="390" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1172"><net_src comp="396" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="611" pin=4"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="1175"><net_src comp="1169" pin="1"/><net_sink comp="669" pin=7"/></net>

<net id="1179"><net_src comp="402" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1184"><net_src comp="408" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1189"><net_src comp="414" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="420" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1198"><net_src comp="292" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1201"><net_src comp="1195" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1205"><net_src comp="296" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1212"><net_src comp="735" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1220"><net_src comp="746" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1225"><net_src comp="786" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1230"><net_src comp="796" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1233"><net_src comp="1227" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="1234"><net_src comp="1227" pin="1"/><net_sink comp="695" pin=5"/></net>

<net id="1241"><net_src comp="808" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1246"><net_src comp="848" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="1251"><net_src comp="854" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="599" pin=3"/></net>

<net id="1256"><net_src comp="890" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1260"><net_src comp="1253" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1264"><net_src comp="929" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="629" pin=3"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1268"><net_src comp="1261" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1272"><net_src comp="958" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1277"><net_src comp="1001" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="706" pin=3"/></net>

<net id="1282"><net_src comp="1006" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1287"><net_src comp="1033" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="706" pin=3"/></net>

<net id="1292"><net_src comp="1046" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1297"><net_src comp="1052" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="629" pin=3"/></net>

<net id="1302"><net_src comp="1058" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1307"><net_src comp="1064" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="629" pin=3"/></net>

<net id="1312"><net_src comp="1070" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1317"><net_src comp="1076" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="629" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {7 8 17 18 21 22 27 28 }
	Port: inout2 | {3 4 11 12 19 20 25 26 33 34 }
	Port: inout3 | {15 16 23 24 31 32 }
	Port: inout4 | {17 18 29 30 }
	Port: patch_embed_bias_r | {1 2 }
	Port: patch_embed_weights_r | {1 2 }
	Port: attn_scale_V | {1 2 }
	Port: norm_eps_V | {1 2 }
	Port: norm1_bias | {5 6 }
	Port: norm1_weights | {5 6 }
	Port: linear_weights_ping_data | {7 8 15 16 23 24 }
	Port: linear_bias_ping_data | {9 10 17 18 25 26 }
	Port: linear_weights_pong_data | {11 12 19 20 27 28 }
	Port: linear_bias_pong_data | {13 14 21 22 29 30 }
 - Input state : 
	Port: ViT_act : inout1 | {3 4 11 12 15 16 19 20 21 22 23 24 29 30 }
	Port: ViT_act : inout2 | {7 8 17 18 21 22 25 26 27 28 33 34 }
	Port: ViT_act : inout3 | {17 18 25 26 33 34 }
	Port: ViT_act : inout4 | {21 22 31 32 }
	Port: ViT_act : weights | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
	Port: ViT_act : num_images | {1 }
	Port: ViT_act : reload_on_time_weights | {1 }
	Port: ViT_act : images | {1 }
	Port: ViT_act : x | {1 }
	Port: ViT_act : tmp1 | {1 }
	Port: ViT_act : tmp2 | {1 }
	Port: ViT_act : tmp3 | {1 }
	Port: ViT_act : tmp_hidden | {1 }
	Port: ViT_act : attn | {1 }
	Port: ViT_act : attn_softmax_info | {1 }
	Port: ViT_act : patch_embed_weights | {1 }
	Port: ViT_act : patch_embed_bias | {1 }
	Port: ViT_act : pos_embed | {1 }
	Port: ViT_act : attn_weights | {1 }
	Port: ViT_act : attn_bias | {1 }
	Port: ViT_act : vit_weights_l1 | {1 }
	Port: ViT_act : vit_bias_l1 | {1 }
	Port: ViT_act : vit_weights_l2 | {1 }
	Port: ViT_act : vit_bias_l2 | {1 }
	Port: ViT_act : norm_weights | {1 }
	Port: ViT_act : norm_bias | {1 }
	Port: ViT_act : patch_embed_bias_r | {3 4 }
	Port: ViT_act : patch_embed_weights_r | {3 4 }
	Port: ViT_act : attn_scale_V | {17 18 }
	Port: ViT_act : norm_eps_V | {7 8 27 28 }
	Port: ViT_act : norm1_bias | {7 8 }
	Port: ViT_act : norm1_weights | {7 8 }
	Port: ViT_act : linear_weights_ping_data | {11 12 19 20 29 30 }
	Port: ViT_act : linear_bias_ping_data | {11 12 19 20 29 30 }
	Port: ViT_act : GELU_DELTA_TABLE_V | {11 12 15 16 19 20 23 24 29 30 31 32 }
	Port: ViT_act : linear_weights_pong_data | {15 16 23 24 31 32 }
	Port: ViT_act : linear_bias_pong_data | {15 16 23 24 31 32 }
	Port: ViT_act : f_x_msb_4_h_table_V | {17 18 21 22 }
	Port: ViT_act : f_x_msb_4_l_table_V | {17 18 21 22 }
	Port: ViT_act : f_x_lsb_table_V | {17 18 21 22 }
	Port: ViT_act : f_x_msb_3_table_V | {17 18 21 22 }
	Port: ViT_act : f_x_msb_2_table_V | {17 18 21 22 }
	Port: ViT_act : exp_x_msb_1_table_V | {17 18 21 22 }
	Port: ViT_act : norm2_weights | {27 28 }
	Port: ViT_act : norm2_bias | {27 28 }
  - Chain level:
	State 1
	State 2
		store_ln124 : 1
		store_ln124 : 1
	State 3
		add_ln124_1 : 1
		icmp_ln124 : 1
		add_ln124 : 1
		br_ln124 : 2
		shl_ln : 1
		zext_ln129 : 2
		shl_ln129_1 : 1
		zext_ln129_1 : 2
		sub_ln129 : 3
		sext_ln129 : 4
		add_ln129 : 5
		zext_ln129_2 : 1
		add_ln129_1 : 2
		call_ln129 : 6
	State 4
	State 5
		icmp_ln131 : 1
		add_ln131 : 1
		br_ln131 : 2
		shl_ln2 : 1
		zext_ln133 : 2
		shl_ln133_1 : 1
		zext_ln133_4 : 2
		sub_ln133 : 3
		sext_ln133 : 4
		add_ln133 : 5
		add_ln133_1 : 5
		call_ln133 : 6
		shl_ln3 : 1
		shl_ln137_s : 1
		zext_ln137 : 2
		add_ln137_31 : 3
		zext_ln137_61 : 4
		add_ln137 : 5
		shl_ln4 : 1
		zext_ln138 : 2
		shl_ln138_2 : 1
		zext_ln138_3 : 2
		sub_ln138 : 3
		sext_ln138 : 4
		add_ln138 : 5
		tmp_s : 1
		or_ln : 2
		zext_ln170 : 3
		add_ln170 : 4
		shl_ln5 : 2
		zext_ln171 : 3
		shl_ln171_1 : 2
		zext_ln171_1 : 3
		zext_ln171_2 : 3
		sub_ln171 : 4
		sext_ln171 : 5
		add_ln171 : 6
		add_ln174 : 4
		shl_ln6 : 2
		zext_ln175 : 3
		sub_ln175 : 4
		sext_ln175 : 5
		add_ln175 : 6
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		call_ln143 : 1
	State 12
	State 13
		call_ln144 : 1
	State 14
	State 15
		call_ln152 : 1
	State 16
	State 17
		call_ln153 : 1
	State 18
	State 19
		call_ln160 : 1
	State 20
	State 21
		call_ln161 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |           grp_load_linear_weights_fu_437          |    0    |    1    | 125.538 |  23432  |  22747  |    0    |
|          |             grp_compute_linear_fu_486             |    16   |   544   |  26.047 |  12287  |  22271  |    0    |
|          |          grp_load_one_time_weights_fu_564         |    0    |    0    |  18.361 |  18745  |  25833  |    0    |
|          |           grp_compute_patch_embed_fu_582          |    58   |   256   | 247.632 |  50523  |  48506  |    0    |
|          |               grp_load_norms_fu_599               |    0    |    0    |  16.226 |  19430  |  33684  |    0    |
|   call   |              grp_compute_norm_fu_611              |    8    |    91   |  8.113  |   8687  |  11287  |    0    |
|          | grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 |    0    |    0    |  14.091 |  13746  |  16827  |    0    |
|          |           grp_compute_q_matmul_k_fu_639           |    0    |   176   |  29.61  |  25109  |  19744  |    0    |
|          |          grp_compute_attn_matmul_v_fu_669         |    32   |   384   |  46.704 |  11580  |  13317  |    0    |
|          |               grp_compute_add_fu_695              |    0    |    0    |  1.708  |   2783  |   2766  |    0    |
|          | grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 |    0    |    0    |  14.518 |  13762  |  16856  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 add_ln124_1_fu_735                |    0    |    0    |    0    |    0    |    56   |    0    |
|          |                  add_ln124_fu_746                 |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                  add_ln129_fu_786                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln129_1_fu_796                |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                  add_ln131_fu_808                 |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  add_ln133_fu_848                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln133_1_fu_854                |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                add_ln137_31_fu_880                |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                  add_ln137_fu_890                 |    0    |    0    |    0    |    0    |    71   |    0    |
|    add   |                  add_ln138_fu_929                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                  add_ln170_fu_958                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln171_fu_1001                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln174_fu_1006                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln175_fu_1033                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln143_fu_1046                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln144_fu_1052                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln152_fu_1058                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln153_fu_1064                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln160_fu_1070                 |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                 add_ln161_fu_1076                 |    0    |    0    |    0    |    0    |    71   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  sub_ln129_fu_776                 |    0    |    0    |    0    |    0    |    56   |    0    |
|          |                  sub_ln133_fu_838                 |    0    |    0    |    0    |    0    |    21   |    0    |
|    sub   |                  sub_ln138_fu_919                 |    0    |    0    |    0    |    0    |    22   |    0    |
|          |                  sub_ln171_fu_991                 |    0    |    0    |    0    |    0    |    21   |    0    |
|          |                 sub_ln175_fu_1023                 |    0    |    0    |    0    |    0    |    19   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln124_fu_741                 |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                 icmp_ln131_fu_802                 |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             norm_bias_read_read_fu_300            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           norm_weights_read_read_fu_306           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            vit_bias_l2_read_read_fu_312           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          vit_weights_l2_read_read_fu_318          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            vit_bias_l1_read_read_fu_324           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          vit_weights_l1_read_read_fu_330          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             attn_bias_read_read_fu_336            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           attn_weights_read_read_fu_342           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             pos_embed_read_read_fu_348            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         patch_embed_bias_read_read_fu_354         |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |        patch_embed_weights_read_read_fu_360       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         attn_softmax_info_read_read_fu_366        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               attn_read_read_fu_372               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_hidden_read_read_fu_378            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               tmp3_read_read_fu_384               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               tmp2_read_read_fu_390               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               tmp1_read_read_fu_396               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 x_read_read_fu_402                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              images_read_read_fu_408              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      reload_on_time_weights_read_read_fu_414      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            num_images_read_read_fu_420            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   shl_ln_fu_752                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 shl_ln129_1_fu_764                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln2_fu_814                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 shl_ln133_1_fu_826                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln3_fu_860                  |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln137_s_fu_868                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln4_fu_895                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 shl_ln138_2_fu_907                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    or_ln_fu_944                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln5_fu_963                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 shl_ln171_1_fu_975                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  shl_ln6_fu_1011                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 zext_ln129_fu_760                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln129_1_fu_772                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln129_2_fu_792                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln133_fu_822                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln133_4_fu_834                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln137_fu_876                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln137_61_fu_886               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln138_fu_903                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln138_3_fu_915                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln170_fu_954                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln171_fu_971                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln171_1_fu_983                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln171_2_fu_987                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 zext_ln175_fu_1019                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 sext_ln129_fu_782                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 sext_ln133_fu_844                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                 sext_ln138_fu_925                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 sext_ln171_fu_997                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 sext_ln175_fu_1029                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                    tmp_s_fu_934                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                   |   114   |   1452  | 548.548 |  200084 |  235278 |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------+--------+--------+--------+--------+
|   GELU_DELTA_TABLE_V   |    1   |    0   |    0   |    -   |
|   exp_x_msb_1_table_V  |    2   |    0   |    0   |    -   |
|     f_x_lsb_table_V    |    0   |    8   |    2   |    -   |
|    f_x_msb_2_table_V   |    2   |    0   |    0   |    -   |
|    f_x_msb_3_table_V   |    1   |    0   |    0   |    -   |
|   f_x_msb_4_h_table_V  |    0   |    6   |    1   |    -   |
|   f_x_msb_4_l_table_V  |    0   |    7   |    1   |    -   |
|  linear_bias_ping_data |    8   |    0   |    0   |    0   |
|  linear_bias_pong_data |    8   |    0   |    0   |    0   |
|linear_weights_ping_data|   228  |    0   |    0   |    0   |
|linear_weights_pong_data|   228  |    0   |    0   |    0   |
|       norm1_bias       |    4   |    0   |    0   |    0   |
|      norm1_weights     |    4   |    0   |    0   |    0   |
|       norm2_bias       |    4   |    0   |    0   |    0   |
|      norm2_weights     |    4   |    0   |    0   |    0   |
|   patch_embed_bias_r   |    4   |    0   |    0   |    0   |
|  patch_embed_weights_r |   176  |    0   |    0   |    0   |
+------------------------+--------+--------+--------+--------+
|          Total         |   674  |   21   |    4   |    0   |
+------------------------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        add_ln124_1_reg_1209        |   49   |
|         add_ln124_reg_1217         |   32   |
|        add_ln129_1_reg_1227        |   64   |
|         add_ln129_reg_1222         |   64   |
|         add_ln131_reg_1238         |    4   |
|        add_ln133_1_reg_1248        |   64   |
|         add_ln133_reg_1243         |   64   |
|         add_ln137_reg_1253         |   64   |
|         add_ln138_reg_1261         |   64   |
|         add_ln143_reg_1289         |   64   |
|         add_ln144_reg_1294         |   64   |
|         add_ln152_reg_1299         |   64   |
|         add_ln153_reg_1304         |   64   |
|         add_ln160_reg_1309         |   64   |
|         add_ln161_reg_1314         |   64   |
|         add_ln170_reg_1269         |   64   |
|         add_ln171_reg_1274         |   64   |
|         add_ln174_reg_1279         |   64   |
|         add_ln175_reg_1284         |   64   |
|       attn_bias_read_reg_1112      |   64   |
|         attn_read_reg_1143         |   64   |
|   attn_softmax_info_read_reg_1137  |   64   |
|     attn_weights_read_reg_1117     |   64   |
|           image_reg_1202           |   32   |
|        images_read_reg_1181        |   64   |
|            layer_reg_426           |    4   |
|       norm_bias_read_reg_1082      |   64   |
|     norm_weights_read_reg_1087     |   64   |
|      num_images_read_reg_1190      |   32   |
|   patch_embed_bias_read_reg_1127   |   64   |
|  patch_embed_weights_read_reg_1132 |   64   |
|          phi_mul_reg_1195          |   49   |
|       pos_embed_read_reg_1122      |   64   |
|reload_on_time_weights_read_reg_1186|    1   |
|         tmp1_read_reg_1169         |   64   |
|         tmp2_read_reg_1162         |   64   |
|         tmp3_read_reg_1155         |   64   |
|      tmp_hidden_read_reg_1149      |   64   |
|      vit_bias_l1_read_reg_1102     |   64   |
|      vit_bias_l2_read_reg_1092     |   64   |
|    vit_weights_l1_read_reg_1107    |   64   |
|    vit_weights_l2_read_reg_1097    |   64   |
|           x_read_reg_1176          |   64   |
+------------------------------------+--------+
|                Total               |  2443  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|           grp_load_linear_weights_fu_437          |  p1  |   2  | 4096 |  8192  ||    9    |
|           grp_load_linear_weights_fu_437          |  p3  |   9  |  64  |   576  ||    49   |
|           grp_load_linear_weights_fu_437          |  p4  |   2  |  11  |   22   |
|           grp_load_linear_weights_fu_437          |  p5  |   2  |  11  |   22   |
|             grp_compute_linear_fu_486             |  p1  |   3  |  256 |   768  ||    14   |
|             grp_compute_linear_fu_486             |  p2  |   3  |  64  |   192  ||    14   |
|             grp_compute_linear_fu_486             |  p3  |   2  |  256 |   512  ||    9    |
|             grp_compute_linear_fu_486             |  p4  |   2  |  64  |   128  ||    9    |
|             grp_compute_linear_fu_486             |  p5  |   2  | 4096 |  8192  ||    9    |
|             grp_compute_linear_fu_486             |  p6  |   2  |  288 |   576  ||    9    |
|             grp_compute_linear_fu_486             |  p7  |   2  |  11  |   22   |
|             grp_compute_linear_fu_486             |  p8  |   2  |  11  |   22   |
|             grp_compute_linear_fu_486             |  p9  |   2  |   1  |    2   |
|          grp_load_one_time_weights_fu_564         |  p2  |   2  |  64  |   128  ||    9    |
|          grp_load_one_time_weights_fu_564         |  p3  |   2  |  64  |   128  ||    9    |
|           grp_compute_patch_embed_fu_582          |  p2  |   2  |  64  |   128  ||    9    |
|           grp_compute_patch_embed_fu_582          |  p4  |   2  |  64  |   128  ||    9    |
|               grp_load_norms_fu_599               |  p2  |   2  |  64  |   128  ||    9    |
|               grp_load_norms_fu_599               |  p3  |   2  |  64  |   128  ||    9    |
|              grp_compute_norm_fu_611              |  p5  |   2  |  128 |   256  ||    9    |
|              grp_compute_norm_fu_611              |  p6  |   2  |  128 |   256  ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 |  p1  |   2  |  288 |   576  ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 |  p3  |   7  |  64  |   448  ||    37   |
| grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 |  p1  |   2  |  288 |   576  ||    9    |
| grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 |  p4  |   2  |   9  |   18   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |  22252 ||  11.788 ||   258   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   114  |  1452  |   548  | 200084 | 235278 |    0   |
|   Memory  |   674  |    -   |    -   |   21   |    4   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   258  |    -   |
|  Register |    -   |    -   |    -   |  2443  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   788  |  1452  |   560  | 202548 | 235540 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
