{"Source Block": ["hdl/library/jesd204/jesd204_common/pipeline_stage.v@51:70@HdlStmIf", "  input clk,\n  input [WIDTH-1:0] in,\n  output [WIDTH-1:0] out\n);\n\ngenerate if (REGISTERED == 0) begin\n\n  assign out = in;\n\nend else begin\n\n  (* shreg_extract = \"no\" *)  reg [REGISTERED*WIDTH-1:0] in_dly = {REGISTERED*WIDTH{1'b0}};\n\n  always @(posedge clk) in_dly <= {in_dly,in};\n\n  assign out = in_dly[REGISTERED*WIDTH-1 -: WIDTH];\n\nend endgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[56, "generate if (REGISTERED == 0) begin\n"], [58, "  assign out = in;\n"], [60, "end else begin\n"], [62, "  (* shreg_extract = \"no\" *)  reg [REGISTERED*WIDTH-1:0] in_dly = {REGISTERED*WIDTH{1'b0}};\n"], [64, "  always @(posedge clk) in_dly <= {in_dly,in};\n"], [66, "  assign out = in_dly[REGISTERED*WIDTH-1 -: WIDTH];\n"], [68, "end endgenerate\n"]], "Add": [[68, "  generate if (REGISTERED == 0) begin\n"], [68, "    assign out = in;\n"], [68, "  end else begin\n"], [68, "    (* shreg_extract = \"no\" *)  reg [REGISTERED*WIDTH-1:0] in_dly = {REGISTERED*WIDTH{1'b0}};\n"], [68, "    always @(posedge clk) in_dly <= {in_dly,in};\n"], [68, "    assign out = in_dly[REGISTERED*WIDTH-1 -: WIDTH];\n"], [68, "  end endgenerate\n"]]}}