<profile>

<section name = "Vivado HLS Report for 'Loop_CACHE_LEN_proc2'" level="0">
<item name = "Date">Tue Aug 18 10:31:26 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">Final_Processing</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.10 ns, 6.581 ns, 1.39 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">63001, 63001, 0.699 ms, 0.699 ms, 63001, 63001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CACHE_LEN">63000, 63000, 35, -, -, 1800, no</column>
<column name=" + CACHE_BIT">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 187, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 96, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_135_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_fu_147_p2">+, 0, 0, 15, 6, 1</column>
<column name="store_V_fu_165_p2">+, 0, 0, 39, 1, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln63_fu_129_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="icmp_ln66_fu_141_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln70_fu_159_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln71_fu_153_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln70_fu_171_p3">select, 0, 0, 32, 1, 32</column>
<column name="store_V_2_fu_185_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="buffer_V_WEN_A">9, 2, 4, 8</column>
<column name="dilate_copy1_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_reg_93">9, 2, 11, 22</column>
<column name="j_0_reg_118">9, 2, 6, 12</column>
<column name="p_0_1_reg_105">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_93">11, 0, 11, 0</column>
<column name="i_reg_201">11, 0, 11, 0</column>
<column name="icmp_ln66_reg_206">1, 0, 1, 0</column>
<column name="icmp_ln71_reg_215">1, 0, 1, 0</column>
<column name="j_0_reg_118">6, 0, 6, 0</column>
<column name="p_0_1_reg_105">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_CACHE_LEN_proc2, return value</column>
<column name="buffer_V_Addr_A">out, 32, bram, buffer_V, array</column>
<column name="buffer_V_EN_A">out, 1, bram, buffer_V, array</column>
<column name="buffer_V_WEN_A">out, 4, bram, buffer_V, array</column>
<column name="buffer_V_Din_A">out, 32, bram, buffer_V, array</column>
<column name="buffer_V_Dout_A">in, 32, bram, buffer_V, array</column>
<column name="dilate_copy1_data_stream_0_V_dout">in, 8, ap_fifo, dilate_copy1_data_stream_0_V, pointer</column>
<column name="dilate_copy1_data_stream_0_V_empty_n">in, 1, ap_fifo, dilate_copy1_data_stream_0_V, pointer</column>
<column name="dilate_copy1_data_stream_0_V_read">out, 1, ap_fifo, dilate_copy1_data_stream_0_V, pointer</column>
</table>
</item>
</section>
</profile>
