<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/include/LPC21xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v5.12_stable-2-g9c592a7-dirty</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('LPC21xx_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPC21xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="lpcWD_8h_source.html">lpcWD.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcTMR_8h_source.html">lpcTMR.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcUART_8h_source.html">lpcUART.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcI2C_8h_source.html">lpcI2C.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcSPI_8h_source.html">lpcSPI.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcRTC_8h_source.html">lpcRTC.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcGPIO_8h_source.html">lpcGPIO.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcPIN_8h_source.html">lpcPIN.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcADC_8h_source.html">lpcADC.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcSCB_8h_source.html">lpcSCB.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcVIC_8h_source.html">lpcVIC.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="lpcCAN_8h_source.html">lpcCAN.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for LPC21xx.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="LPC21xx_8h__incl.png" border="0" usemap="#sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8h" alt=""/></div>
<map name="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8h" id="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8h">
<area shape="rect" id="node2" href="lpcWD_8h.html" title="lpcWD.h" alt="" coords="5,95,79,121"/><area shape="rect" id="node3" href="lpcTMR_8h.html" title="lpcTMR.h" alt="" coords="103,95,181,121"/><area shape="rect" id="node4" href="lpcUART_8h.html" title="lpcUART.h" alt="" coords="206,95,289,121"/><area shape="rect" id="node5" href="lpcI2C_8h.html" title="lpcI2C.h" alt="" coords="313,95,385,121"/><area shape="rect" id="node6" href="lpcSPI_8h.html" title="lpcSPI.h" alt="" coords="409,95,481,121"/><area shape="rect" id="node7" href="lpcRTC_8h.html" title="lpcRTC.h" alt="" coords="505,95,579,121"/><area shape="rect" id="node8" href="lpcGPIO_8h.html" title="lpcGPIO.h" alt="" coords="603,95,686,121"/><area shape="rect" id="node9" href="lpcPIN_8h.html" title="lpcPIN.h" alt="" coords="711,95,784,121"/><area shape="rect" id="node10" href="lpcADC_8h.html" title="lpcADC.h" alt="" coords="809,95,889,121"/><area shape="rect" id="node11" href="lpcSCB_8h.html" title="lpcSCB.h" alt="" coords="913,95,992,121"/><area shape="rect" id="node12" href="lpcVIC_8h.html" title="lpcVIC.h" alt="" coords="1016,95,1089,121"/><area shape="rect" id="node13" href="lpcCAN_8h.html" title="lpcCAN.h" alt="" coords="1114,95,1194,121"/></map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="LPC21xx_8h__dep__incl.png" border="0" usemap="#sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8hdep" alt=""/></div>
<map name="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8hdep" id="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8hdep">
<area shape="rect" id="node2" href="ADS8344_8c.html" title="sw/airborne/arch/lpc21\l/ADS8344.c" alt="" coords="5,102,171,143"/><area shape="rect" id="node3" href="lpc21_2led__hw_8h.html" title="sw/airborne/arch/lpc21\l/led_hw.h" alt="" coords="195,102,360,143"/><area shape="rect" id="node4" href="lpc21_2mcu__arch_8c.html" title="lpc21 arch dependant microcontroller initialisation functions. " alt="" coords="384,102,549,143"/><area shape="rect" id="node5" href="lpc21_2mcu__periph_2adc__arch_8c.html" title="Handling of ADC hardware for lpc21xx. " alt="" coords="574,102,749,143"/><area shape="rect" id="node6" href="dac__arch_8h.html" title="Handling of DAC hardware for lpc21xx. " alt="" coords="773,102,947,143"/><area shape="rect" id="node10" href="lpc21_2mcu__periph_2gpio__arch_8h.html" title="GPIO helper functions for LPC21xx. " alt="" coords="972,102,1151,143"/><area shape="rect" id="node11" href="lpc21_2mcu__periph_2i2c__arch_8h.html" title="Handling of I2C hardware for LPC21xx. " alt="" coords="1175,102,1345,143"/><area shape="rect" id="node12" href="lpc21_2mcu__periph_2pwm__input__arch_8c.html" title="handling of arm7 PWM input using a timer with capture. " alt="" coords="1370,95,1545,151"/><area shape="rect" id="node13" href="lpc21_2mcu__periph_2pwm__input__arch_8h.html" title="handling of arm7 PWM input using a timer with capture. " alt="" coords="1569,95,1743,151"/><area shape="rect" id="node14" href="lpc21_2mcu__periph_2spi__arch_8c.html" title="Handling of SPI hardware for lpc21xx. " alt="" coords="1767,102,1937,143"/><area shape="rect" id="node15" href="lpc21_2mcu__periph_2spi__arch_8h.html" title="Handling of SPI hardware for lpc21xx. " alt="" coords="1961,102,2132,143"/><area shape="rect" id="node16" href="spi__slave__hs__arch_8c.html" title="Highspeed SPI Slave Interface. " alt="" coords="3069,199,3235,255"/><area shape="rect" id="node17" href="lpc21_2mcu__periph_2sys__time__arch_8h.html" title="LPC21xx timing functions. " alt="" coords="2421,102,2630,143"/><area shape="rect" id="node18" href="lpc21_2mcu__periph_2uart__arch_8h.html" title="Handling of UART hardware for lpc21xx. " alt="" coords="2655,102,2833,143"/><area shape="rect" id="node19" href="max11040__hw_8h.html" title="sw/airborne/arch/lpc21\l/modules/adcs/max11040_hw.h" alt="" coords="3703,206,3926,247"/><area shape="rect" id="node22" href="lpc21_2modules_2core_2trigger__ext__hw_8c.html" title="sw/airborne/arch/lpc21\l/modules/core/trigger\l_ext_hw.c" alt="" coords="2908,95,3073,151"/><area shape="rect" id="node23" href="lcd__dogm__hw_8c.html" title="sw/airborne/arch/lpc21\l/modules/display/lcd_dogm_hw.c" alt="" coords="3097,102,3327,143"/><area shape="rect" id="node24" href="mag__micromag__fw__hw_8h.html" title="sw/airborne/arch/lpc21\l/modules/sensors/mag_micromag\l_fw_hw.h" alt="" coords="2156,95,2396,151"/><area shape="rect" id="node27" href="trig__ext__hw_8c.html" title="sw/airborne/arch/lpc21\l/modules/sensors/trig\l_ext_hw.c" alt="" coords="3540,95,3705,151"/><area shape="rect" id="node28" href="lpc21_2peripherals_2max1168__arch_8c.html" title="sw/airborne/arch/lpc21\l/peripherals/max1168_arch.c" alt="" coords="3730,102,3937,143"/><area shape="rect" id="node29" href="lpc21_2peripherals_2ms2100__arch_8c.html" title="LPC21xx specific functions for the ms2100 magnetic sensor from PNI. " alt="" coords="3961,102,4159,143"/><area shape="rect" id="node30" href="ssp__hw_8h.html" title="sw/airborne/arch/lpc21\l/ssp_hw.h" alt="" coords="3351,102,3516,143"/><area shape="rect" id="node31" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8h.html" title="sw/airborne/arch/lpc21\l/subsystems/actuators\l/actuators_pwm_arch.h" alt="" coords="4233,95,4404,151"/><area shape="rect" id="node32" href="servos__4015__hw_8h.html" title="sw/airborne/arch/lpc21\l/subsystems/actuators\l/servos_4015_hw.h" alt="" coords="4428,95,4596,151"/><area shape="rect" id="node33" href="lpc21_2subsystems_2actuators_2servos__4015__MAT__hw_8h.html" title="sw/airborne/arch/lpc21\l/subsystems/actuators\l/servos_4015_MAT_hw.h" alt="" coords="4621,95,4795,151"/><area shape="rect" id="node34" href="lpc21_2subsystems_2actuators_2servos__4017__hw_8h.html" title="sw/airborne/arch/lpc21\l/subsystems/actuators\l/servos_4017_hw.h" alt="" coords="4820,95,4988,151"/><area shape="rect" id="node35" href="lpc21_2subsystems_2actuators_2servos__ppm__hw_8h.html" title="Efficient driving of MAT0.1 (SERVO_CLOCK_PIN) using TIMER0 to produce PPM for a R/C receiver which ha..." alt="" coords="5012,95,5180,151"/><area shape="rect" id="node36" href="lpc21_2subsystems_2imu_2imu__aspirin__arch_8c.html" title="sw/airborne/arch/lpc21\l/subsystems/imu/imu_aspirin\l_arch.c" alt="" coords="5204,95,5412,151"/><area shape="rect" id="node37" href="lpc21_2subsystems_2imu_2imu__aspirin__arch_8h.html" title="sw/airborne/arch/lpc21\l/subsystems/imu/imu_aspirin\l_arch.h" alt="" coords="5436,95,5644,151"/><area shape="rect" id="node38" href="lpc21_2subsystems_2radio__control_2ppm__arch_8h.html" title="LPC21xx ppm decoder. " alt="" coords="5669,95,5859,151"/><area shape="rect" id="node39" href="lpc21_2subsystems_2settings__arch_8c.html" title="Persistent settings low level flash routines lpc21. " alt="" coords="5883,102,6087,143"/><area shape="rect" id="node40" href="tacho__mb_8c.html" title="sw/airborne/arch/lpc21\l/tacho_mb.c" alt="" coords="6112,102,6277,143"/><area shape="rect" id="node41" href="lpc21_2uart__tunnel_8c.html" title="sw/airborne/arch/lpc21\l/uart_tunnel.c" alt="" coords="6301,102,6467,143"/><area shape="rect" id="node42" href="usb__msc__hw_8c.html" title="sw/airborne/arch/lpc21\l/usb_msc_hw.c" alt="" coords="6491,102,6656,143"/><area shape="rect" id="node43" href="lpc21_2usb__ser__hw_8c.html" title="sw/airborne/arch/lpc21\l/usb_ser_hw.c" alt="" coords="6680,102,6845,143"/><area shape="rect" id="node7" href="dac_8h.html" title="sw/airborne/mcu_periph\l/dac.h" alt="" coords="773,206,947,247"/><area shape="rect" id="node8" href="dac__arch_8c.html" title="Handling of DAC hardware for lpc21xx. " alt="" coords="681,303,855,344"/><area shape="rect" id="node9" href="booz_2baro__board_8h.html" title="sw/airborne/boards\l/booz/baro_board.h" alt="" coords="880,303,1027,344"/><area shape="rect" id="node20" href="max11040__hw_8c.html" title="sw/airborne/arch/lpc21\l/modules/adcs/max11040_hw.c" alt="" coords="3597,303,3819,344"/><area shape="rect" id="node21" href="max11040_8c.html" title="Maxim MAX11040 ADC hw interface. " alt="" coords="3843,303,3997,344"/><area shape="rect" id="node25" href="mag__micromag__fw__hw_8c.html" title="sw/airborne/arch/lpc21\l/modules/sensors/mag_micromag\l_fw_hw.c" alt="" coords="2031,199,2271,255"/><area shape="rect" id="node26" href="mag__micromag__fw_8c.html" title="sw/airborne/modules\l/sensors/mag_micromag_fw.c" alt="" coords="2295,206,2505,247"/></map>
</div>
</div>
<p><a href="LPC21xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2bd1cb3528279053b871c5e5410f5148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2bd1cb3528279053b871c5e5410f5148">REG_8</a>&#160;&#160;&#160;volatile unsigned char</td></tr>
<tr class="separator:a2bd1cb3528279053b871c5e5410f5148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2f605c029c5c96fb06ecca2933dc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>&#160;&#160;&#160;volatile unsigned short</td></tr>
<tr class="separator:a7f2f605c029c5c96fb06ecca2933dc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f017ef6e922d8496886a2533ed0b908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>&#160;&#160;&#160;volatile unsigned long</td></tr>
<tr class="separator:a4f017ef6e922d8496886a2533ed0b908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869cae70716c35be29d1cee0cda40de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>&#160;&#160;&#160;((<a class="el" href="lpcWD_8h.html#structwdRegs__t">wdRegs_t</a> *)0xE0000000)</td></tr>
<tr class="separator:a869cae70716c35be29d1cee0cda40de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c4add55fd2c30091f3e4d796feeca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a37c4add55fd2c30091f3e4d796feeca8">WDMOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;mod         /* Watchdog Mode Register */</td></tr>
<tr class="separator:a37c4add55fd2c30091f3e4d796feeca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e307aaee495eda03358a2ee3bf88c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3e307aaee495eda03358a2ee3bf88c94">WDTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tc          /* Watchdog Time Constant Register */</td></tr>
<tr class="separator:a3e307aaee495eda03358a2ee3bf88c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d688463660c741e72dc905582805e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a02d688463660c741e72dc905582805e9">WDFEED</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;feed        /* Watchdog Feed Register */</td></tr>
<tr class="separator:a02d688463660c741e72dc905582805e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab558486d90264fa951c0cb12f09e328a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab558486d90264fa951c0cb12f09e328a">WDTV</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tv          /* Watchdog Time Value Register */</td></tr>
<tr class="separator:ab558486d90264fa951c0cb12f09e328a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1044f49d37cbcbae3e519031b026996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>&#160;&#160;&#160;((<a class="el" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a> *)0xE0004000)</td></tr>
<tr class="separator:ac1044f49d37cbcbae3e519031b026996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae669c80390f9475369f2c4f48f7630b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae669c80390f9475369f2c4f48f7630b3">T0IR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ir        /* Interrupt Register */</td></tr>
<tr class="separator:ae669c80390f9475369f2c4f48f7630b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7a4e745f989cba7121a2a089400243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0f7a4e745f989cba7121a2a089400243">T0TCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tcr       /* Timer Control Register */</td></tr>
<tr class="separator:a0f7a4e745f989cba7121a2a089400243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc99e4d315de652060365cb4a634d071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acc99e4d315de652060365cb4a634d071">T0TC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tc        /* Timer Counter */</td></tr>
<tr class="separator:acc99e4d315de652060365cb4a634d071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0820bf2601acb2528db5ca569a67baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af0820bf2601acb2528db5ca569a67baf">T0PR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pr        /* Prescale Register */</td></tr>
<tr class="separator:af0820bf2601acb2528db5ca569a67baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5b19ff825c0d2d71a088a5189a0db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">T0PC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pc        /* Prescale Counter Register */</td></tr>
<tr class="separator:a5f5b19ff825c0d2d71a088a5189a0db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301ebbd28f97690cab064ef6ca985e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a301ebbd28f97690cab064ef6ca985e01">T0MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mcr       /* Match Control Register */</td></tr>
<tr class="separator:a301ebbd28f97690cab064ef6ca985e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bee2a36f8e241b9db3c9c7f87143a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">T0MR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr0       /* Match Register 0 */</td></tr>
<tr class="separator:a8bee2a36f8e241b9db3c9c7f87143a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcda6dd57c1f5114f0574f9a8c668636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afcda6dd57c1f5114f0574f9a8c668636">T0MR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr1       /* Match Register 1 */</td></tr>
<tr class="separator:afcda6dd57c1f5114f0574f9a8c668636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37e7fe881f158029616b5fe699dcd0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af37e7fe881f158029616b5fe699dcd0b">T0MR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr2       /* Match Register 2 */</td></tr>
<tr class="separator:af37e7fe881f158029616b5fe699dcd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b36df698ef061e7a6a21226a4903f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a91b36df698ef061e7a6a21226a4903f4">T0MR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr3       /* Match Register 3 */</td></tr>
<tr class="separator:a91b36df698ef061e7a6a21226a4903f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2498c5217384197c415a4f860d7b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5a2498c5217384197c415a4f860d7b7d">T0CCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ccr       /* Capture Control Register */</td></tr>
<tr class="separator:a5a2498c5217384197c415a4f860d7b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e040cd93a01687d0444ebe8528cc96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a30e040cd93a01687d0444ebe8528cc96">T0CR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr0       /* Capture Register 0 */</td></tr>
<tr class="separator:a30e040cd93a01687d0444ebe8528cc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8c430359234e8f74d0ff7270a73d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2b8c430359234e8f74d0ff7270a73d31">T0CR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr1       /* Capture Register 1 */</td></tr>
<tr class="separator:a2b8c430359234e8f74d0ff7270a73d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76826c11cd21e377f06125859f81e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa76826c11cd21e377f06125859f81e24">T0CR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr2       /* Capture Register 2 */</td></tr>
<tr class="separator:aa76826c11cd21e377f06125859f81e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9360d2d372c19653020c3b2bfc0cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aeb9360d2d372c19653020c3b2bfc0cc0">T0CR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr3       /* Capture Register 3 */</td></tr>
<tr class="separator:aeb9360d2d372c19653020c3b2bfc0cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7bfa7a4ec72334b5628f6f0b2276fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">T0EMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;emr       /* External Match Register */</td></tr>
<tr class="separator:a3f7bfa7a4ec72334b5628f6f0b2276fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dedcb5ae32698839ce5e62aa2c3cd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>&#160;&#160;&#160;((<a class="el" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a> *)0xE0008000)</td></tr>
<tr class="separator:a4dedcb5ae32698839ce5e62aa2c3cd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb98681e25a22c370f83fe86a093de94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adb98681e25a22c370f83fe86a093de94">T1IR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ir        /* Interrupt Register */</td></tr>
<tr class="separator:adb98681e25a22c370f83fe86a093de94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ed50586274919ac0318a280d09ab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a10ed50586274919ac0318a280d09ab30">T1TCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tcr       /* Timer Control Register */</td></tr>
<tr class="separator:a10ed50586274919ac0318a280d09ab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17688b0757c26205ffffdd5549d9970f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a17688b0757c26205ffffdd5549d9970f">T1TC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tc        /* Timer Counter */</td></tr>
<tr class="separator:a17688b0757c26205ffffdd5549d9970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f87cbff71173b0b6fc0494bc7e4a019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">T1PR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pr        /* Prescale Register */</td></tr>
<tr class="separator:a8f87cbff71173b0b6fc0494bc7e4a019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3a3649d53d672c4345687f87167760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9f3a3649d53d672c4345687f87167760">T1PC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pc        /* Prescale Counter Register */</td></tr>
<tr class="separator:a9f3a3649d53d672c4345687f87167760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205889a7afd857ad3eb141308850f3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a205889a7afd857ad3eb141308850f3f5">T1MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mcr       /* Match Control Register */</td></tr>
<tr class="separator:a205889a7afd857ad3eb141308850f3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ba753d0f5e3768bf5ffef897b9c409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">T1MR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr0       /* Match Register 0 */</td></tr>
<tr class="separator:af5ba753d0f5e3768bf5ffef897b9c409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edccdd1ca49c9cf4bdd1b2992ce1583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">T1MR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr1       /* Match Register 1 */</td></tr>
<tr class="separator:a7edccdd1ca49c9cf4bdd1b2992ce1583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea913f8ea4a5c82d24c9746ccb667bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">T1MR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr2       /* Match Register 2 */</td></tr>
<tr class="separator:a8ea913f8ea4a5c82d24c9746ccb667bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fea7562f22aa7455803cf9b33ecce5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">T1MR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr3       /* Match Register 3 */</td></tr>
<tr class="separator:a7fea7562f22aa7455803cf9b33ecce5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737ee7b9cfbee8d3bbb0abf66a34b9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">T1CCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ccr       /* Capture Control Register */</td></tr>
<tr class="separator:a737ee7b9cfbee8d3bbb0abf66a34b9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada37f1a99a649cc0b1b7cba92119cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aada37f1a99a649cc0b1b7cba92119cec">T1CR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr0       /* Capture Register 0 */</td></tr>
<tr class="separator:aada37f1a99a649cc0b1b7cba92119cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8140e19bb354413b32f222d2d6ac6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">T1CR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr1       /* Capture Register 1 */</td></tr>
<tr class="separator:ad8140e19bb354413b32f222d2d6ac6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb430d719c637f754d70783953986a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#addb430d719c637f754d70783953986a7">T1CR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr2       /* Capture Register 2 */</td></tr>
<tr class="separator:addb430d719c637f754d70783953986a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fcbf287e379c69b205ce6278519b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af6fcbf287e379c69b205ce6278519b17">T1CR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr3       /* Capture Register 3 */</td></tr>
<tr class="separator:af6fcbf287e379c69b205ce6278519b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67acb233642e3c0cf37c6599af4969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae67acb233642e3c0cf37c6599af4969f">T1EMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;emr       /* External Match Register */</td></tr>
<tr class="separator:ae67acb233642e3c0cf37c6599af4969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538e3ec60828cfabae7e3011d73d2093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>&#160;&#160;&#160;((<a class="el" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a> *)0xE0014000)</td></tr>
<tr class="separator:a538e3ec60828cfabae7e3011d73d2093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2175b1d001571946445be90075beb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2b2175b1d001571946445be90075beb6">PWMIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ir         /* Interrupt Register */</td></tr>
<tr class="separator:a2b2175b1d001571946445be90075beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d2ceaf5a4a72e1e4901cb5cf8b96ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a29d2ceaf5a4a72e1e4901cb5cf8b96ee">PWMTCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tcr        /* Timer Control Register */</td></tr>
<tr class="separator:a29d2ceaf5a4a72e1e4901cb5cf8b96ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0a663ddac7998e18432c4252e76d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0a0a663ddac7998e18432c4252e76d40">PWMTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tc         /* Timer Counter */</td></tr>
<tr class="separator:a0a0a663ddac7998e18432c4252e76d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d875dc26696961f677509cfb12e8c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3d875dc26696961f677509cfb12e8c41">PWMPR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pr         /* Prescale Register */</td></tr>
<tr class="separator:a3d875dc26696961f677509cfb12e8c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5ff25d6b5600432c3826aa8d1dd130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6c5ff25d6b5600432c3826aa8d1dd130">PWMPC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pc         /* Prescale Counter Register */</td></tr>
<tr class="separator:a6c5ff25d6b5600432c3826aa8d1dd130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac722cd0df5a1233c90a709ccebf16972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac722cd0df5a1233c90a709ccebf16972">PWMMCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mcr        /* Match Control Register */</td></tr>
<tr class="separator:ac722cd0df5a1233c90a709ccebf16972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34cff834a0ab5903e41eb36b87ee4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad34cff834a0ab5903e41eb36b87ee4ab">PWMMR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr0        /* Match Register 0 */</td></tr>
<tr class="separator:ad34cff834a0ab5903e41eb36b87ee4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8dc7bae66f83aeba5f3c4a8080fe890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af8dc7bae66f83aeba5f3c4a8080fe890">PWMMR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr1        /* Match Register 1 */</td></tr>
<tr class="separator:af8dc7bae66f83aeba5f3c4a8080fe890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dbe736ce27ca80afeeef8ce175db05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab6dbe736ce27ca80afeeef8ce175db05">PWMMR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr2        /* Match Register 2 */</td></tr>
<tr class="separator:ab6dbe736ce27ca80afeeef8ce175db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513459ab8d12defa47469f6c6770369e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a513459ab8d12defa47469f6c6770369e">PWMMR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr3        /* Match Register 3 */</td></tr>
<tr class="separator:a513459ab8d12defa47469f6c6770369e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af025b07dee36f998ce30fdbdcc5498e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af025b07dee36f998ce30fdbdcc5498e1">PWMMR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr4        /* Match Register 4 */</td></tr>
<tr class="separator:af025b07dee36f998ce30fdbdcc5498e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b16b31477760d90f2c6757af206d6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1b16b31477760d90f2c6757af206d6e4">PWMMR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr5        /* Match Register 5 */</td></tr>
<tr class="separator:a1b16b31477760d90f2c6757af206d6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae298a94f932f1c2340234403843323e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae298a94f932f1c2340234403843323e7">PWMMR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr6        /* Match Register 6 */</td></tr>
<tr class="separator:ae298a94f932f1c2340234403843323e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd00815787f2ba39dfd648c6b5e81bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abd00815787f2ba39dfd648c6b5e81bfa">PWMPCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pcr        /* Control Register */</td></tr>
<tr class="separator:abd00815787f2ba39dfd648c6b5e81bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdbfb41ac54a3b3b550127bd9d12bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abbdbfb41ac54a3b3b550127bd9d12bbb">PWMLER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ler        /* Latch Enable Register */</td></tr>
<tr class="separator:abbdbfb41ac54a3b3b550127bd9d12bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;((<a class="el" href="lpcUART_8h.html#structuartRegs__t">uartRegs_t</a> *)0xE000C000)</td></tr>
<tr class="separator:a7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bd75f427852595defc905beac76626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af0bd75f427852595defc905beac76626">U0_PINSEL</a>&#160;&#160;&#160;(0x00000005)    /* PINSEL0 Value for UART0 */</td></tr>
<tr class="separator:af0bd75f427852595defc905beac76626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410f6d3e8d84bad7213cf910855cbd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a410f6d3e8d84bad7213cf910855cbd2d">U0_PINMASK</a>&#160;&#160;&#160;(0x0000000F)    /* PINSEL0 Mask for UART0 */</td></tr>
<tr class="separator:a410f6d3e8d84bad7213cf910855cbd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57baee56be164597ab092d74e7f7a4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a57baee56be164597ab092d74e7f7a4c3">U0_PINSEL_RX</a>&#160;&#160;&#160;(0x00000004)    /* PINSEL0 Value for UART0 RX only */</td></tr>
<tr class="separator:a57baee56be164597ab092d74e7f7a4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb530dd7a2d0161c771a71d5f39dcca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adb530dd7a2d0161c771a71d5f39dcca2">U0_PINMASK_RX</a>&#160;&#160;&#160;(0x0000000C)    /* PINSEL0 Mask for UART0 RX only */</td></tr>
<tr class="separator:adb530dd7a2d0161c771a71d5f39dcca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2551368ffe3c25f7f7e902296e9c92c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">U0RBR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;rbr /* Receive Buffer Register */</td></tr>
<tr class="separator:a2551368ffe3c25f7f7e902296e9c92c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa521905280aa0a96627769b804b8c51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa521905280aa0a96627769b804b8c51a">U0THR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;thr /* Transmit Holding Register */</td></tr>
<tr class="separator:aa521905280aa0a96627769b804b8c51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85c49db4d38e9a7a6ed2dc27ef57754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">U0IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;ier /* Interrupt Enable Register */</td></tr>
<tr class="separator:ad85c49db4d38e9a7a6ed2dc27ef57754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ceeca933d9ad729ee9d2bbd511a15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">U0IIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;iir /* Interrupt ID Register */</td></tr>
<tr class="separator:a31ceeca933d9ad729ee9d2bbd511a15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865a057f689e5260dd49f983f2e6554d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a865a057f689e5260dd49f983f2e6554d">U0FCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;fcr /* FIFO Control Register */</td></tr>
<tr class="separator:a865a057f689e5260dd49f983f2e6554d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04af46e5aa3dc369e089dac159536d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lcr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Control Register */</td></tr>
<tr class="separator:ac04af46e5aa3dc369e089dac159536d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5b9c7227b17edfd6ed7a178bf2156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">U0LSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lsr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Status Register */</td></tr>
<tr class="separator:a0c5b9c7227b17edfd6ed7a178bf2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e11c4fdfcb713228362394ecdb4e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">U0SCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;scr /* Scratch Pad Register */</td></tr>
<tr class="separator:a7e11c4fdfcb713228362394ecdb4e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbc2d5592327ef6365580a4e3add7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">U0DLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td></tr>
<tr class="separator:a2cbc2d5592327ef6365580a4e3add7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1e0ad22e8f1f03914b31d64a3fed7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">U0DLM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td></tr>
<tr class="separator:a0c1e0ad22e8f1f03914b31d64a3fed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;((<a class="el" href="lpcUART_8h.html#structuartRegs__t">uartRegs_t</a> *)0xE0010000)</td></tr>
<tr class="separator:a383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a74539a464b0618ea1ac4dab05ec35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a95a74539a464b0618ea1ac4dab05ec35">U1_PINSEL</a>&#160;&#160;&#160;(0x00050000)    /* PINSEL0 Value for UART1 */</td></tr>
<tr class="separator:a95a74539a464b0618ea1ac4dab05ec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c49df9e8fbca24ba07f456023426a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a77c49df9e8fbca24ba07f456023426a5">U1_PINMASK</a>&#160;&#160;&#160;(0x000F0000)    /* PINSEL0 Mask for UART1 */</td></tr>
<tr class="separator:a77c49df9e8fbca24ba07f456023426a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bf5fabd0108f7f8dfd9593cf703d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a82bf5fabd0108f7f8dfd9593cf703d0d">U1_PINSEL_RX</a>&#160;&#160;&#160;(0x00040000)    /* PINSEL0 Value for UART1 RX only */</td></tr>
<tr class="separator:a82bf5fabd0108f7f8dfd9593cf703d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50562072aa4b4e5f76b089aaf3955379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a50562072aa4b4e5f76b089aaf3955379">U1_PINMASK_RX</a>&#160;&#160;&#160;(0x000C0000)    /* PINSEL0 Mask for UART1 RX only */</td></tr>
<tr class="separator:a50562072aa4b4e5f76b089aaf3955379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29687c0a6ff8551214281273c15171ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a29687c0a6ff8551214281273c15171ca">U1RBR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;rbr /* Receive Buffer Register */</td></tr>
<tr class="separator:a29687c0a6ff8551214281273c15171ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a778151f5bc729297e22a04beaa2871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4a778151f5bc729297e22a04beaa2871">U1THR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;thr /* Transmit Holding Register */</td></tr>
<tr class="separator:a4a778151f5bc729297e22a04beaa2871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7aca02025c2f7989b49f00235a6f975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa7aca02025c2f7989b49f00235a6f975">U1IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;ier /* Interrupt Enable Register */</td></tr>
<tr class="separator:aa7aca02025c2f7989b49f00235a6f975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a289e01382049b15e762fec3acd92a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0a289e01382049b15e762fec3acd92a9">U1IIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;iir /* Interrupt ID Register */</td></tr>
<tr class="separator:a0a289e01382049b15e762fec3acd92a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00eb09874ca2de7c69d6e68a1c39b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">U1FCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;fcr /* FIFO Control Register */</td></tr>
<tr class="separator:ae00eb09874ca2de7c69d6e68a1c39b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2179d0137cbfe52c8195000c501b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ade2179d0137cbfe52c8195000c501b64">U1LCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lcr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Control Register */</td></tr>
<tr class="separator:ade2179d0137cbfe52c8195000c501b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd62207fa924ac33cff783dc4795472f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acd62207fa924ac33cff783dc4795472f">U1MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;mcr /* MODEM Control Register */</td></tr>
<tr class="separator:acd62207fa924ac33cff783dc4795472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8279488652c2ee02996bce1707a317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2e8279488652c2ee02996bce1707a317">U1LSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lsr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Status Register */</td></tr>
<tr class="separator:a2e8279488652c2ee02996bce1707a317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b03163db31d7c0b561376d1ff2e0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">U1MSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;msr /* MODEM Status Register */</td></tr>
<tr class="separator:a06b03163db31d7c0b561376d1ff2e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab43408d276c938324f4bf6ebefc83d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aab43408d276c938324f4bf6ebefc83d2">U1SCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;scr /* Scratch Pad Register */</td></tr>
<tr class="separator:aab43408d276c938324f4bf6ebefc83d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17272c4fef5bc599e67cbff87278bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa17272c4fef5bc599e67cbff87278bb2">U1DLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td></tr>
<tr class="separator:aa17272c4fef5bc599e67cbff87278bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4a266871f6a8000cf8596527411bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abe4a266871f6a8000cf8596527411bc4">U1DLM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td></tr>
<tr class="separator:abe4a266871f6a8000cf8596527411bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86abb2e8858d177c04e60c41e9242045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>&#160;&#160;&#160;((<a class="el" href="lpcI2C_8h.html#structi2cRegs__t">i2cRegs_t</a> *)0xE001C000)</td></tr>
<tr class="separator:a86abb2e8858d177c04e60c41e9242045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa69f36dc155292bfeaeb3f11ce8f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1aa69f36dc155292bfeaeb3f11ce8f58">I2C0CONSET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conset     /* Control Set Register */</td></tr>
<tr class="separator:a1aa69f36dc155292bfeaeb3f11ce8f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140ed7fe1bfdde5354339ddecd37adae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a140ed7fe1bfdde5354339ddecd37adae">I2C0STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;stat       /* Status Register */</td></tr>
<tr class="separator:a140ed7fe1bfdde5354339ddecd37adae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d545fc7d57a71ccfd2562ba9197a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a24d545fc7d57a71ccfd2562ba9197a65">I2C0DAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;dat        /* Data Register */</td></tr>
<tr class="separator:a24d545fc7d57a71ccfd2562ba9197a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec66c520e6c3ce44c85e6a67cc43c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7ec66c520e6c3ce44c85e6a67cc43c70">I2C0ADR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;adr        /* Slave Address Register */</td></tr>
<tr class="separator:a7ec66c520e6c3ce44c85e6a67cc43c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe26c478b6771b1e16dc7617e267153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9fe26c478b6771b1e16dc7617e267153">I2C0SCLH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;sclh       /* SCL Duty Cycle Register (high half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td></tr>
<tr class="separator:a9fe26c478b6771b1e16dc7617e267153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bc7e8e9373be0508582185e192d3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac3bc7e8e9373be0508582185e192d3fd">I2C0SCLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;scll       /* SCL Duty Cycle Register (low half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td></tr>
<tr class="separator:ac3bc7e8e9373be0508582185e192d3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606e9ceb8d8bb33e5d14c994ebf8349f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a606e9ceb8d8bb33e5d14c994ebf8349f">I2C0CONCLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conclr     /* Control Clear Register */</td></tr>
<tr class="separator:a606e9ceb8d8bb33e5d14c994ebf8349f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="lpcI2C_8h.html#structi2cRegs__t">i2cRegs_t</a> *)0xE005C000)</td></tr>
<tr class="separator:ab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8fde2c2c3ce4902515011a7cfde5bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae8fde2c2c3ce4902515011a7cfde5bef">I2C1CONSET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conset     /* Control Set Register */</td></tr>
<tr class="separator:ae8fde2c2c3ce4902515011a7cfde5bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbba5de491b6cf3df5876cfd40c9feb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adbba5de491b6cf3df5876cfd40c9feb1">I2C1STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;stat       /* Status Register */</td></tr>
<tr class="separator:adbba5de491b6cf3df5876cfd40c9feb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee122c8e994fcdac0043f0132017408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aeee122c8e994fcdac0043f0132017408">I2C1DAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;dat        /* Data Register */</td></tr>
<tr class="separator:aeee122c8e994fcdac0043f0132017408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8455faf4fa13411e951eab429358d1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8455faf4fa13411e951eab429358d1e9">I2C1ADR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;adr        /* Slave Address Register */</td></tr>
<tr class="separator:a8455faf4fa13411e951eab429358d1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dbe2477f6a41d985fc028a6431865b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab0dbe2477f6a41d985fc028a6431865b">I2C1SCLH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;sclh       /* SCL Duty Cycle Register (high half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td></tr>
<tr class="separator:ab0dbe2477f6a41d985fc028a6431865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc586426ccbc2edd96c50babaa62c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3bc586426ccbc2edd96c50babaa62c36">I2C1SCLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;scll       /* SCL Duty Cycle Register (low half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td></tr>
<tr class="separator:a3bc586426ccbc2edd96c50babaa62c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449956d7f906cb61bdc0b3c5b6ae91ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a449956d7f906cb61bdc0b3c5b6ae91ea">I2C1CONCLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conclr     /* Control Clear Register */</td></tr>
<tr class="separator:a449956d7f906cb61bdc0b3c5b6ae91ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd3d71e494e2115f67ee5e8879f9017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abdd3d71e494e2115f67ee5e8879f9017">AA</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:abdd3d71e494e2115f67ee5e8879f9017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1be7844620ac7bffe73137a180aa044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa1be7844620ac7bffe73137a180aa044">SI</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aa1be7844620ac7bffe73137a180aa044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ab1f93e383f229ff0cdcd3f4053e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac8ab1f93e383f229ff0cdcd3f4053e7c">STO</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ac8ab1f93e383f229ff0cdcd3f4053e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e3fea5be2b0854b6351e79d4315b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a83e3fea5be2b0854b6351e79d4315b2a">STA</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a83e3fea5be2b0854b6351e79d4315b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12447d932895a151d9f3a6494ef27f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a12447d932895a151d9f3a6494ef27f89">I2EN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a12447d932895a151d9f3a6494ef27f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026f3d8138408900caf991597fd0dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a026f3d8138408900caf991597fd0dfc8">AAC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a026f3d8138408900caf991597fd0dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ff3c7f85bb94301b5fe3e211c36220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a82ff3c7f85bb94301b5fe3e211c36220">SIC</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a82ff3c7f85bb94301b5fe3e211c36220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6f07d6e517197009d29bedcb998b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4b6f07d6e517197009d29bedcb998b66">STAC</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a4b6f07d6e517197009d29bedcb998b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2470abf16fb1ad8765491ac5357dc3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac2470abf16fb1ad8765491ac5357dc3c">I2ENC</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac2470abf16fb1ad8765491ac5357dc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="lpcSPI_8h.html#structspiRegs__t">spiRegs_t</a> *)0xE0020000)</td></tr>
<tr class="separator:af26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddecf939b21cd44d3ac4da904babd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;cr        /* Control Register */</td></tr>
<tr class="separator:a3ddecf939b21cd44d3ac4da904babd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0d1de79372d1c997a49481b33eb142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;sr        /* Status Register */</td></tr>
<tr class="separator:a0b0d1de79372d1c997a49481b33eb142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1dcfdef505b8a51bfe8897d5f7cfea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;dr        /* Data Register */</td></tr>
<tr class="separator:ac1dcfdef505b8a51bfe8897d5f7cfea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042490d4a2ce295d0bc8c31bd56ce4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;ccr       /* Clock Counter Register */</td></tr>
<tr class="separator:a042490d4a2ce295d0bc8c31bd56ce4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9db240a5132df781fd0aa8d2b7972ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;flag      /* Interrupt Flag Register */</td></tr>
<tr class="separator:ab9db240a5132df781fd0aa8d2b7972ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5a8a6d70a612c4a426ac83ab38dbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4c5a8a6d70a612c4a426ac83ab38dbeb">SPI0IF</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4c5a8a6d70a612c4a426ac83ab38dbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="lpcSPI_8h.html#structsspRegs__t">sspRegs_t</a> *)0xE0068000)</td></tr>
<tr class="separator:ad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b7b6af62d365c289a16c6a1af032c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af2b7b6af62d365c289a16c6a1af032c1">SPI1IF</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af2b7b6af62d365c289a16c6a1af032c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecf2aa7ffdc423937224228dab60ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acecf2aa7ffdc423937224228dab60ca4">SSPCR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr0       /* Control Register 0               */</td></tr>
<tr class="separator:acecf2aa7ffdc423937224228dab60ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc6afb932232eaeb7ec147020873a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9cc6afb932232eaeb7ec147020873a5e">SSPCR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr1       /* Control Register 1               */</td></tr>
<tr class="separator:a9cc6afb932232eaeb7ec147020873a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918b22d1e41ed7c1cf61a0dacd368c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a918b22d1e41ed7c1cf61a0dacd368c6c">SSPDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;dr        /* Data register                    */</td></tr>
<tr class="separator:a918b22d1e41ed7c1cf61a0dacd368c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815ae20e59e58791e84d82a00a9679cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a815ae20e59e58791e84d82a00a9679cf">SSPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;sr        /* Status register                  */</td></tr>
<tr class="separator:a815ae20e59e58791e84d82a00a9679cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d59ff03aa17de24e1248a25c3b2c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a62d59ff03aa17de24e1248a25c3b2c05">SSPCPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cpsr      /* Clock prescale register          */</td></tr>
<tr class="separator:a62d59ff03aa17de24e1248a25c3b2c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae994ef601e12ec449026079051ca07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae994ef601e12ec449026079051ca07b7">SSPIMSC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;imsc      /* Interrupt mask register          */</td></tr>
<tr class="separator:ae994ef601e12ec449026079051ca07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43753c58d860ccade60a3e2611cfda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac43753c58d860ccade60a3e2611cfda8">SSPRIS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;ris       /* Raw interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register    */</td></tr>
<tr class="separator:ac43753c58d860ccade60a3e2611cfda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a293fd99657a0ce813707c357b93ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad9a293fd99657a0ce813707c357b93ae">SSPMIS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;mis       /* Masked interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register */</td></tr>
<tr class="separator:ad9a293fd99657a0ce813707c357b93ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55002829f13410a311e53e48dfde5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab55002829f13410a311e53e48dfde5c6">SSPICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;icr       /* Interrupt clear register         */</td></tr>
<tr class="separator:ab55002829f13410a311e53e48dfde5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105a3cc9c4e2aebf77784cbaa7af4f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a105a3cc9c4e2aebf77784cbaa7af4f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bb5201c0534fcdf25f6a313efc67e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a16bb5201c0534fcdf25f6a313efc67e5">FRF</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a16bb5201c0534fcdf25f6a313efc67e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb64d85804990e6ee5259451c7f5a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0eb64d85804990e6ee5259451c7f5a0d">CPOL</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a0eb64d85804990e6ee5259451c7f5a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8529d2df242f4448a2e66aab0eef9a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8529d2df242f4448a2e66aab0eef9a3">CPHA</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ad8529d2df242f4448a2e66aab0eef9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d51b965f892c1c63477e98cf45d2ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1d51b965f892c1c63477e98cf45d2ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2662abeea36aa9da5e325a0310d4b3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2662abeea36aa9da5e325a0310d4b3ca">DSS_VAL4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:a2662abeea36aa9da5e325a0310d4b3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2810204f21cfe167bca6d8a3e5563be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2810204f21cfe167bca6d8a3e5563be7">DSS_VAL5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a2810204f21cfe167bca6d8a3e5563be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca584e8e7f73307617dabe1cce7a59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acca584e8e7f73307617dabe1cce7a59c">DSS_VAL6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:acca584e8e7f73307617dabe1cce7a59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280213ebbad54a3765ce5106deadad25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a280213ebbad54a3765ce5106deadad25">DSS_VAL7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:a280213ebbad54a3765ce5106deadad25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2982f0469a9a515755731bd2d9c91d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa2982f0469a9a515755731bd2d9c91d1">DSS_VAL8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:aa2982f0469a9a515755731bd2d9c91d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b723e544c4c0c5fcdd36346eb179d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5b723e544c4c0c5fcdd36346eb179d90">DSS_VAL9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:a5b723e544c4c0c5fcdd36346eb179d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0915bcc6196660277aa516700c1519e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0915bcc6196660277aa516700c1519e8">DSS_VAL10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:a0915bcc6196660277aa516700c1519e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a38d40416df75184b6affd53b8814a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a94a38d40416df75184b6affd53b8814a">DSS_VAL11</a>&#160;&#160;&#160;0xA</td></tr>
<tr class="separator:a94a38d40416df75184b6affd53b8814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b8b5910f03e6c6507cb3fba67f9160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa6b8b5910f03e6c6507cb3fba67f9160">DSS_VAL12</a>&#160;&#160;&#160;0xB</td></tr>
<tr class="separator:aa6b8b5910f03e6c6507cb3fba67f9160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79cdf54077c23515062338e2ed32a82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a79cdf54077c23515062338e2ed32a82b">DSS_VAL13</a>&#160;&#160;&#160;0XC</td></tr>
<tr class="separator:a79cdf54077c23515062338e2ed32a82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb10b5f5ba3c30285e1174a732a10dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aeb10b5f5ba3c30285e1174a732a10dc3">DSS_VAL14</a>&#160;&#160;&#160;0xD</td></tr>
<tr class="separator:aeb10b5f5ba3c30285e1174a732a10dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c20c36642dab9d3f654a1646cf8cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3c20c36642dab9d3f654a1646cf8cba9">DSS_VAL15</a>&#160;&#160;&#160;0xE</td></tr>
<tr class="separator:a3c20c36642dab9d3f654a1646cf8cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b492d55e162a067959c116eea6de9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86b492d55e162a067959c116eea6de9f">DSS_VAL16</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="separator:a86b492d55e162a067959c116eea6de9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e30edeb4079960f7a3f0e18f8195011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6e30edeb4079960f7a3f0e18f8195011">LBM</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6e30edeb4079960f7a3f0e18f8195011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad518177eb0b052ffed6ce4d0d63e6ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad518177eb0b052ffed6ce4d0d63e6ae4">SSE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad518177eb0b052ffed6ce4d0d63e6ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e061e05d689a5769936b213022102f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab9e061e05d689a5769936b213022102f">MS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab9e061e05d689a5769936b213022102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b9ca9d20a14e376b51a7fac7520a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a56b9ca9d20a14e376b51a7fac7520a00">SOD</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a56b9ca9d20a14e376b51a7fac7520a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242bab099b1a5f1945083e40fa0702df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a242bab099b1a5f1945083e40fa0702df">RORIM</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a242bab099b1a5f1945083e40fa0702df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76040dcab346c5eda42fd91531ed4422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a76040dcab346c5eda42fd91531ed4422">RTIM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a76040dcab346c5eda42fd91531ed4422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfc909a7dfb3dedfd40f838d4425009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8cfc909a7dfb3dedfd40f838d4425009">RXIM</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a8cfc909a7dfb3dedfd40f838d4425009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310dd84ff39a737fa08520004419d6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a310dd84ff39a737fa08520004419d6be">TXIM</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a310dd84ff39a737fa08520004419d6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade231e431cbc669603495a0f981f0677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ade231e431cbc669603495a0f981f0677">TFE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ade231e431cbc669603495a0f981f0677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b58a2cd424d14cb405981ed6ded327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a90b58a2cd424d14cb405981ed6ded327">TNF</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90b58a2cd424d14cb405981ed6ded327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c4fbbef09cdf2b491c0bb5ae7d01b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a17c4fbbef09cdf2b491c0bb5ae7d01b9">RNE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a17c4fbbef09cdf2b491c0bb5ae7d01b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2aa4b88f921be1b8d9575fc4ad8d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afc2aa4b88f921be1b8d9575fc4ad8d95">RFF</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afc2aa4b88f921be1b8d9575fc4ad8d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a90580df99520af90316de6949f41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af9a90580df99520af90316de6949f41f">BSY</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:af9a90580df99520af90316de6949f41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656bfbe85887cdecaf90c90d975448cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a656bfbe85887cdecaf90c90d975448cd">RORMIS</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a656bfbe85887cdecaf90c90d975448cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c159869d07eba8ed54ecb01a4980165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0c159869d07eba8ed54ecb01a4980165">RTMIS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0c159869d07eba8ed54ecb01a4980165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373a1d7e0664d5db1827932f93229140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a373a1d7e0664d5db1827932f93229140">RXMIS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a373a1d7e0664d5db1827932f93229140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b88b1ae424ae5a5485a69fb02d4af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af0b88b1ae424ae5a5485a69fb02d4af9">TXMIS</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:af0b88b1ae424ae5a5485a69fb02d4af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639c456f84f618f899ca8ff1bf729319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a639c456f84f618f899ca8ff1bf729319">RORIC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a639c456f84f618f899ca8ff1bf729319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78638eb694337c02fd9cfed7f5cae35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a78638eb694337c02fd9cfed7f5cae35d">RTIC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a78638eb694337c02fd9cfed7f5cae35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="lpcRTC_8h.html#structrtcRegs__t">rtcRegs_t</a> *)0xE0024000)</td></tr>
<tr class="separator:a5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fd67405c7aa35a657c8f9066f2b7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8fd67405c7aa35a657c8f9066f2b7ea">RTCILR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ilr        /* Interrupt Location Register */</td></tr>
<tr class="separator:ad8fd67405c7aa35a657c8f9066f2b7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b738c9dd77ee56ce1b8576c5b19723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab2b738c9dd77ee56ce1b8576c5b19723">RTCCTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctc        /* Clock Tick Counter */</td></tr>
<tr class="separator:ab2b738c9dd77ee56ce1b8576c5b19723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61585ab54bfe35818dc1a2d873fe36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab61585ab54bfe35818dc1a2d873fe36e">RTCCCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ccr        /* Clock Control Register */</td></tr>
<tr class="separator:ab61585ab54bfe35818dc1a2d873fe36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f66497256e4a2c5222cc2be8f3225e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac6f66497256e4a2c5222cc2be8f3225e">RTCCIIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ciir       /* Counter Increment Interrupt Register */</td></tr>
<tr class="separator:ac6f66497256e4a2c5222cc2be8f3225e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51cd2aa6d498e79b90baa3e45a5288a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad51cd2aa6d498e79b90baa3e45a5288a">RTCAMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;amr        /* Alarm Mask Register */</td></tr>
<tr class="separator:ad51cd2aa6d498e79b90baa3e45a5288a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bf5fb37a7c72642b31a724473b4d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac9bf5fb37a7c72642b31a724473b4d81">RTCCTIME0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime0     /* Consolidated Time Register 0 */</td></tr>
<tr class="separator:ac9bf5fb37a7c72642b31a724473b4d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c4e16082e2bc568b07166101e5288d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a78c4e16082e2bc568b07166101e5288d">RTCCTIME1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime1     /* Consolidated Time Register 1 */</td></tr>
<tr class="separator:a78c4e16082e2bc568b07166101e5288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5008d740146b6217dae46570c444e612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5008d740146b6217dae46570c444e612">RTCCTIME2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime2     /* Consolidated Time Register 2 */</td></tr>
<tr class="separator:a5008d740146b6217dae46570c444e612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bf21b5a694fa6902ff474b15092254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;sec        /* Seconds Register */</td></tr>
<tr class="separator:af6bf21b5a694fa6902ff474b15092254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0150d9e65ef842a5636b60239fbc936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;min        /* Minutes Register */</td></tr>
<tr class="separator:a0150d9e65ef842a5636b60239fbc936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bada5c628434fc86acaf3e6bee945aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;hour       /* Hours Register */</td></tr>
<tr class="separator:a9bada5c628434fc86acaf3e6bee945aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af531f393651d06aae20b37a85906dfb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af531f393651d06aae20b37a85906dfb9">RTCDOM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dom        /* Day Of Month Register */</td></tr>
<tr class="separator:af531f393651d06aae20b37a85906dfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bb9d5598b88ec9306fddbf48b72692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dow        /* Day Of Week Register */</td></tr>
<tr class="separator:a88bb9d5598b88ec9306fddbf48b72692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492088ca73e1f6132823ca9416c79bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a492088ca73e1f6132823ca9416c79bcc">RTCDOY</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;doy        /* Day Of Year Register */</td></tr>
<tr class="separator:a492088ca73e1f6132823ca9416c79bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbbd6e17a525b8cb2b6e67a2869cbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1cbbd6e17a525b8cb2b6e67a2869cbfa">RTCMONTH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;month      /* Months Register */</td></tr>
<tr class="separator:a1cbbd6e17a525b8cb2b6e67a2869cbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f74b7b45943cdfd7c4f7cb6c9f2e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86f74b7b45943cdfd7c4f7cb6c9f2e77">RTCYEAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;year       /* Years Register */</td></tr>
<tr class="separator:a86f74b7b45943cdfd7c4f7cb6c9f2e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5cf87a50454c5f72365796c67ac026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae5cf87a50454c5f72365796c67ac026c">RTCALSEC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alsec      /* Alarm Seconds Register */</td></tr>
<tr class="separator:ae5cf87a50454c5f72365796c67ac026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85693cfaaa4cc8efd5720cb8a4d11b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af85693cfaaa4cc8efd5720cb8a4d11b5">RTCALMIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almin      /* Alarm Minutes Register */</td></tr>
<tr class="separator:af85693cfaaa4cc8efd5720cb8a4d11b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecac5303ea9becb6c77f90b3b9680aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abecac5303ea9becb6c77f90b3b9680aa">RTCALHOUR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alhour     /* Alarm Hours Register */</td></tr>
<tr class="separator:abecac5303ea9becb6c77f90b3b9680aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d794f38fdde237f315a7345896289a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac0d794f38fdde237f315a7345896289a">RTCALDOM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldom      /* Alarm Day Of Month Register */</td></tr>
<tr class="separator:ac0d794f38fdde237f315a7345896289a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db7d89524be6bd3a8353efd2e99b3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6db7d89524be6bd3a8353efd2e99b3b9">RTCALDOW</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldow      /* Alarm Day Of Week Register */</td></tr>
<tr class="separator:a6db7d89524be6bd3a8353efd2e99b3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a17b47a430bd906b167ba41ca108d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab2a17b47a430bd906b167ba41ca108d0">RTCALDOY</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldoy      /* Alarm Day Of Year Register */</td></tr>
<tr class="separator:ab2a17b47a430bd906b167ba41ca108d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9eb8533265c78963a4123ce7bc94fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af9eb8533265c78963a4123ce7bc94fbd">RTCALMON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almon      /* Alarm Months Register */</td></tr>
<tr class="separator:af9eb8533265c78963a4123ce7bc94fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ee03d3c4efdf80ef63e067f1af1ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a94ee03d3c4efdf80ef63e067f1af1ce3">RTCALYEAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alyear     /* Alarm Years Register */</td></tr>
<tr class="separator:a94ee03d3c4efdf80ef63e067f1af1ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d7c32c9738aff5583e09e055c07e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac6d7c32c9738aff5583e09e055c07e29">RTCPREINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;preint     /* Prescale Value Register (integer) */</td></tr>
<tr class="separator:ac6d7c32c9738aff5583e09e055c07e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f22b0d8cf23d6ec1247826684a9e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8f22b0d8cf23d6ec1247826684a9e50">RTCPREFRAC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;prefrac    /* Prescale Value Register (fraction) */</td></tr>
<tr class="separator:ad8f22b0d8cf23d6ec1247826684a9e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1037b18e2d226fe7d327d4a6f17a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>&#160;&#160;&#160;((<a class="el" href="lpcGPIO_8h.html#structgpioRegs__t">gpioRegs_t</a> *)0xE0028000)</td></tr>
<tr class="separator:a1037b18e2d226fe7d327d4a6f17a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59e36a0559936fc523d1e789d73d867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae59e36a0559936fc523d1e789d73d867">IO0PIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in0       /* P0 Pin Value Register */</td></tr>
<tr class="separator:ae59e36a0559936fc523d1e789d73d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8b1a758e54e0994ae8f495dad1d592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aef8b1a758e54e0994ae8f495dad1d592">IO0SET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set0      /* P0 Pin Output Set Register */</td></tr>
<tr class="separator:aef8b1a758e54e0994ae8f495dad1d592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf5b0c18685afd32ed41af9c3934479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aacf5b0c18685afd32ed41af9c3934479">IO0DIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir0      /* P0 Pin Direction Register */</td></tr>
<tr class="separator:aacf5b0c18685afd32ed41af9c3934479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aad809a96f91f42efabb2b75c23773a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2aad809a96f91f42efabb2b75c23773a">IO0CLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr0      /* P0 Pin Output Clear Register */</td></tr>
<tr class="separator:a2aad809a96f91f42efabb2b75c23773a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8e57f2d80f6da1024636948d1f2438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adf8e57f2d80f6da1024636948d1f2438">IO1PIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in1       /* P1 Pin Value Register */</td></tr>
<tr class="separator:adf8e57f2d80f6da1024636948d1f2438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac128251b4ae8d958ce27236ad9dd2a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac128251b4ae8d958ce27236ad9dd2a0d">IO1SET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set1      /* P1 Pin Output Set Register */</td></tr>
<tr class="separator:ac128251b4ae8d958ce27236ad9dd2a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac181571868f065174ab2d366611a6ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac181571868f065174ab2d366611a6ce1">IO1DIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir1      /* P1 Pin Direction Register */</td></tr>
<tr class="separator:ac181571868f065174ab2d366611a6ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ebbd9fce18e5ae73751ed93d0b2f70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2ebbd9fce18e5ae73751ed93d0b2f70b">IO1CLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr1      /* P1 Pin Output Clear Register */</td></tr>
<tr class="separator:a2ebbd9fce18e5ae73751ed93d0b2f70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf85a8a6da60e211f5dd37abc27b999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>&#160;&#160;&#160;((<a class="el" href="lpcPIN_8h.html#structpinRegs__t">pinRegs_t</a> *)0xE002C000)</td></tr>
<tr class="separator:adcf85a8a6da60e211f5dd37abc27b999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff215b5e0d11d5a47354ecfad12a8902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel0    /* Pin Function Select Register 0 */</td></tr>
<tr class="separator:aff215b5e0d11d5a47354ecfad12a8902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030997bacf62a695152879b6be44c84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a030997bacf62a695152879b6be44c84c">PINSEL1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel1    /* Pin Function Select Register 1 */</td></tr>
<tr class="separator:a030997bacf62a695152879b6be44c84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43539e28c63bbab43998e0fde66a96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac43539e28c63bbab43998e0fde66a96f">PINSEL2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel2    /* Pin Function Select Register 2 */</td></tr>
<tr class="separator:ac43539e28c63bbab43998e0fde66a96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="lpcADC_8h.html#structadcRegs__t">adcRegs_t</a> *)0xE0034000)</td></tr>
<tr class="separator:a0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d72c55d1ed959fe28600b4a521cefbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">AD0CR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;cr       /* Control Register          */</td></tr>
<tr class="separator:a1d72c55d1ed959fe28600b4a521cefbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614757380a519dbcbf297343f4868663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a614757380a519dbcbf297343f4868663">AD0GDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gdr      /* Global Data Register      */</td></tr>
<tr class="separator:a614757380a519dbcbf297343f4868663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9e434734cead93d787ddde85b731f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5e9e434734cead93d787ddde85b731f6">ADGSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gsr      /* ADC global start resister */</td></tr>
<tr class="separator:a5e9e434734cead93d787ddde85b731f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0368cdd37b3e1eab9b03bcb1c4d632c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">AD0INTEN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;inten    /* Interrupt Enable Register */</td></tr>
<tr class="separator:aa0368cdd37b3e1eab9b03bcb1c4d632c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6342538ad695dc28352682dbb7bdd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab6342538ad695dc28352682dbb7bdd98">AD0DR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr0      /* Channel 0 Data Register   */</td></tr>
<tr class="separator:ab6342538ad695dc28352682dbb7bdd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a02f068ff994318718348fe595e38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a45a02f068ff994318718348fe595e38a">AD0DR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr1      /* Channel 1 Data Register   */</td></tr>
<tr class="separator:a45a02f068ff994318718348fe595e38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81287109d3e46b7948070914506ae1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a81287109d3e46b7948070914506ae1ff">AD0DR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr2      /* Channel 2 Data Register   */</td></tr>
<tr class="separator:a81287109d3e46b7948070914506ae1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b6b3411fad87830caec8689ae890ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab3b6b3411fad87830caec8689ae890ba">AD0DR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr3      /* Channel 3 Data Register   */</td></tr>
<tr class="separator:ab3b6b3411fad87830caec8689ae890ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3d9599d0d11579c7d4b02463757e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2c3d9599d0d11579c7d4b02463757e61">AD0DR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr4      /* Channel 4 Data Register   */</td></tr>
<tr class="separator:a2c3d9599d0d11579c7d4b02463757e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ba1edf68765fb536e00f303e12a9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">AD0DR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr5      /* Channel 5 Data Register   */</td></tr>
<tr class="separator:ac3ba1edf68765fb536e00f303e12a9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3509c30f0942504fe4c79c2bc8a4d3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">AD0DR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr6      /* Channel 6 Data Register   */</td></tr>
<tr class="separator:a3509c30f0942504fe4c79c2bc8a4d3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc45e343d5d496100a943d79d3a42249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afc45e343d5d496100a943d79d3a42249">AD0DR7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr7      /* Channel 7 Data Register   */</td></tr>
<tr class="separator:afc45e343d5d496100a943d79d3a42249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131707c7ef9f31c045d7bb9be431ae10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a131707c7ef9f31c045d7bb9be431ae10">AD0STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;stat     /* Status Register           */</td></tr>
<tr class="separator:a131707c7ef9f31c045d7bb9be431ae10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="lpcADC_8h.html#structadcRegs__t">adcRegs_t</a> *)0xE0060000)</td></tr>
<tr class="separator:a90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02bbb673efff2bda24080a41d5bef1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad02bbb673efff2bda24080a41d5bef1c">AD1CR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;cr       /* Control Register */</td></tr>
<tr class="separator:ad02bbb673efff2bda24080a41d5bef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00be34a57f25d73b330b778820830c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a00be34a57f25d73b330b778820830c3a">AD1GDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;gdr      /* Data Register */</td></tr>
<tr class="separator:a00be34a57f25d73b330b778820830c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106e865aaa217da66fa7328f5b4b1b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a106e865aaa217da66fa7328f5b4b1b1d">AD1INTEN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;inten    /* Interrupt Enable Register */</td></tr>
<tr class="separator:a106e865aaa217da66fa7328f5b4b1b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf42b5d34129374bf32ba9a76cca76f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aaf42b5d34129374bf32ba9a76cca76f9">AD1DR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr0      /* Channel 0 Data Register   */</td></tr>
<tr class="separator:aaf42b5d34129374bf32ba9a76cca76f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1815e219d286631d2ed7ef7b85f9569e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1815e219d286631d2ed7ef7b85f9569e">AD1DR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr1      /* Channel 1 Data Register   */</td></tr>
<tr class="separator:a1815e219d286631d2ed7ef7b85f9569e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e9611efe146c1ff6a8bae54d1ad68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a61e9611efe146c1ff6a8bae54d1ad68e">AD1DR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr2      /* Channel 2 Data Register   */</td></tr>
<tr class="separator:a61e9611efe146c1ff6a8bae54d1ad68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac423dc550ba5cdac1635b393776b64bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac423dc550ba5cdac1635b393776b64bd">AD1DR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr3      /* Channel 3 Data Register   */</td></tr>
<tr class="separator:ac423dc550ba5cdac1635b393776b64bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5258564698b4aa935573e79ddd7e0004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5258564698b4aa935573e79ddd7e0004">AD1DR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr4      /* Channel 4 Data Register   */</td></tr>
<tr class="separator:a5258564698b4aa935573e79ddd7e0004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47aafe0b7c2ffda96111fa45dfe9b11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a47aafe0b7c2ffda96111fa45dfe9b11e">AD1DR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr5      /* Channel 5 Data Register   */</td></tr>
<tr class="separator:a47aafe0b7c2ffda96111fa45dfe9b11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0d2af139bc99699be920f33f15c29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7b0d2af139bc99699be920f33f15c29e">AD1DR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr6      /* Channel 6 Data Register   */</td></tr>
<tr class="separator:a7b0d2af139bc99699be920f33f15c29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2db5138021a6152585b9d41137b197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5f2db5138021a6152585b9d41137b197">AD1DR7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr7      /* Channel 7 Data Register   */</td></tr>
<tr class="separator:a5f2db5138021a6152585b9d41137b197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546973607adcdfae18877a2cb4046c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a546973607adcdfae18877a2cb4046c1e">AD1STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;stat     /* Status Register           */</td></tr>
<tr class="separator:a546973607adcdfae18877a2cb4046c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a4c578c83b8420c7ec010f84f3f0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">DACR</a>&#160;&#160;&#160;(*(<a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>*) 0xE006C000)</td></tr>
<tr class="separator:af8a4c578c83b8420c7ec010f84f3f0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>&#160;&#160;&#160;((<a class="el" href="lpcSCB_8h.html#structscbRegs__t">scbRegs_t</a> *)0xE01FC000)</td></tr>
<tr class="separator:aaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8241693e932c71cda127e11d38184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5f8241693e932c71cda127e11d38184f">MAMCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.cr     /* Control Register */</td></tr>
<tr class="separator:a5f8241693e932c71cda127e11d38184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1227157e9ba57d2fe6d024b859bdae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac1227157e9ba57d2fe6d024b859bdae2">MAMTIM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.tim    /* Timing Control Register */</td></tr>
<tr class="separator:ac1227157e9ba57d2fe6d024b859bdae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1faec0e736c4b1230adfb1722e82706f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1faec0e736c4b1230adfb1722e82706f">MEMMAP</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;memmap</td></tr>
<tr class="separator:a1faec0e736c4b1230adfb1722e82706f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f48e2691d53458741663e593cf7e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a82f48e2691d53458741663e593cf7e43">PLLCON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.con    /* Control Register */</td></tr>
<tr class="separator:a82f48e2691d53458741663e593cf7e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a96d4f7bbd5859efb50d95e843a453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86a96d4f7bbd5859efb50d95e843a453">PLLCFG</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.cfg    /* Configuration Register */</td></tr>
<tr class="separator:a86a96d4f7bbd5859efb50d95e843a453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae729ecec265b8f3cc14218bf2811c725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae729ecec265b8f3cc14218bf2811c725">PLLSTAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.stat   /* Status Register */</td></tr>
<tr class="separator:ae729ecec265b8f3cc14218bf2811c725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df6957082139d54e86014261f88a76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8df6957082139d54e86014261f88a76f">PLLFEED</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.feed   /* Feed Register */</td></tr>
<tr class="separator:a8df6957082139d54e86014261f88a76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1322d5f790b9bea8376c697a5c9ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abb1322d5f790b9bea8376c697a5c9ef0">PCON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.con      /* Control Register */</td></tr>
<tr class="separator:abb1322d5f790b9bea8376c697a5c9ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7c245b2477a5abdec386b73bda1d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aca7c245b2477a5abdec386b73bda1d15">PCONP</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.conp     /* Peripherals Register */</td></tr>
<tr class="separator:aca7c245b2477a5abdec386b73bda1d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88438a1bf4f6b60ce42a6385b172ca4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a88438a1bf4f6b60ce42a6385b172ca4d">VPBDIV</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;vpbdiv</td></tr>
<tr class="separator:a88438a1bf4f6b60ce42a6385b172ca4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc44522d2f5b706b3af5b839c0ba3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.flag   /* Flag Register */</td></tr>
<tr class="separator:a8cc44522d2f5b706b3af5b839c0ba3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd68c79c7bbdfacfc15b6e537a7a1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afbd68c79c7bbdfacfc15b6e537a7a1ab">EXTWAKE</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.wake   /* Wakeup Register */</td></tr>
<tr class="separator:afbd68c79c7bbdfacfc15b6e537a7a1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7d1399a94b686e878b95b16b46ff4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;<a class="el" href="sonar__bebop_8c.html#a37e90f5e3bd99fac2021fb3a326607d4">ext.mode</a>   /* Mode Register */</td></tr>
<tr class="separator:a6b7d1399a94b686e878b95b16b46ff4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d407f43c17d5499f0d9ccd9acbf256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.polar  /* Polarity Register */</td></tr>
<tr class="separator:ac9d407f43c17d5499f0d9ccd9acbf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaee9656c3ca46e30a0d71051917122a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>&#160;&#160;&#160;((<a class="el" href="lpcVIC_8h.html#structvicRegs__t">vicRegs_t</a> *)0xFFFFF000)</td></tr>
<tr class="separator:acaee9656c3ca46e30a0d71051917122a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5f296231f7e211bddb891e7ee2d9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0b5f296231f7e211bddb891e7ee2d9d0">VICIRQStatus</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;irqStatus  /* IRQ Status Register */</td></tr>
<tr class="separator:a0b5f296231f7e211bddb891e7ee2d9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6e6e2e1a790d696d8aed8960214271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aed6e6e2e1a790d696d8aed8960214271">VICFIQStatus</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;fiqStatus  /* FIQ Status Register */</td></tr>
<tr class="separator:aed6e6e2e1a790d696d8aed8960214271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203c9a566caee3fb243e45e1dee0aee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a203c9a566caee3fb243e45e1dee0aee5">VICRawIntr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;rawIntr    /* Raw Interrupt Status Register */</td></tr>
<tr class="separator:a203c9a566caee3fb243e45e1dee0aee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f793a1b9254ca2dec755c61184a715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a87f793a1b9254ca2dec755c61184a715">VICIntSelect</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intSelect  /* Interrupt Select Register */</td></tr>
<tr class="separator:a87f793a1b9254ca2dec755c61184a715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280555cbadcb52f8ba9cb51a19410fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnable  /* Interrupt Enable Register */</td></tr>
<tr class="separator:a280555cbadcb52f8ba9cb51a19410fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75334e1776d0256993226c5a5430a58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">VICIntEnClear</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnClear /* Interrupt Enable Clear Register */</td></tr>
<tr class="separator:a75334e1776d0256993226c5a5430a58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c817ab549e08440ad18a4bf117a321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af9c817ab549e08440ad18a4bf117a321">VICSoftInt</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softInt    /* Software Interrupt Register */</td></tr>
<tr class="separator:af9c817ab549e08440ad18a4bf117a321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeedfcf987d6d9394a1351b16ee335b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3aeedfcf987d6d9394a1351b16ee335b">VICSoftIntClear</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softIntClear /* Software Interrupt Clear Register */</td></tr>
<tr class="separator:a3aeedfcf987d6d9394a1351b16ee335b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c4ee6fd15e5853fcea07b093301531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a90c4ee6fd15e5853fcea07b093301531">VICProtection</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;protection /* Protection Enable Register */</td></tr>
<tr class="separator:a90c4ee6fd15e5853fcea07b093301531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11babfb092f15d15765591e9d4c8df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">VICVectAddr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr   /* Vector Address Register */</td></tr>
<tr class="separator:aa11babfb092f15d15765591e9d4c8df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac60a07cb637eb61cd92afab97c89ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aac60a07cb637eb61cd92afab97c89ed2">VICDefVectAddr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;defVectAddr /* Default Vector Address Register */</td></tr>
<tr class="separator:aac60a07cb637eb61cd92afab97c89ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e25e831bb24ac9ce421e68abb6a6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a85e25e831bb24ac9ce421e68abb6a6ed">VICVectAddr0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr0  /* Vector Address 0 Register */</td></tr>
<tr class="separator:a85e25e831bb24ac9ce421e68abb6a6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b399987809e91fa1a0d93dc8e2e680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a91b399987809e91fa1a0d93dc8e2e680">VICVectAddr1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr1  /* Vector Address 1 Register */</td></tr>
<tr class="separator:a91b399987809e91fa1a0d93dc8e2e680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef69ec5e987e5037ba5085f79f2c2b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aef69ec5e987e5037ba5085f79f2c2b06">VICVectAddr2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr2  /* Vector Address 2 Register */</td></tr>
<tr class="separator:aef69ec5e987e5037ba5085f79f2c2b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e7299ab92f39cd939911e6c0bdd237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a84e7299ab92f39cd939911e6c0bdd237">VICVectAddr3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr3  /* Vector Address 3 Register */</td></tr>
<tr class="separator:a84e7299ab92f39cd939911e6c0bdd237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed00aa5190e457cecf1dba76db581e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aaed00aa5190e457cecf1dba76db581e5">VICVectAddr4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr4  /* Vector Address 4 Register */</td></tr>
<tr class="separator:aaed00aa5190e457cecf1dba76db581e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91b56fa64c1df1ee10d3f16f9759b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac91b56fa64c1df1ee10d3f16f9759b03">VICVectAddr5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr5  /* Vector Address 5 Register */</td></tr>
<tr class="separator:ac91b56fa64c1df1ee10d3f16f9759b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb76fd8bd712b5a509de4b6346906e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4eb76fd8bd712b5a509de4b6346906e0">VICVectAddr6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr6  /* Vector Address 6 Register */</td></tr>
<tr class="separator:a4eb76fd8bd712b5a509de4b6346906e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c71fa6073afd8e01c8284049ee1b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a54c71fa6073afd8e01c8284049ee1b30">VICVectAddr7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr7  /* Vector Address 7 Register */</td></tr>
<tr class="separator:a54c71fa6073afd8e01c8284049ee1b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dd7bc378e38d32531c13b659f2635c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a35dd7bc378e38d32531c13b659f2635c">VICVectAddr8</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr8  /* Vector Address 8 Register */</td></tr>
<tr class="separator:a35dd7bc378e38d32531c13b659f2635c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a152c7325c92e2dfda4345a47df90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a87a152c7325c92e2dfda4345a47df90f">VICVectAddr9</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr9  /* Vector Address 9 Register */</td></tr>
<tr class="separator:a87a152c7325c92e2dfda4345a47df90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb80dc27da98460a7ecd37f86bae79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abdb80dc27da98460a7ecd37f86bae79b">VICVectAddr10</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr10 /* Vector Address 10 Register */</td></tr>
<tr class="separator:abdb80dc27da98460a7ecd37f86bae79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248f13b37d0ff6933c5df70a7f4d97a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a248f13b37d0ff6933c5df70a7f4d97a5">VICVectAddr11</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr11 /* Vector Address 11 Register */</td></tr>
<tr class="separator:a248f13b37d0ff6933c5df70a7f4d97a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8320e9fafd212820fa231355ef3560d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8320e9fafd212820fa231355ef3560d7">VICVectAddr12</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr12 /* Vector Address 12 Register */</td></tr>
<tr class="separator:a8320e9fafd212820fa231355ef3560d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c626ea441d4118c78ed6493a586d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a31c626ea441d4118c78ed6493a586d2a">VICVectAddr13</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr13 /* Vector Address 13 Register */</td></tr>
<tr class="separator:a31c626ea441d4118c78ed6493a586d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bc90e0836e00ed1a3e0b4c543cfc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a37bc90e0836e00ed1a3e0b4c543cfc0e">VICVectAddr14</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr14 /* Vector Address 14 Register */</td></tr>
<tr class="separator:a37bc90e0836e00ed1a3e0b4c543cfc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af638016eb18c545b198b4cfa387b16d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af638016eb18c545b198b4cfa387b16d8">VICVectAddr15</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr15 /* Vector Address 15 Register */</td></tr>
<tr class="separator:af638016eb18c545b198b4cfa387b16d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae961eb169504c288c6dde700cb22ad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae961eb169504c288c6dde700cb22ad9d">VICVectCntl0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl0  /* Vector Control 0 Register */</td></tr>
<tr class="separator:ae961eb169504c288c6dde700cb22ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af980f3940ea754ed55a5fc4c03ef0cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af980f3940ea754ed55a5fc4c03ef0cfc">VICVectCntl1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl1  /* Vector Control 1 Register */</td></tr>
<tr class="separator:af980f3940ea754ed55a5fc4c03ef0cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68559aeb6c616c21cf0a7ca2b45e6d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a68559aeb6c616c21cf0a7ca2b45e6d86">VICVectCntl2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl2  /* Vector Control 2 Register */</td></tr>
<tr class="separator:a68559aeb6c616c21cf0a7ca2b45e6d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4648491c1ec088cce9ceea645e3d37e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4648491c1ec088cce9ceea645e3d37e4">VICVectCntl3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl3  /* Vector Control 3 Register */</td></tr>
<tr class="separator:a4648491c1ec088cce9ceea645e3d37e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0adf6ad032d15c0037847ae75566ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad0adf6ad032d15c0037847ae75566ec0">VICVectCntl4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl4  /* Vector Control 4 Register */</td></tr>
<tr class="separator:ad0adf6ad032d15c0037847ae75566ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f116183d40b4a9585cca57bd9d09840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9f116183d40b4a9585cca57bd9d09840">VICVectCntl5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl5  /* Vector Control 5 Register */</td></tr>
<tr class="separator:a9f116183d40b4a9585cca57bd9d09840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece37c162ea5f92ff264ef2196a52cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aece37c162ea5f92ff264ef2196a52cec">VICVectCntl6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl6  /* Vector Control 6 Register */</td></tr>
<tr class="separator:aece37c162ea5f92ff264ef2196a52cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a8f847b0850756329c300ce44bbaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a40a8f847b0850756329c300ce44bbaa8">VICVectCntl7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl7  /* Vector Control 7 Register */</td></tr>
<tr class="separator:a40a8f847b0850756329c300ce44bbaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55088be1796d8867bccefa3bbc96cc19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a55088be1796d8867bccefa3bbc96cc19">VICVectCntl8</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl8  /* Vector Control 8 Register */</td></tr>
<tr class="separator:a55088be1796d8867bccefa3bbc96cc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98376ab4397e2e74e3bfbba47c31fd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a98376ab4397e2e74e3bfbba47c31fd09">VICVectCntl9</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl9  /* Vector Control 9 Register */</td></tr>
<tr class="separator:a98376ab4397e2e74e3bfbba47c31fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44df4b336fdff59ae4f295bc868ad772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a44df4b336fdff59ae4f295bc868ad772">VICVectCntl10</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl10 /* Vector Control 10 Register */</td></tr>
<tr class="separator:a44df4b336fdff59ae4f295bc868ad772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67335d6c6e9f14623c5a64affaae1f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a67335d6c6e9f14623c5a64affaae1f23">VICVectCntl11</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl11 /* Vector Control 11 Register */</td></tr>
<tr class="separator:a67335d6c6e9f14623c5a64affaae1f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb76fc13097f1af464cf7331d65f47d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afb76fc13097f1af464cf7331d65f47d1">VICVectCntl12</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl12 /* Vector Control 12 Register */</td></tr>
<tr class="separator:afb76fc13097f1af464cf7331d65f47d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580f2266da12ca1dde894210d889aa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a580f2266da12ca1dde894210d889aa9c">VICVectCntl13</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl13 /* Vector Control 13 Register */</td></tr>
<tr class="separator:a580f2266da12ca1dde894210d889aa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b77dd5c21c12eac25a4499c0e24a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a60b77dd5c21c12eac25a4499c0e24a12">VICVectCntl14</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl14 /* Vector Control 14 Register */</td></tr>
<tr class="separator:a60b77dd5c21c12eac25a4499c0e24a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a928833f763b758dd09edabc7982bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2a928833f763b758dd09edabc7982bc5">VICVectCntl15</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl15 /* Vector Control 15 Register */</td></tr>
<tr class="separator:a2a928833f763b758dd09edabc7982bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae354b5db123dee681d99b30894bd499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__central__Regs__t">can_central_Regs_t</a> *)0xE0040000)</td></tr>
<tr class="separator:aae354b5db123dee681d99b30894bd499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d834886403695ef36d8fb529a0432c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8d834886403695ef36d8fb529a0432c2">CANTxSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;tx_sr /* CAN Central Transmit Status Register */</td></tr>
<tr class="separator:a8d834886403695ef36d8fb529a0432c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505ff7bc2a83d655094aa3aff8b261ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a505ff7bc2a83d655094aa3aff8b261ad">CANRxSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;rx_sr /* CAN Central Receive Status Register  */</td></tr>
<tr class="separator:a505ff7bc2a83d655094aa3aff8b261ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e74dd1dd5f4be780b78777d9c4f0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a99e74dd1dd5f4be780b78777d9c4f0d1">CANMSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;m_sr  /* CAN Central Miscellanous Register    */</td></tr>
<tr class="separator:a99e74dd1dd5f4be780b78777d9c4f0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd766c549f965f565a748600a52fe3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__accept__Regs__t">can_accept_Regs_t</a> *)0xE003C000)</td></tr>
<tr class="separator:a3fd766c549f965f565a748600a52fe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef024a8d06f520ceaddca4cc9acad61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adef024a8d06f520ceaddca4cc9acad61">AFMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>-&gt;afmr      /* Acceptance Filter Register           */</td></tr>
<tr class="separator:adef024a8d06f520ceaddca4cc9acad61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4964ecb6a5c689aaf8ee2832b8093aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__Regs__t">can_Regs_t</a> *)0xE0044000)</td></tr>
<tr class="separator:a4964ecb6a5c689aaf8ee2832b8093aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430f4bc50a31de5780f90ea817d33d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a430f4bc50a31de5780f90ea817d33d77">C1MOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_mod      /* */</td></tr>
<tr class="separator:a430f4bc50a31de5780f90ea817d33d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8305b80395df86443cecff130c92c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ade8305b80395df86443cecff130c92c7">C1CMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_cmr      /* */</td></tr>
<tr class="separator:ade8305b80395df86443cecff130c92c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b36147f61e6ba28f1050f9803715b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a02b36147f61e6ba28f1050f9803715b6">C1GSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_gsr      /* */</td></tr>
<tr class="separator:a02b36147f61e6ba28f1050f9803715b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b6d12ed38f2d5a40b40b72088f85e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac2b6d12ed38f2d5a40b40b72088f85e2">C1ICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_icr</td></tr>
<tr class="separator:ac2b6d12ed38f2d5a40b40b72088f85e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0234c21412aa2c4e11c8c8fa3a58e359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0234c21412aa2c4e11c8c8fa3a58e359">C1IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ier</td></tr>
<tr class="separator:a0234c21412aa2c4e11c8c8fa3a58e359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea975464d07f30d01bbac7b7e88ea62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aea975464d07f30d01bbac7b7e88ea62e">C1BTR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_btr</td></tr>
<tr class="separator:aea975464d07f30d01bbac7b7e88ea62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2243e068d7ddf64bb4de9780e8c1564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac2243e068d7ddf64bb4de9780e8c1564">C1EWL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ewl</td></tr>
<tr class="separator:ac2243e068d7ddf64bb4de9780e8c1564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bfa7e12ff9a316e3aeb958eab31113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a69bfa7e12ff9a316e3aeb958eab31113">C1SR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_sr</td></tr>
<tr class="separator:a69bfa7e12ff9a316e3aeb958eab31113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49775ae43654f9d29b193e15c74ac527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a49775ae43654f9d29b193e15c74ac527">C1RFS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rfs</td></tr>
<tr class="separator:a49775ae43654f9d29b193e15c74ac527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff1a473ebfd56e823b73e2b458f6161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0ff1a473ebfd56e823b73e2b458f6161">C1RID</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rid</td></tr>
<tr class="separator:a0ff1a473ebfd56e823b73e2b458f6161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f4474fa430cc5efe6100ede95bb06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a24f4474fa430cc5efe6100ede95bb06f">C1RDA</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rda</td></tr>
<tr class="separator:a24f4474fa430cc5efe6100ede95bb06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eecc3f893c3d60b0412648edcc06c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9eecc3f893c3d60b0412648edcc06c3d">C1RDB</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rdb</td></tr>
<tr class="separator:a9eecc3f893c3d60b0412648edcc06c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a37703c08b69b8257da0d2d1335ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af4a37703c08b69b8257da0d2d1335ff9">C1TFI1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi1</td></tr>
<tr class="separator:af4a37703c08b69b8257da0d2d1335ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7ce1cd543e6ff5e68fb8f92d0ebc57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4d7ce1cd543e6ff5e68fb8f92d0ebc57">C1TID1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid1</td></tr>
<tr class="separator:a4d7ce1cd543e6ff5e68fb8f92d0ebc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6067fd0a8cadb5307ed3d56b582fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac6067fd0a8cadb5307ed3d56b582fdef">C1TDA1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda1</td></tr>
<tr class="separator:ac6067fd0a8cadb5307ed3d56b582fdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787adca9dc34ecc5b34124a81a370cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a787adca9dc34ecc5b34124a81a370cdb">C1TDB1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb1</td></tr>
<tr class="separator:a787adca9dc34ecc5b34124a81a370cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4dcb6edc3c3d4ba28f40f9d11aa6385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab4dcb6edc3c3d4ba28f40f9d11aa6385">C1TFI2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi2</td></tr>
<tr class="separator:ab4dcb6edc3c3d4ba28f40f9d11aa6385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080730487e76f8c7dc78bf5fccb76069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a080730487e76f8c7dc78bf5fccb76069">C1TID2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid2</td></tr>
<tr class="separator:a080730487e76f8c7dc78bf5fccb76069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d0239d7ff9cf22fcd2eb65b72d6e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a65d0239d7ff9cf22fcd2eb65b72d6e7d">C1TDA2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda2</td></tr>
<tr class="separator:a65d0239d7ff9cf22fcd2eb65b72d6e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174e2c6c951246931d23bc7f855243c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a174e2c6c951246931d23bc7f855243c2">C1TDB2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb2</td></tr>
<tr class="separator:a174e2c6c951246931d23bc7f855243c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b7212b00988b053a9fce4fffd76fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a38b7212b00988b053a9fce4fffd76fba">C1TFI3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi3</td></tr>
<tr class="separator:a38b7212b00988b053a9fce4fffd76fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b5c99da450f6527427fefdb335b8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a72b5c99da450f6527427fefdb335b8d9">C1TID3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid3</td></tr>
<tr class="separator:a72b5c99da450f6527427fefdb335b8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebdccd465b2ab8a1cc2882030ca52d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8ebdccd465b2ab8a1cc2882030ca52d0">C1TDA3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda3</td></tr>
<tr class="separator:a8ebdccd465b2ab8a1cc2882030ca52d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532f9ca3468d92c18501c80c24e2a57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a532f9ca3468d92c18501c80c24e2a57e">C1TDB3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb3</td></tr>
<tr class="separator:a532f9ca3468d92c18501c80c24e2a57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e4c86ed487dc91418b156e24808033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__Regs__t">can_Regs_t</a> *)0xE0048000)</td></tr>
<tr class="separator:ac5e4c86ed487dc91418b156e24808033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512a49d517c157f5240390b9756b93ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a512a49d517c157f5240390b9756b93ab">C2MOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_mod      /* */</td></tr>
<tr class="separator:a512a49d517c157f5240390b9756b93ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21a6816d5444158694885f7f15413e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae21a6816d5444158694885f7f15413e2">C2CMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_cmr      /* */</td></tr>
<tr class="separator:ae21a6816d5444158694885f7f15413e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fe656f45a055bb179c2468b159ee36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a31fe656f45a055bb179c2468b159ee36">C2GSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_gsr      /* */</td></tr>
<tr class="separator:a31fe656f45a055bb179c2468b159ee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34780aa18195a7cb6d8b911793e608d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a34780aa18195a7cb6d8b911793e608d7">C2ICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_icr</td></tr>
<tr class="separator:a34780aa18195a7cb6d8b911793e608d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa90cf640a8d646de0dc22feb9f8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6aa90cf640a8d646de0dc22feb9f8587">C2IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ier</td></tr>
<tr class="separator:a6aa90cf640a8d646de0dc22feb9f8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44b9b6397ab3c9e4915fe6a6d1ace3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac44b9b6397ab3c9e4915fe6a6d1ace3b">C2BTR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_btr</td></tr>
<tr class="separator:ac44b9b6397ab3c9e4915fe6a6d1ace3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c3ee0f8189a6df05279b5e79cb0d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a17c3ee0f8189a6df05279b5e79cb0d56">C2EWL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ewl</td></tr>
<tr class="separator:a17c3ee0f8189a6df05279b5e79cb0d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0bb96c7aede7c820fb84bd35d40c111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad0bb96c7aede7c820fb84bd35d40c111">C2SR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_sr</td></tr>
<tr class="separator:ad0bb96c7aede7c820fb84bd35d40c111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c63d7f7585ea581008e1bd4c9b66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afa6c63d7f7585ea581008e1bd4c9b66e">C2RFS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rfs</td></tr>
<tr class="separator:afa6c63d7f7585ea581008e1bd4c9b66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4139a89f2ee829e5b1e78aa99fed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abe4139a89f2ee829e5b1e78aa99fed2e">C2RID</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rid</td></tr>
<tr class="separator:abe4139a89f2ee829e5b1e78aa99fed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5877057f77d7786cf63fe4666ec5ff81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5877057f77d7786cf63fe4666ec5ff81">C2RDA</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rda</td></tr>
<tr class="separator:a5877057f77d7786cf63fe4666ec5ff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6872aaf6bbbca3f3ee084563108857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9b6872aaf6bbbca3f3ee084563108857">C2RDB</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rdb</td></tr>
<tr class="separator:a9b6872aaf6bbbca3f3ee084563108857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d190b1e4f3776408b4c8f683e45c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a68d190b1e4f3776408b4c8f683e45c57">C2TFI1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi1</td></tr>
<tr class="separator:a68d190b1e4f3776408b4c8f683e45c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a482b22491b3039fc3f953908ed458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab9a482b22491b3039fc3f953908ed458">C2TID1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid1</td></tr>
<tr class="separator:ab9a482b22491b3039fc3f953908ed458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4db00d5b6455c1757ad61c6b8e60519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad4db00d5b6455c1757ad61c6b8e60519">C2TDA1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda1</td></tr>
<tr class="separator:ad4db00d5b6455c1757ad61c6b8e60519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12588d4fba095bc74ca9934d47544abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a12588d4fba095bc74ca9934d47544abe">C2TDB1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb1</td></tr>
<tr class="separator:a12588d4fba095bc74ca9934d47544abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57ad8de8fb5da7714350506b870757a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa57ad8de8fb5da7714350506b870757a">C2TFI2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi2</td></tr>
<tr class="separator:aa57ad8de8fb5da7714350506b870757a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd9a1e1fa4f8d5aa97c1e6d295568d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3cd9a1e1fa4f8d5aa97c1e6d295568d8">C2TID2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid2</td></tr>
<tr class="separator:a3cd9a1e1fa4f8d5aa97c1e6d295568d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f274aa6f8981d3481d829908395f57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7f274aa6f8981d3481d829908395f57a">C2TDA2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda2</td></tr>
<tr class="separator:a7f274aa6f8981d3481d829908395f57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a932d7755e25df9f22ef3d5963a7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab1a932d7755e25df9f22ef3d5963a7a3">C2TDB2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb2</td></tr>
<tr class="separator:ab1a932d7755e25df9f22ef3d5963a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae1ab0877055894a2b3fb33ddab7bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4ae1ab0877055894a2b3fb33ddab7bbe">C2TFI3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi3</td></tr>
<tr class="separator:a4ae1ab0877055894a2b3fb33ddab7bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ffdf84bc01aad5b4f3035581b0f111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a93ffdf84bc01aad5b4f3035581b0f111">C2TID3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid3</td></tr>
<tr class="separator:a93ffdf84bc01aad5b4f3035581b0f111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0633a689708971ed99ef78fe7b9a066f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0633a689708971ed99ef78fe7b9a066f">C2TDA3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda3</td></tr>
<tr class="separator:a0633a689708971ed99ef78fe7b9a066f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2397d0646868d18c722844d3691b5ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2397d0646868d18c722844d3691b5ec0">C2TDB3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb3</td></tr>
<tr class="separator:a2397d0646868d18c722844d3691b5ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="abdd3d71e494e2115f67ee5e8879f9017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AA&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00179">179</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="linear__flow__fit_8c_source.html#l00105">fit_linear_flow_field()</a>, <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00088">I2cReceive()</a>, and <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00046">I2cSendAck()</a>.</p>

</div>
</div>
<a class="anchor" id="a026f3d8138408900caf991597fd0dfc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AAC&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00187">187</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00088">I2cReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d72c55d1ed959fe28600b4a521cefbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0CR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;cr       /* Control Register          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00356">356</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00201">adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6342538ad695dc28352682dbb7bdd98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr0      /* Channel 0 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00360">360</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45a02f068ff994318718348fe595e38a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr1      /* Channel 1 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00361">361</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81287109d3e46b7948070914506ae1ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr2      /* Channel 2 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00362">362</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3b6b3411fad87830caec8689ae890ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr3      /* Channel 3 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00363">363</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c3d9599d0d11579c7d4b02463757e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR4&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr4      /* Channel 4 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00364">364</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3ba1edf68765fb536e00f303e12a9a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR5&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr5      /* Channel 5 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00365">365</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3509c30f0942504fe4c79c2bc8a4d3de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR6&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr6      /* Channel 6 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00366">366</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc45e343d5d496100a943d79d3a42249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR7&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr7      /* Channel 7 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00367">367</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a614757380a519dbcbf297343f4868663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0GDR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gdr      /* Global Data Register      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00357">357</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00241">adcISR0()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0368cdd37b3e1eab9b03bcb1c4d632c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0INTEN&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;inten    /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00359">359</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a131707c7ef9f31c045d7bb9be431ae10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0STAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;stat     /* Status Register           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00368">368</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad02bbb673efff2bda24080a41d5bef1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1CR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;cr       /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00373">373</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00201">adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf42b5d34129374bf32ba9a76cca76f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr0      /* Channel 0 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00376">376</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1815e219d286631d2ed7ef7b85f9569e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr1      /* Channel 1 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00377">377</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61e9611efe146c1ff6a8bae54d1ad68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr2      /* Channel 2 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00378">378</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac423dc550ba5cdac1635b393776b64bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr3      /* Channel 3 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00379">379</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5258564698b4aa935573e79ddd7e0004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR4&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr4      /* Channel 4 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00380">380</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47aafe0b7c2ffda96111fa45dfe9b11e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR5&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr5      /* Channel 5 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00381">381</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b0d2af139bc99699be920f33f15c29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR6&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr6      /* Channel 6 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00382">382</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f2db5138021a6152585b9d41137b197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1DR7&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr7      /* Channel 7 Data Register   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00383">383</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00be34a57f25d73b330b778820830c3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1GDR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;gdr      /* Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00374">374</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00263">adcISR1()</a>.</p>

</div>
</div>
<a class="anchor" id="a106e865aaa217da66fa7328f5b4b1b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1INTEN&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;inten    /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00375">375</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a546973607adcdfae18877a2cb4046c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1STAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;stat     /* Status Register           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00384">384</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d2ea0f4a8dd17bf08e69d05deacbcb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0&#160;&#160;&#160;((<a class="el" href="lpcADC_8h.html#structadcRegs__t">adcRegs_t</a> *)0xE0034000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00353">353</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90d2d5c526ce5c0a551f533eccbee71a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="lpcADC_8h.html#structadcRegs__t">adcRegs_t</a> *)0xE0060000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00370">370</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="stm32_2mcu__periph_2adc__arch_8c_source.html#l00227">adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e9e434734cead93d787ddde85b731f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADGSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gsr      /* ADC global start resister */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00358">358</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adef024a8d06f520ceaddca4cc9acad61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AFMR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>-&gt;afmr      /* Acceptance Filter Register           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00482">482</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9a90580df99520af90316de6949f41f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSY&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00281">281</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00306">SpiAutomaton()</a>.</p>

</div>
</div>
<a class="anchor" id="aea975464d07f30d01bbac7b7e88ea62e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1BTR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_btr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00490">490</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade8305b80395df86443cecff130c92c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1CMR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_cmr      /* */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00486">486</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2243e068d7ddf64bb4de9780e8c1564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1EWL&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ewl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00491">491</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b36147f61e6ba28f1050f9803715b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1GSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_gsr      /* */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00487">487</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2b6d12ed38f2d5a40b40b72088f85e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1ICR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_icr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00488">488</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0234c21412aa2c4e11c8c8fa3a58e359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1IER&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ier</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00489">489</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a430f4bc50a31de5780f90ea817d33d77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1MOD&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_mod      /* */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00485">485</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24f4474fa430cc5efe6100ede95bb06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1RDA&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rda</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00495">495</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9eecc3f893c3d60b0412648edcc06c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1RDB&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rdb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00496">496</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49775ae43654f9d29b193e15c74ac527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1RFS&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rfs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00493">493</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ff1a473ebfd56e823b73e2b458f6161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1RID&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00494">494</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69bfa7e12ff9a316e3aeb958eab31113"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1SR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_sr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00492">492</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6067fd0a8cadb5307ed3d56b582fdef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TDA1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00499">499</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a65d0239d7ff9cf22fcd2eb65b72d6e7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TDA2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00503">503</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ebdccd465b2ab8a1cc2882030ca52d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TDA3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00507">507</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a787adca9dc34ecc5b34124a81a370cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TDB1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00500">500</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a174e2c6c951246931d23bc7f855243c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TDB2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00504">504</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a532f9ca3468d92c18501c80c24e2a57e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TDB3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00508">508</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4a37703c08b69b8257da0d2d1335ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TFI1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00497">497</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4dcb6edc3c3d4ba28f40f9d11aa6385"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TFI2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00501">501</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38b7212b00988b053a9fce4fffd76fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TFI3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00505">505</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d7ce1cd543e6ff5e68fb8f92d0ebc57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TID1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00498">498</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a080730487e76f8c7dc78bf5fccb76069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TID2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00502">502</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72b5c99da450f6527427fefdb335b8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C1TID3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00506">506</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac44b9b6397ab3c9e4915fe6a6d1ace3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2BTR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_btr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00516">516</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae21a6816d5444158694885f7f15413e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2CMR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_cmr      /* */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00512">512</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17c3ee0f8189a6df05279b5e79cb0d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2EWL&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ewl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00517">517</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31fe656f45a055bb179c2468b159ee36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2GSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_gsr      /* */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00513">513</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34780aa18195a7cb6d8b911793e608d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2ICR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_icr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00514">514</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6aa90cf640a8d646de0dc22feb9f8587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2IER&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ier</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00515">515</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a512a49d517c157f5240390b9756b93ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2MOD&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_mod      /* */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00511">511</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5877057f77d7786cf63fe4666ec5ff81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2RDA&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rda</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00521">521</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b6872aaf6bbbca3f3ee084563108857"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2RDB&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rdb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00522">522</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa6c63d7f7585ea581008e1bd4c9b66e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2RFS&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rfs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00519">519</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe4139a89f2ee829e5b1e78aa99fed2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2RID&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00520">520</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0bb96c7aede7c820fb84bd35d40c111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2SR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_sr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00518">518</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4db00d5b6455c1757ad61c6b8e60519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TDA1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00525">525</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f274aa6f8981d3481d829908395f57a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TDA2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00529">529</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0633a689708971ed99ef78fe7b9a066f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TDA3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00533">533</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12588d4fba095bc74ca9934d47544abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TDB1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00526">526</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1a932d7755e25df9f22ef3d5963a7a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TDB2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00530">530</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2397d0646868d18c722844d3691b5ec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TDB3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00534">534</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68d190b1e4f3776408b4c8f683e45c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TFI1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00523">523</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa57ad8de8fb5da7714350506b870757a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TFI2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00527">527</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ae1ab0877055894a2b3fb33ddab7bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TFI3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00531">531</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9a482b22491b3039fc3f953908ed458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TID1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00524">524</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cd9a1e1fa4f8d5aa97c1e6d295568d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TID2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00528">528</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93ffdf84bc01aad5b4f3035581b0f111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C2TID3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00532">532</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4964ecb6a5c689aaf8ee2832b8093aac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__Regs__t">can_Regs_t</a> *)0xE0044000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00484">484</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="can__arch_8c_source.html#l00055">can_hw_init()</a>, and <a class="el" href="can__arch_8c_source.html#l00169">can_hw_transmit()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5e4c86ed487dc91418b156e24808033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__Regs__t">can_Regs_t</a> *)0xE0048000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00510">510</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3fd766c549f965f565a748600a52fe3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ACCEPT&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__accept__Regs__t">can_accept_Regs_t</a> *)0xE003C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00481">481</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae354b5db123dee681d99b30894bd499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_CENTRAL&#160;&#160;&#160;((<a class="el" href="lpcCAN_8h.html#structcan__central__Regs__t">can_central_Regs_t</a> *)0xE0040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00476">476</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99e74dd1dd5f4be780b78777d9c4f0d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANMSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;m_sr  /* CAN Central Miscellanous Register    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00479">479</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a505ff7bc2a83d655094aa3aff8b261ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANRxSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;rx_sr /* CAN Central Receive Status Register  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00478">478</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d834886403695ef36d8fb529a0432c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANTxSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;tx_sr /* CAN Central Transmit Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00477">477</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8529d2df242f4448a2e66aab0eef9a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPHA&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00246">246</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00111">SpiClearCPHA()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00106">SpiSetCPHA()</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb64d85804990e6ee5259451c7f5a0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPOL&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00245">245</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00101">SpiClearCPOL()</a>.</p>

</div>
</div>
<a class="anchor" id="af8a4c578c83b8420c7ec010f84f3f0eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACR&#160;&#160;&#160;(*(<a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>*) 0xE006C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00389">389</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="dac__arch_8h_source.html#l00036">DACSet()</a>.</p>

</div>
</div>
<a class="anchor" id="a105a3cc9c4e2aebf77784cbaa7af4f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00243">243</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00123">SpiSetDataSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a0915bcc6196660277aa516700c1519e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL10&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00256">256</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94a38d40416df75184b6affd53b8814a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL11&#160;&#160;&#160;0xA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00257">257</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6b8b5910f03e6c6507cb3fba67f9160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL12&#160;&#160;&#160;0xB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00258">258</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79cdf54077c23515062338e2ed32a82b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL13&#160;&#160;&#160;0XC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00259">259</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb10b5f5ba3c30285e1174a732a10dc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL14&#160;&#160;&#160;0xD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00260">260</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c20c36642dab9d3f654a1646cf8cba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL15&#160;&#160;&#160;0xE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00261">261</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86b492d55e162a067959c116eea6de9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL16&#160;&#160;&#160;0xF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00262">262</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00123">SpiSetDataSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a2662abeea36aa9da5e325a0310d4b3ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL4&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00250">250</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2810204f21cfe167bca6d8a3e5563be7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL5&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00251">251</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acca584e8e7f73307617dabe1cce7a59c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL6&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00252">252</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a280213ebbad54a3765ce5106deadad25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL7&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00253">253</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2982f0469a9a515755731bd2d9c91d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL8&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00254">254</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00123">SpiSetDataSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b723e544c4c0c5fcdd36346eb179d90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_VAL9&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00255">255</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8cc44522d2f5b706b3af5b839c0ba3ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTINT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.flag   /* Flag Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00417">417</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00051">EXTINT0_ISR()</a>, <a class="el" href="max11040__hw_8c_source.html#l00232">EXTINT_ISR()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, and <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00038">ms2100_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b7d1399a94b686e878b95b16b46ff4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTMODE&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;<a class="el" href="sonar__bebop_8c.html#a37e90f5e3bd99fac2021fb3a326607d4">ext.mode</a>   /* Mode Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00419">419</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, and <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00038">ms2100_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9d407f43c17d5499f0d9ccd9acbf256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTPOLAR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.polar  /* Polarity Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00420">420</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, and <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00038">ms2100_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afbd68c79c7bbdfacfc15b6e537a7a1ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTWAKE&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.wake   /* Wakeup Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00418">418</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16bb5201c0534fcdf25f6a313efc67e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRF&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00244">244</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1037b18e2d226fe7d327d4a6f17a21c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO&#160;&#160;&#160;((<a class="el" href="lpcGPIO_8h.html#structgpioRegs__t">gpioRegs_t</a> *)0xE0028000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00330">330</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86abb2e8858d177c04e60c41e9242045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0&#160;&#160;&#160;((<a class="el" href="lpcI2C_8h.html#structi2cRegs__t">i2cRegs_t</a> *)0xE001C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00154">154</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ec66c520e6c3ce44c85e6a67cc43c70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0ADR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;adr        /* Slave Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00160">160</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a606e9ceb8d8bb33e5d14c994ebf8349f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0CONCLR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conclr     /* Control Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00163">163</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1aa69f36dc155292bfeaeb3f11ce8f58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0CONSET&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conset     /* Control Set Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00157">157</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24d545fc7d57a71ccfd2562ba9197a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0DAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;dat        /* Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00159">159</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fe26c478b6771b1e16dc7617e267153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0SCLH&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;sclh       /* SCL Duty Cycle Register (high half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00161">161</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3bc7e8e9373be0508582185e192d3fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0SCLL&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;scll       /* SCL Duty Cycle Register (low half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00162">162</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a140ed7fe1bfdde5354339ddecd37adae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0STAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;stat       /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00158">158</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab45d257574da6fe1f091cc45b7eda6cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="lpcI2C_8h.html#structi2cRegs__t">i2cRegs_t</a> *)0xE005C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00166">166</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8455faf4fa13411e951eab429358d1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1ADR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;adr        /* Slave Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00171">171</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a449956d7f906cb61bdc0b3c5b6ae91ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1CONCLR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conclr     /* Control Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00174">174</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae8fde2c2c3ce4902515011a7cfde5bef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1CONSET&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conset     /* Control Set Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00168">168</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeee122c8e994fcdac0043f0132017408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1DAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;dat        /* Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00170">170</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0dbe2477f6a41d985fc028a6431865b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1SCLH&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;sclh       /* SCL Duty Cycle Register (high half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00172">172</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3bc586426ccbc2edd96c50babaa62c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1SCLL&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;scll       /* SCL Duty Cycle Register (low half <a class="el" href="nps__fdm__crrcsim_8c.html#a836535f59bf515522a395858a8029d42">word</a>) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00173">173</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbba5de491b6cf3df5876cfd40c9feb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1STAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;stat       /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00169">169</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12447d932895a151d9f3a6494ef27f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2EN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00183">183</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2470abf16fb1ad8765491ac5357dc3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2ENC&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00190">190</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2aad809a96f91f42efabb2b75c23773a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0CLR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr0      /* P0 Pin Output Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00336">336</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00118">gpio_clear()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00132">gpio_toggle()</a>, and <a class="el" href="lpc21_2uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aacf5b0c18685afd32ed41af9c3934479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0DIR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir0      /* P0 Pin Direction Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00335">335</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00232">EXTINT_ISR()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00090">gpio_setup_input()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00076">gpio_setup_output()</a>, and <a class="el" href="lpc21_2uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ae59e36a0559936fc523d1e789d73d867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0PIN&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in0       /* P0 Pin Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00333">333</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00154">gpio_get()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00132">gpio_toggle()</a>, and <a class="el" href="lpc21_2uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aef8b1a758e54e0994ae8f495dad1d592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0SET&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set0      /* P0 Pin Output Set Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00334">334</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00104">gpio_set()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00132">gpio_toggle()</a>, and <a class="el" href="lpc21_2uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ebbd9fce18e5ae73751ed93d0b2f70b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1CLR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr1      /* P1 Pin Output Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00340">340</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00118">gpio_clear()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00132">gpio_toggle()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00104">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ac181571868f065174ab2d366611a6ce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1DIR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir1      /* P1 Pin Direction Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00339">339</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00090">gpio_setup_input()</a>, and <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00076">gpio_setup_output()</a>.</p>

</div>
</div>
<a class="anchor" id="adf8e57f2d80f6da1024636948d1f2438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1PIN&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in1       /* P1 Pin Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00337">337</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00154">gpio_get()</a>, and <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00132">gpio_toggle()</a>.</p>

</div>
</div>
<a class="anchor" id="ac128251b4ae8d958ce27236ad9dd2a0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1SET&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set1      /* P1 Pin Output Set Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00338">338</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00104">gpio_set()</a>, <a class="el" href="lpc21_2mcu__periph_2gpio__arch_8h_source.html#l00132">gpio_toggle()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00104">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e30edeb4079960f7a3f0e18f8195011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LBM&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00265">265</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f8241693e932c71cda127e11d38184f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAMCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.cr     /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00397">397</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1227157e9ba57d2fe6d024b859bdae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAMTIM&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.tim    /* Timing Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00398">398</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a1faec0e736c4b1230adfb1722e82706f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMMAP&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;memmap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00401">401</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9e061e05d689a5769936b213022102f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00267">267</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb1322d5f790b9bea8376c697a5c9ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCON&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.con      /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00410">410</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca7c245b2477a5abdec386b73bda1d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.conp     /* Peripherals Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00411">411</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adcf85a8a6da60e211f5dd37abc27b999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL&#160;&#160;&#160;((<a class="el" href="lpcPIN_8h.html#structpinRegs__t">pinRegs_t</a> *)0xE002C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00344">344</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff215b5e0d11d5a47354ecfad12a8902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel0    /* Pin Function Select Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00347">347</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00201">adc_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a030997bacf62a695152879b6be44c84c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel1    /* Pin Function Select Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00348">348</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00201">adc_init()</a>, <a class="el" href="ADS8344_8c_source.html#l00088">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="dac__arch_8c_source.html#l00033">dac_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00232">EXTINT_ISR()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00065">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac43539e28c63bbab43998e0fde66a96f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel2    /* Pin Function Select Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00349">349</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, and <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a86a96d4f7bbd5859efb50d95e843a453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCFG&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.cfg    /* Configuration Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00405">405</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a82f48e2691d53458741663e593cf7e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCON&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.con    /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00404">404</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8df6957082139d54e86014261f88a76f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLFEED&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.feed   /* Feed Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00407">407</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae729ecec265b8f3cc14218bf2811c725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLSTAT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.stat   /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00406">406</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a538e3ec60828cfabae7e3011d73d2093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM&#160;&#160;&#160;((<a class="el" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a> *)0xE0014000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00091">91</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b2175b1d001571946445be90075beb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMIR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ir         /* Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00094">94</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00104">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="abbdbfb41ac54a3b3b550127bd9d12bbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMLER&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ler        /* Latch Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00108">108</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00104">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ac722cd0df5a1233c90a709ccebf16972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mcr        /* Match Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00099">99</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, and <a class="el" href="servos__4015__hw__new_8c_source.html#l00100">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ad34cff834a0ab5903e41eb36b87ee4ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr0        /* Match Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00100">100</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00104">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="af8dc7bae66f83aeba5f3c4a8080fe890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr1        /* Match Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00101">101</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6dbe736ce27ca80afeeef8ce175db05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr2        /* Match Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00102">102</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a513459ab8d12defa47469f6c6770369e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr3        /* Match Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00103">103</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af025b07dee36f998ce30fdbdcc5498e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR4&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr4        /* Match Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00104">104</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b16b31477760d90f2c6757af206d6e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR5&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr5        /* Match Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00105">105</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae298a94f932f1c2340234403843323e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMMR6&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr6        /* Match Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00106">106</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c5ff25d6b5600432c3826aa8d1dd130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMPC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pc         /* Prescale Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00098">98</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd00815787f2ba39dfd648c6b5e81bfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMPCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pcr        /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00107">107</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d875dc26696961f677509cfb12e8c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMPR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pr         /* Prescale Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00097">97</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a0a663ddac7998e18432c4252e76d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMTC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tc         /* Timer Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00096">96</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29d2ceaf5a4a72e1e4901cb5cf8b96ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMTCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tcr        /* Timer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00095">95</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00118">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f2f605c029c5c96fb06ecca2933dc67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG16&#160;&#160;&#160;volatile unsigned short</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00019">19</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f017ef6e922d8496886a2533ed0b908"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG32&#160;&#160;&#160;volatile unsigned long</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00020">20</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bd1cb3528279053b871c5e5410f5148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_8&#160;&#160;&#160;volatile unsigned char</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00018">18</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc2aa4b88f921be1b8d9575fc4ad8d95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFF&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00280">280</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17c4fbbef09cdf2b491c0bb5ae7d01b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00279">279</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lcd__dogm__hw_8c_source.html#l00088">SPI1_ISR()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00221">SpiReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="a639c456f84f618f899ca8ff1bf729319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RORIC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00290">290</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a242bab099b1a5f1945083e40fa0702df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RORIM&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00271">271</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a656bfbe85887cdecaf90c90d975448cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RORMIS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00284">284</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5359a088f5d8b20ce74d920e46059304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="lpcRTC_8h.html#structrtcRegs__t">rtcRegs_t</a> *)0xE0024000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00298">298</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0d794f38fdde237f315a7345896289a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALDOM&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldom      /* Alarm Day Of Month Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00320">320</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6db7d89524be6bd3a8353efd2e99b3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALDOW&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldow      /* Alarm Day Of Week Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00321">321</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2a17b47a430bd906b167ba41ca108d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALDOY&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldoy      /* Alarm Day Of Year Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00322">322</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abecac5303ea9becb6c77f90b3b9680aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALHOUR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alhour     /* Alarm Hours Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00319">319</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af85693cfaaa4cc8efd5720cb8a4d11b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALMIN&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almin      /* Alarm Minutes Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00318">318</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9eb8533265c78963a4123ce7bc94fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALMON&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almon      /* Alarm Months Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00323">323</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5cf87a50454c5f72365796c67ac026c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALSEC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alsec      /* Alarm Seconds Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00317">317</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94ee03d3c4efdf80ef63e067f1af1ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCALYEAR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alyear     /* Alarm Years Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00324">324</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad51cd2aa6d498e79b90baa3e45a5288a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAMR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;amr        /* Alarm Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00305">305</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab61585ab54bfe35818dc1a2d873fe36e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ccr        /* Clock Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00303">303</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6f66497256e4a2c5222cc2be8f3225e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCIIR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ciir       /* Counter Increment Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00304">304</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2b738c9dd77ee56ce1b8576c5b19723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctc        /* Clock Tick Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00302">302</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9bf5fb37a7c72642b31a724473b4d81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTIME0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime0     /* Consolidated Time Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00306">306</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78c4e16082e2bc568b07166101e5288d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTIME1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime1     /* Consolidated Time Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00307">307</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5008d740146b6217dae46570c444e612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTIME2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime2     /* Consolidated Time Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00308">308</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af531f393651d06aae20b37a85906dfb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOM&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dom        /* Day Of Month Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00312">312</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88bb9d5598b88ec9306fddbf48b72692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOW&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dow        /* Day Of Week Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00313">313</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a492088ca73e1f6132823ca9416c79bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOY&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;doy        /* Day Of Year Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00314">314</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9bada5c628434fc86acaf3e6bee945aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOUR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;hour       /* Hours Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00311">311</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8fd67405c7aa35a657c8f9066f2b7ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCILR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ilr        /* Interrupt Location Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00301">301</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0150d9e65ef842a5636b60239fbc936c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMIN&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;min        /* Minutes Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00310">310</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cbbd6e17a525b8cb2b6e67a2869cbfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMONTH&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;month      /* Months Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00315">315</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8f22b0d8cf23d6ec1247826684a9e50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCPREFRAC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;prefrac    /* Prescale Value Register (fraction) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00326">326</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6d7c32c9738aff5583e09e055c07e29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCPREINT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;preint     /* Prescale Value Register (integer) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00325">325</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6bf21b5a694fa6902ff474b15092254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSEC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;sec        /* Seconds Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00309">309</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86f74b7b45943cdfd7c4f7cb6c9f2e77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEAR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;year       /* Years Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00316">316</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78638eb694337c02fd9cfed7f5cae35d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTIC&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00291">291</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00161">SpiClearRti()</a>.</p>

</div>
</div>
<a class="anchor" id="a76040dcab346c5eda42fd91531ed4422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTIM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00272">272</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00156">SpiDisableRti()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00151">SpiEnableRti()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c159869d07eba8ed54ecb01a4980165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTMIS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00285">285</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00306">SpiAutomaton()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00350">SpiSlaveAutomaton()</a>.</p>

</div>
</div>
<a class="anchor" id="a8cfc909a7dfb3dedfd40f838d4425009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RXIM&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00273">273</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00181">SpiDisableRxi()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00176">SpiEnableRxi()</a>.</p>

</div>
</div>
<a class="anchor" id="a373a1d7e0664d5db1827932f93229140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RXMIS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00286">286</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a042490d4a2ce295d0bc8c31bd56ce4c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;ccr       /* Clock Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00201">201</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ddecf939b21cd44d3ac4da904babd74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;cr        /* Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00198">198</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1dcfdef505b8a51bfe8897d5f7cfea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPDR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;dr        /* Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00200">200</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9db240a5132df781fd0aa8d2b7972ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPINT&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;flag      /* Interrupt Flag Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00202">202</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b0d1de79372d1c997a49481b33eb142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;sr        /* Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00199">199</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaaf6477c2bde2f00f99e3c2fd1060b01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB&#160;&#160;&#160;((<a class="el" href="lpcSCB_8h.html#structscbRegs__t">scbRegs_t</a> *)0xE01FC000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00394">394</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="chibios_2mcu__arch_8c_source.html#l00109">mcu_arch_init()</a>, and <a class="el" href="chibios_2mcu__arch_8h_source.html#l00055">mcu_deep_sleep()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d51b965f892c1c63477e98cf45d2ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCR&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00247">247</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1be7844620ac7bffe73137a180aa044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00180">180</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82ff3c7f85bb94301b5fe3e211c36220"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIC&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00188">188</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00099">I2cClearIT()</a>.</p>

</div>
</div>
<a class="anchor" id="a56b9ca9d20a14e376b51a7fac7520a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOD&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00268">268</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af26e39c91b262cc480085abcc450d3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0&#160;&#160;&#160;((<a class="el" href="lpcSPI_8h.html#structspiRegs__t">spiRegs_t</a> *)0xE0020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00195">195</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00417">spi0_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c5a8a6d70a612c4a426ac83ab38dbeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0IF&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00205">205</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad483be344a28ac800be8f03654a9612f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="lpcSPI_8h.html#structsspRegs__t">sspRegs_t</a> *)0xE0068000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00210">210</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="af2b7b6af62d365c289a16c6a1af032c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1IF&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00220">220</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad518177eb0b052ffed6ce4d0d63e6ae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00266">266</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00146">SpiDisable()</a>.</p>

</div>
</div>
<a class="anchor" id="a62d59ff03aa17de24e1248a25c3b2c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPCPSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cpsr      /* Clock prescale register          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00226">226</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00088">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00065">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>.</p>

</div>
</div>
<a class="anchor" id="acecf2aa7ffdc423937224228dab60ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPCR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr0       /* Control Register 0               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00222">222</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00088">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00065">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a9cc6afb932232eaeb7ec147020873a5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPCR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr1       /* Control Register 1               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00223">223</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00088">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00065">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a918b22d1e41ed7c1cf61a0dacd368c6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPDR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;dr        /* Data register                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00224">224</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00171">baro_scp_read()</a>, <a class="el" href="baro__scp_8c_source.html#l00159">baro_scp_start_high_res_measurement()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00057">lcd_spi_tx()</a>, <a class="el" href="ADS8344_8c_source.html#l00113">read_values()</a>, <a class="el" href="ADS8344_8c_source.html#l00122">send_request()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00088">SPI1_ISR()</a>, and <a class="el" href="max11040__hw_8c_source.html#l00049">SSP_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ab55002829f13410a311e53e48dfde5c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPICR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;icr       /* Interrupt clear register         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00230">230</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae994ef601e12ec449026079051ca07b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPIMSC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;imsc      /* Interrupt mask register          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00227">227</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9a293fd99657a0ce813707c357b93ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPMIS&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;mis       /* Masked interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00229">229</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac43753c58d860ccade60a3e2611cfda8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPRIS&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;ris       /* Raw interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00228">228</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a815ae20e59e58791e84d82a00a9679cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSPSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;sr        /* Status register                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00225">225</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lcd__dogm__hw_8c_source.html#l00088">SPI1_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a83e3fea5be2b0854b6351e79d4315b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STA&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00182">182</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00040">I2cSendStart()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b6f07d6e517197009d29bedcb998b66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STAC&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00189">189</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00094">I2cClearStart()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8ab1f93e383f229ff0cdcd3f4053e7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STO&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00181">181</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00074">I2cFail()</a>, and <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00066">I2cSendStop()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a2498c5217384197c415a4f860d7b7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ccr       /* Capture Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00060">60</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="icp__scale_8h_source.html#l00013">icp_scale_init()</a>, <a class="el" href="lpc21_2subsystems_2radio__control_2ppm__arch_8c_source.html#l00032">ppm_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2pwm__input__arch_8c_source.html#l00052">pwm_input_init()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>, <a class="el" href="tacho__mb_8c_source.html#l00012">tacho_mb_init()</a>, <a class="el" href="trig__ext__hw_8c_source.html#l00026">trig_ext_init()</a>, and <a class="el" href="lpc21_2modules_2core_2trigger__ext__hw_8c_source.html#l00043">trigger_ext_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a30e040cd93a01687d0444ebe8528cc96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr0       /* Capture Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00061">61</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b8c430359234e8f74d0ff7270a73d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr1       /* Capture Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00062">62</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa76826c11cd21e377f06125859f81e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr2       /* Capture Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00063">63</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb9360d2d372c19653020c3b2bfc0cc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr3       /* Capture Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00064">64</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f7bfa7a4ec72334b5628f6f0b2276fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0EMR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;emr       /* External Match Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00065">65</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="servos__ppm__hw_8c_source.html#l00041">actuators_ppm_init()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae669c80390f9475369f2c4f48f7630b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0IR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ir        /* Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00050">50</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00179">TIMER0_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a301ebbd28f97690cab064ef6ca985e01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mcr       /* Match Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00055">55</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="servos__ppm__hw_8c_source.html#l00041">actuators_ppm_init()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bee2a36f8e241b9db3c9c7f87143a99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr0       /* Match Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00056">56</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00152">sys_tick_irq_handler()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afcda6dd57c1f5114f0574f9a8c668636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr1       /* Match Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00057">57</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, and <a class="el" href="servos__ppm__hw_8c_source.html#l00041">actuators_ppm_init()</a>.</p>

</div>
</div>
<a class="anchor" id="af37e7fe881f158029616b5fe699dcd0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr2       /* Match Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00058">58</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91b36df698ef061e7a6a21226a4903f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr3       /* Match Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00059">59</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f5b19ff825c0d2d71a088a5189a0db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0PC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pc        /* Prescale Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00054">54</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0820bf2601acb2528db5ca569a67baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0PR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pr        /* Prescale Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00053">53</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="acc99e4d315de652060365cb4a634d071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0TC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tc        /* Timer Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00052">52</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8h_source.html#l00076">get_sys_time_msec()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8h_source.html#l00067">get_sys_time_usec()</a>, <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00071">ms2100_reset_cb()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8h_source.html#l00087">sys_time_usleep()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f7a4e745f989cba7121a2a089400243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0TCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tcr       /* Timer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00051">51</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a737ee7b9cfbee8d3bbb0abf66a34b9b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ccr       /* Capture Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00082">82</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aada37f1a99a649cc0b1b7cba92119cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr0       /* Capture Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00083">83</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8140e19bb354413b32f222d2d6ac6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr1       /* Capture Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00084">84</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="addb430d719c637f754d70783953986a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr2       /* Capture Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00085">85</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6fcbf287e379c69b205ce6278519b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr3       /* Capture Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00086">86</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae67acb233642e3c0cf37c6599af4969f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1EMR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;emr       /* External Match Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00087">87</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb98681e25a22c370f83fe86a093de94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1IR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ir        /* Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00072">72</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a205889a7afd857ad3eb141308850f3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mcr       /* Match Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00077">77</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5ba753d0f5e3768bf5ffef897b9c409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr0       /* Match Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00078">78</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7edccdd1ca49c9cf4bdd1b2992ce1583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr1       /* Match Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00079">79</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ea913f8ea4a5c82d24c9746ccb667bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr2       /* Match Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00080">80</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fea7562f22aa7455803cf9b33ecce5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr3       /* Match Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00081">81</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f3a3649d53d672c4345687f87167760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1PC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pc        /* Prescale Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00076">76</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f87cbff71173b0b6fc0494bc7e4a019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1PR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pr        /* Prescale Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00075">75</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17688b0757c26205ffffdd5549d9970f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1TC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tc        /* Timer Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00074">74</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a10ed50586274919ac0318a280d09ab30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1TCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tcr       /* Timer Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00073">73</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade231e431cbc669603495a0f981f0677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TFE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00277">277</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1044f49d37cbcbae3e519031b026996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0&#160;&#160;&#160;((<a class="el" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a> *)0xE0004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00047">47</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dedcb5ae32698839ce5e62aa2c3cd3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1&#160;&#160;&#160;((<a class="el" href="lpcTMR_8h.html#structpwmTmrRegs__t">pwmTmrRegs_t</a> *)0xE0008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00069">69</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90b58a2cd424d14cb405981ed6ded327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TNF&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00278">278</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00197">SpiTransmit()</a>.</p>

</div>
</div>
<a class="anchor" id="a310dd84ff39a737fa08520004419d6be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXIM&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00274">274</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00171">SpiDisableTxi()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00166">SpiEnableTxi()</a>.</p>

</div>
</div>
<a class="anchor" id="af0b88b1ae424ae5a5485a69fb02d4af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXMIS&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00287">287</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00306">SpiAutomaton()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00350">SpiSlaveAutomaton()</a>.</p>

</div>
</div>
<a class="anchor" id="a410f6d3e8d84bad7213cf910855cbd2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0_PINMASK&#160;&#160;&#160;(0x0000000F)    /* PINSEL0 Mask for UART0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00114">114</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb530dd7a2d0161c771a71d5f39dcca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0_PINMASK_RX&#160;&#160;&#160;(0x0000000C)    /* PINSEL0 Mask for UART0 RX only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00116">116</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0bd75f427852595defc905beac76626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0_PINSEL&#160;&#160;&#160;(0x00000005)    /* PINSEL0 Value for UART0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00113">113</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57baee56be164597ab092d74e7f7a4c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0_PINSEL_RX&#160;&#160;&#160;(0x00000004)    /* PINSEL0 Value for UART0 RX only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00115">115</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2cbc2d5592327ef6365580a4e3add7f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0DLL&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00127">127</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c1e0ad22e8f1f03914b31d64a3fed7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0DLM&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00128">128</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a865a057f689e5260dd49f983f2e6554d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0FCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;fcr /* FIFO Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00123">123</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad85c49db4d38e9a7a6ed2dc27ef57754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0IER&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;ier /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00121">121</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31ceeca933d9ad729ee9d2bbd511a15f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0IIR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;iir /* Interrupt ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00122">122</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac04af46e5aa3dc369e089dac159536d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0LCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lcr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00124">124</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c5b9c7227b17edfd6ed7a178bf2156d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0LSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lsr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00125">125</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2551368ffe3c25f7f7e902296e9c92c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0RBR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;rbr /* Receive Buffer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00119">119</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e11c4fdfcb713228362394ecdb4e79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0SCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;scr /* Scratch Pad Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00126">126</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa521905280aa0a96627769b804b8c51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0THR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;thr /* Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00120">120</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77c49df9e8fbca24ba07f456023426a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1_PINMASK&#160;&#160;&#160;(0x000F0000)    /* PINSEL0 Mask for UART1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00134">134</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50562072aa4b4e5f76b089aaf3955379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1_PINMASK_RX&#160;&#160;&#160;(0x000C0000)    /* PINSEL0 Mask for UART1 RX only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00136">136</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95a74539a464b0618ea1ac4dab05ec35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1_PINSEL&#160;&#160;&#160;(0x00050000)    /* PINSEL0 Value for UART1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00133">133</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82bf5fabd0108f7f8dfd9593cf703d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1_PINSEL_RX&#160;&#160;&#160;(0x00040000)    /* PINSEL0 Value for UART1 RX only */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00135">135</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa17272c4fef5bc599e67cbff87278bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1DLL&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00149">149</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe4a266871f6a8000cf8596527411bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1DLM&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00150">150</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae00eb09874ca2de7c69d6e68a1c39b78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1FCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;fcr /* FIFO Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00143">143</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7aca02025c2f7989b49f00235a6f975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1IER&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;ier /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00141">141</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a289e01382049b15e762fec3acd92a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1IIR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;iir /* Interrupt ID Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00142">142</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade2179d0137cbfe52c8195000c501b64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1LCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lcr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00144">144</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e8279488652c2ee02996bce1707a317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1LSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lsr /* <a class="el" href="nav__survey__poly__rotorcraft_8c.html#structLine">Line</a> Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00146">146</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd62207fa924ac33cff783dc4795472f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1MCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;mcr /* MODEM Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00145">145</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06b03163db31d7c0b561376d1ff2e0c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1MSR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;msr /* MODEM Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00147">147</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29687c0a6ff8551214281273c15171ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1RBR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;rbr /* Receive Buffer Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00139">139</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab43408d276c938324f4bf6ebefc83d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1SCR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;scr /* Scratch Pad Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00148">148</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a778151f5bc729297e22a04beaa2871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1THR&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;thr /* Transmit Holding Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00140">140</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a07348b4332ff6b88abf6092347deba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;((<a class="el" href="lpcUART_8h.html#structuartRegs__t">uartRegs_t</a> *)0xE000C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00112">112</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a383bf0c4670c3a7fa72df80f66331a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;((<a class="el" href="lpcUART_8h.html#structuartRegs__t">uartRegs_t</a> *)0xE0010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00132">132</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acaee9656c3ca46e30a0d71051917122a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIC&#160;&#160;&#160;((<a class="el" href="lpcVIC_8h.html#structvicRegs__t">vicRegs_t</a> *)0xFFFFF000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00424">424</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac60a07cb637eb61cd92afab97c89ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICDefVectAddr&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;defVectAddr /* Default Vector Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00437">437</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="aed6e6e2e1a790d696d8aed8960214271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICFIQStatus&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;fiqStatus  /* FIQ Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00428">428</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a280555cbadcb52f8ba9cb51a19410fbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIntEnable&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnable  /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00431">431</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00201">adc_init()</a>, <a class="el" href="ADS8344_8c_source.html#l00088">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00065">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00038">ms2100_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00563">spi_lock()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00576">spi_resume()</a>, <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>, and <a class="el" href="lpc21_2usb__ser__hw_8c_source.html#l00586">VCOM_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a75334e1776d0256993226c5a5430a58c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIntEnClear&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnClear /* Interrupt Enable Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00432">432</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00563">spi_lock()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00576">spi_resume()</a>.</p>

</div>
</div>
<a class="anchor" id="a87f793a1b9254ca2dec755c61184a715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIntSelect&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intSelect  /* Interrupt Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00430">430</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00046">actuators_4015_init()</a>, <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00201">adc_init()</a>, <a class="el" href="ADS8344_8c_source.html#l00088">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00065">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00048">micromag_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00038">ms2100_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00467">spi1_arch_init()</a>, <a class="el" href="spi__slave__hs__arch_8c_source.html#l00145">spi_slave_hs_init()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>, and <a class="el" href="lpc21_2usb__ser__hw_8c_source.html#l00586">VCOM_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b5f296231f7e211bddb891e7ee2d9d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIRQStatus&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;irqStatus  /* IRQ Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00427">427</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90c4ee6fd15e5853fcea07b093301531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICProtection&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;protection /* Protection Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00435">435</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a203c9a566caee3fb243e45e1dee0aee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICRawIntr&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;rawIntr    /* Raw Interrupt Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00429">429</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9c817ab549e08440ad18a4bf117a321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICSoftInt&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softInt    /* Software Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00433">433</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3aeedfcf987d6d9394a1351b16ee335b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICSoftIntClear&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softIntClear /* Software Interrupt Clear Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00434">434</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa11babfb092f15d15765591e9d4c8df2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr   /* Vector Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00436">436</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00241">adcISR0()</a>, <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00263">adcISR1()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00051">EXTINT0_ISR()</a>, <a class="el" href="max11040__hw_8c_source.html#l00232">EXTINT_ISR()</a>, <a class="el" href="servos__4015__hw_8c_source.html#l00104">PWM_ISR()</a>, <a class="el" href="ADS8344_8c_source.html#l00141">SPI1_ISR()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00455">spi1_ISR()</a>, <a class="el" href="spi__slave__hs__arch_8c_source.html#l00193">SSP_ISR()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00179">TIMER0_ISR()</a>, and <a class="el" href="lpc21_2usb__ser__hw_8c_source.html#l00531">USBIntHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="a85e25e831bb24ac9ce421e68abb6a6ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr0  /* Vector Address 0 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00438">438</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91b399987809e91fa1a0d93dc8e2e680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr1  /* Vector Address 1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00439">439</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdb80dc27da98460a7ecd37f86bae79b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr10&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr10 /* Vector Address 10 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00448">448</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a248f13b37d0ff6933c5df70a7f4d97a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr11&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr11 /* Vector Address 11 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00449">449</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8320e9fafd212820fa231355ef3560d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr12&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr12 /* Vector Address 12 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00450">450</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31c626ea441d4118c78ed6493a586d2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr13&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr13 /* Vector Address 13 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00451">451</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37bc90e0836e00ed1a3e0b4c543cfc0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr14&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr14 /* Vector Address 14 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00452">452</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af638016eb18c545b198b4cfa387b16d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr15&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr15 /* Vector Address 15 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00453">453</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef69ec5e987e5037ba5085f79f2c2b06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr2  /* Vector Address 2 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00440">440</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84e7299ab92f39cd939911e6c0bdd237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr3  /* Vector Address 3 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00441">441</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaed00aa5190e457cecf1dba76db581e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr4&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr4  /* Vector Address 4 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00442">442</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac91b56fa64c1df1ee10d3f16f9759b03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr5&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr5  /* Vector Address 5 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00443">443</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4eb76fd8bd712b5a509de4b6346906e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr6&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr6  /* Vector Address 6 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00444">444</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54c71fa6073afd8e01c8284049ee1b30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr7&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr7  /* Vector Address 7 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00445">445</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35dd7bc378e38d32531c13b659f2635c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr8&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr8  /* Vector Address 8 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00446">446</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87a152c7325c92e2dfda4345a47df90f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr9&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr9  /* Vector Address 9 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00447">447</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae961eb169504c288c6dde700cb22ad9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl0&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl0  /* Vector Control 0 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00454">454</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af980f3940ea754ed55a5fc4c03ef0cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl1&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl1  /* Vector Control 1 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00455">455</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44df4b336fdff59ae4f295bc868ad772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl10&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl10 /* Vector Control 10 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00464">464</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67335d6c6e9f14623c5a64affaae1f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl11&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl11 /* Vector Control 11 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00465">465</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00072">baro_scp_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afb76fc13097f1af464cf7331d65f47d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl12&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl12 /* Vector Control 12 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00466">466</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a580f2266da12ca1dde894210d889aa9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl13&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl13 /* Vector Control 13 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00467">467</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60b77dd5c21c12eac25a4499c0e24a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl14&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl14 /* Vector Control 14 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00468">468</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a928833f763b758dd09edabc7982bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl15&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl15 /* Vector Control 15 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00469">469</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68559aeb6c616c21cf0a7ca2b45e6d86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl2&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl2  /* Vector Control 2 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00456">456</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4648491c1ec088cce9ceea645e3d37e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl3&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl3  /* Vector Control 3 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00457">457</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0adf6ad032d15c0037847ae75566ec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl4&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl4  /* Vector Control 4 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00458">458</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f116183d40b4a9585cca57bd9d09840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl5&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl5  /* Vector Control 5 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00459">459</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aece37c162ea5f92ff264ef2196a52cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl6&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl6  /* Vector Control 6 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00460">460</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40a8f847b0850756329c300ce44bbaa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl7&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl7  /* Vector Control 7 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00461">461</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55088be1796d8867bccefa3bbc96cc19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl8&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl8  /* Vector Control 8 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00462">462</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98376ab4397e2e74e3bfbba47c31fd09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectCntl9&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl9  /* Vector Control 9 Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00463">463</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88438a1bf4f6b60ce42a6385b172ca4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VPBDIV&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;vpbdiv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00414">414</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a869cae70716c35be29d1cee0cda40de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WD&#160;&#160;&#160;((<a class="el" href="lpcWD_8h.html#structwdRegs__t">wdRegs_t</a> *)0xE0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00037">37</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02d688463660c741e72dc905582805e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDFEED&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;feed        /* Watchdog Feed Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00042">42</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37c4add55fd2c30091f3e4d796feeca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDMOD&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;mod         /* Watchdog Mode Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00040">40</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e307aaee495eda03358a2ee3bf88c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tc          /* Watchdog Time Constant Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00041">41</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab558486d90264fa951c0cb12f09e328a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTV&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tv          /* Watchdog Time Value Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00043">43</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_fc6475eb39ea0144fb6697b809fd11a9.html">arch</a></li><li class="navelem"><a class="el" href="dir_3f7617cb4a5e4fe5cc816b7b3bbdea3a.html">lpc21</a></li><li class="navelem"><a class="el" href="dir_106454a90d735ea8e812bb75c22c615b.html">include</a></li><li class="navelem"><a class="el" href="LPC21xx_8h.html">LPC21xx.h</a></li>
    <li class="footer">Generated on Wed Nov 8 2017 12:02:44 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
