INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/src/oddr_test_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr_test_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/src/oddr_test_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr_test_sim
