

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Tue May 10 21:15:46 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    186|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     165|     49|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    150|    -|
|Register         |        -|      -|     694|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     859|    385|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |ultra_net_mul_32scud_U14  |ultra_net_mul_32scud  |        0|      2|  165|  49|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|      2|  165|  49|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_fu_146_p2                       |     +    |      0|  0|  39|           1|          32|
    |t_fu_134_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_173                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state5     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln193_fu_129_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln196_fu_140_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln207_fu_152_p2              |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln207_fu_158_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 186|         139|          80|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  33|          6|    1|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_118_p4      |   9|          2|  192|        384|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_115  |   9|          2|  192|        384|
    |in_V_V_blk_n                           |   9|          2|    1|          2|
    |numReps_blk_n                          |   9|          2|    1|          2|
    |numReps_out_blk_n                      |   9|          2|    1|          2|
    |o_0_i_reg_93                           |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |p_025_0_i_reg_81                       |   9|          2|  168|        336|
    |real_start                             |   9|          2|    1|          2|
    |t_0_i_reg_104                          |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 150|         32|  625|       1254|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    5|   0|    5|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_115  |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_115  |  192|   0|  192|          0|
    |icmp_ln193_reg_196                     |    1|   0|    1|          0|
    |icmp_ln193_reg_196_pp0_iter1_reg       |    1|   0|    1|          0|
    |icmp_ln196_reg_205                     |    1|   0|    1|          0|
    |icmp_ln196_reg_205_pp0_iter1_reg       |    1|   0|    1|          0|
    |numReps_read_reg_186                   |   32|   0|   32|          0|
    |o_0_i_reg_93                           |   32|   0|   32|          0|
    |p_025_0_i_reg_81                       |  168|   0|  168|          0|
    |start_once_reg                         |    1|   0|    1|          0|
    |t_0_i_reg_104                          |   32|   0|   32|          0|
    |totalIters_reg_191                     |   32|   0|   32|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  694|   0|  694|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|in_V_V_dout         |  in |  192|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |   24|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 8 [1/1] (1.75ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)" [./src/stream_tools.h:185]   --->   Operation 8 'read' 'numReps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)" [./src/ultranet.cpp:90]   --->   Operation 9 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 10 [2/2] (2.96ns)   --->   "%totalIters = mul i32 %numReps_read, 230400" [./src/stream_tools.h:190->./src/ultranet.cpp:90]   --->   Operation 10 'mul' 'totalIters' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (2.96ns)   --->   "%totalIters = mul i32 %numReps_read, 230400" [./src/stream_tools.h:190->./src/ultranet.cpp:90]   --->   Operation 15 'mul' 'totalIters' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.75ns)   --->   "br label %0" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%p_025_0_i = phi i168 [ 0, %entry ], [ %trunc_ln, %hls_label_16_end ]" [./src/stream_tools.h:203->./src/ultranet.cpp:90]   --->   Operation 17 'phi' 'p_025_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%o_0_i = phi i32 [ 0, %entry ], [ %select_ln207, %hls_label_16_end ]" [./src/stream_tools.h:207->./src/ultranet.cpp:90]   --->   Operation 18 'phi' 'o_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%t_0_i = phi i32 [ 0, %entry ], [ %t, %hls_label_16_end ]"   --->   Operation 19 'phi' 't_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (1.11ns)   --->   "%icmp_ln193 = icmp eq i32 %t_0_i, %totalIters" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 20 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (1.20ns)   --->   "%t = add i32 %t_0_i, 1" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 21 'add' 't' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %.exit, label %hls_label_16_begin" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.11ns)   --->   "%icmp_ln196 = icmp eq i32 %o_0_i, 0" [./src/stream_tools.h:196->./src/ultranet.cpp:90]   --->   Operation 23 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln193)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (1.20ns)   --->   "%o = add i32 1, %o_0_i" [./src/stream_tools.h:205->./src/ultranet.cpp:90]   --->   Operation 24 'add' 'o' <Predicate = (!icmp_ln193)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.11ns)   --->   "%icmp_ln207 = icmp eq i32 %o, 8" [./src/stream_tools.h:207->./src/ultranet.cpp:90]   --->   Operation 25 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln193)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.52ns)   --->   "%select_ln207 = select i1 %icmp_ln207, i32 0, i32 %o" [./src/stream_tools.h:207->./src/ultranet.cpp:90]   --->   Operation 26 'select' 'select_ln207' <Predicate = (!icmp_ln193)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 27 [1/1] (1.75ns)   --->   "%tmp_V_6 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %in_V_V)" [./src/stream_tools.h:197->./src/ultranet.cpp:90]   --->   Operation 27 'read' 'tmp_V_6' <Predicate = (!icmp_ln193 & icmp_ln196)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 28 [1/1] (0.75ns)   --->   "br label %hls_label_16_end" [./src/stream_tools.h:198->./src/ultranet.cpp:90]   --->   Operation 28 'br' <Predicate = (!icmp_ln193 & icmp_ln196)> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.50>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i168 %p_025_0_i to i192" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 29 'zext' 'zext_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50027)" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 30 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/stream_tools.h:194->./src/ultranet.cpp:90]   --->   Operation 31 'specpipeline' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.75ns)   --->   "br i1 %icmp_ln196, label %1, label %hls_label_16_end" [./src/stream_tools.h:196->./src/ultranet.cpp:90]   --->   Operation 32 'br' <Predicate = (!icmp_ln193)> <Delay = 0.75>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i192 [ %tmp_V_6, %1 ], [ %zext_ln193, %hls_label_16_begin ]"   --->   Operation 33 'phi' 'p_Val2_s' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%eo_V = trunc i192 %p_Val2_s to i24" [./src/stream_tools.h:200->./src/ultranet.cpp:90]   --->   Operation 34 'trunc' 'eo_V' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %eo_V)" [./src/stream_tools.h:201->./src/ultranet.cpp:90]   --->   Operation 35 'write' <Predicate = (!icmp_ln193)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = call i168 @_ssdm_op_PartSelect.i168.i192.i32.i32(i192 %p_Val2_s, i32 24, i32 191)" [./src/stream_tools.h:203->./src/ultranet.cpp:90]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50027, i32 %tmp_i)" [./src/stream_tools.h:210->./src/ultranet.cpp:90]   --->   Operation 37 'specregionend' 'empty' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "br label %0" [./src/stream_tools.h:193->./src/ultranet.cpp:90]   --->   Operation 38 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read       (read           ) [ 00110000]
write_ln90         (write          ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
specinterface_ln0  (specinterface  ) [ 00000000]
totalIters         (mul            ) [ 00001110]
br_ln193           (br             ) [ 00011110]
p_025_0_i          (phi            ) [ 00001110]
o_0_i              (phi            ) [ 00001000]
t_0_i              (phi            ) [ 00001000]
icmp_ln193         (icmp           ) [ 00001110]
t                  (add            ) [ 00011110]
br_ln193           (br             ) [ 00000000]
icmp_ln196         (icmp           ) [ 00001110]
o                  (add            ) [ 00000000]
icmp_ln207         (icmp           ) [ 00000000]
select_ln207       (select         ) [ 00011110]
tmp_V_6            (read           ) [ 00001110]
br_ln198           (br             ) [ 00001110]
zext_ln193         (zext           ) [ 00000000]
tmp_i              (specregionbegin) [ 00000000]
specpipeline_ln194 (specpipeline   ) [ 00000000]
br_ln196           (br             ) [ 00000000]
p_Val2_s           (phi            ) [ 00001010]
eo_V               (trunc          ) [ 00000000]
write_ln201        (write          ) [ 00000000]
trunc_ln           (partselect     ) [ 00011110]
empty              (specregionend  ) [ 00000000]
br_ln193           (br             ) [ 00011110]
ret_ln90           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50027"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i168.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="numReps_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln90_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_V_6_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="192" slack="0"/>
<pin id="70" dir="0" index="1" bw="192" slack="0"/>
<pin id="71" dir="1" index="2" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln201_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="0" index="2" bw="24" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln201/6 "/>
</bind>
</comp>

<comp id="81" class="1005" name="p_025_0_i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="168" slack="1"/>
<pin id="83" dir="1" index="1" bw="168" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0_i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_025_0_i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="168" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="168" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0_i/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="o_0_i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_0_i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="o_0_i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0_i/4 "/>
</bind>
</comp>

<comp id="104" class="1005" name="t_0_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_0_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="t_0_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0_i/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="p_Val2_s_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="192" slack="2147483647"/>
<pin id="117" dir="1" index="1" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Val2_s_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="192" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="168" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="19" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="totalIters/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln193_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="t_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln196_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="o_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln207_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln207_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln207/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln193_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="168" slack="2"/>
<pin id="168" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="eo_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="192" slack="0"/>
<pin id="173" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="168" slack="0"/>
<pin id="178" dir="0" index="1" bw="192" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="9" slack="0"/>
<pin id="181" dir="1" index="4" bw="168" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="numReps_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="totalIters_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln193_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="200" class="1005" name="t_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln196_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln196 "/>
</bind>
</comp>

<comp id="209" class="1005" name="select_ln207_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln207 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_V_6_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="192" slack="1"/>
<pin id="216" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="trunc_ln_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="168" slack="1"/>
<pin id="221" dir="1" index="1" bw="168" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="54" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="108" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="108" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="97" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="97" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="146" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="81" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="174"><net_src comp="118" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="118" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="54" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="194"><net_src comp="124" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="199"><net_src comp="129" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="134" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="208"><net_src comp="140" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="158" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="217"><net_src comp="68" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="222"><net_src comp="176" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: StreamingDataWidthCo.1 : in_V_V | {5 }
	Port: StreamingDataWidthCo.1 : numReps | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		icmp_ln193 : 1
		t : 1
		br_ln193 : 2
		icmp_ln196 : 1
		o : 1
		icmp_ln207 : 2
		select_ln207 : 3
	State 5
	State 6
		p_Val2_s : 1
		eo_V : 2
		write_ln201 : 3
		trunc_ln : 2
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_124       |    2    |   165   |    49   |
|----------|-------------------------|---------|---------|---------|
|    add   |         t_fu_134        |    0    |    0    |    39   |
|          |         o_fu_146        |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln193_fu_129    |    0    |    0    |    20   |
|   icmp   |    icmp_ln196_fu_140    |    0    |    0    |    20   |
|          |    icmp_ln207_fu_152    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln207_fu_158   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   read   | numReps_read_read_fu_54 |    0    |    0    |    0    |
|          |    tmp_V_6_read_fu_68   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln90_write_fu_60 |    0    |    0    |    0    |
|          | write_ln201_write_fu_74 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln193_fu_166    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       eo_V_fu_171       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_176     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   165   |   219   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln193_reg_196 |    1   |
| icmp_ln196_reg_205 |    1   |
|numReps_read_reg_186|   32   |
|    o_0_i_reg_93    |   32   |
|  p_025_0_i_reg_81  |   168  |
|  p_Val2_s_reg_115  |   192  |
|select_ln207_reg_209|   32   |
|    t_0_i_reg_104   |   32   |
|      t_reg_200     |   32   |
|   tmp_V_6_reg_214  |   192  |
| totalIters_reg_191 |   32   |
|  trunc_ln_reg_219  |   168  |
+--------------------+--------+
|        Total       |   914  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_025_0_i_reg_81 |  p0  |   2  |  168 |   336  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   336  ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   219  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   914  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |  1079  |   228  |
+-----------+--------+--------+--------+--------+
