$date
	Mon Feb 27 10:27:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module circuit_tb $end
$var wire 1 ! B $end
$var reg 1 " A $end
$scope module circuit_under_test $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1"
0!
$end
#10
1!
0"
#30
0!
1"
#60
