ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	rcu_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rcu_deinit:
  26              	.LFB116:
  27              		.file 1 "../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c"
   1:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
   2:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \file    gd32f4xx_rcu.c
   3:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief   RCU driver
   4:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
   5:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
  10:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  11:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*
  12:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  14:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** are permitted provided that the following conditions are met:
  16:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  17:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****        list of conditions and the following disclaimer.
  19:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****        and/or other materials provided with the distribution.
  22:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****        may be used to endorse or promote products derived from this software without
  24:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****        specific prior written permission.
  25:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  26:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 2


  32:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** OF SUCH DAMAGE.
  36:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
  37:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  38:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #include "gd32f4xx_rcu.h"
  39:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  40:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /* define clock source */
  41:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define SEL_IRC16M                  ((uint16_t)0U)                            /* IRC16M is selected
  42:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)                            /* HXTAL is selected 
  43:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define SEL_PLLP                    ((uint16_t)2U)                            /* PLLP is selected a
  44:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /* define startup timeout count */
  45:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000fffffU)
  46:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x0fffffffU)
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /* RCU IRC16M adjust value mask and offset*/
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_MASK      ((uint8_t)0x1FU)
  50:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_OFFSET    ((uint32_t)3U)
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    deinitialize the RCU
  54:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
  56:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_deinit(void)
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
  28              		.loc 1 59 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  60:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* enable IRC16M */
  61:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
  33              		.loc 1 61 5 view .LVU1
  34              		.loc 1 61 13 is_stmt 0 view .LVU2
  35 0000 2149     		ldr	r1, .L8
  36 0002 D1F80028 		ldr	r2, [r1, #2048]
  37 0006 42F00102 		orr	r2, r2, #1
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* enable IRC16M */
  38              		.loc 1 59 1 view .LVU3
  39 000a 10B4     		push	{r4}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 4, -4
  43              		.loc 1 61 13 view .LVU4
  44 000c 4FF4A063 		mov	r3, #1280
  45 0010 C1F80028 		str	r2, [r1, #2048]
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
  46              		.loc 1 62 5 is_stmt 1 view .LVU5
  47              	.LVL0:
  48              	.LBB68:
  49              	.LBI68:
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  64:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  65:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CTL register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 3


  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN | RCU_CTL_PLLI2SEN
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
  69:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG0 register */
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  71:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   RCU_CFG0_CKOUT1DIV | RCU_CFG0_CKOUT1SEL);
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLL register */
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLL = 0x24003010U;
  75:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLI2S = 0x24003000U;
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSAI = 0x24003010U;
  79:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset INT register */
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_INT = 0x00000000U;
  81:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG1 register */
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLSAIRDIV | RCU_CFG1_TIMERSEL);
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
  84:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
  86:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
  89:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
  90:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
  91:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  94:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
  95:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
  96:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
  99:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 4


 123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock
 131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
 137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
 140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock when sleep mode
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 5


 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock when sleep mode
 222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 6


 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 264:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 268:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    reset the peripherals
 269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 272:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 273:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 279:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 282:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 283:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 286:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 287:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 288:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 291:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 7


 294:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 299:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable reset the peripheral
 306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 310:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 314:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 315:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 319:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 322:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 323:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 337:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    reset the BKP
 343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
 344:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 345:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 346:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 347:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_bkp_reset_enable(void)
 348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 8


 351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable the BKP reset
 354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
 355:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_bkp_reset_disable(void)
 359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the system clock source
 365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ck_sys: system clock source select
 366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_IRC16M: select CK_IRC16M as the CK_SYS source
 368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 369:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_PLLP: select CK_PLLP as the CK_SYS source
 370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 373:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 374:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 376:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 382:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    get the system clock source
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
 386:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 387:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     which clock is selected as CK_SYS source
 388:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_IRC16M: CK_IRC16M is selected as the CK_SYS source
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 390:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_PLLP: CK_PLLP is selected as the CK_SYS source
 391:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 392:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 393:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 396:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 397:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the AHB clock prescaler selection
 399:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 400:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx (x = 1, 2, 4, 8, 16, 64, 128, 256, 512): select CK_SYS / x as 
 402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 404:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 405:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 9


 408:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 413:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 414:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 415:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 416:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the APB1 clock prescaler selection
 417:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 418:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 420:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB / 2 as CK_APB1
 421:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB / 4 as CK_APB1
 422:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB / 8 as CK_APB1
 423:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB / 16 as CK_APB1
 424:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 425:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 426:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 427:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 428:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 431:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 432:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 433:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 435:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 436:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 437:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 438:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the APB2 clock prescaler selection
 439:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 440:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 442:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB / 2 as CK_APB2
 443:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB / 4 as CK_APB2
 444:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB / 8 as CK_APB2
 445:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB / 16 as CK_APB2
 446:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 447:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 448:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 449:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 450:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 451:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 452:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 454:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 457:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 459:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT0 clock source and divider
 461:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 462:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC16M: IRC16M selected
 464:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_LXTAL: LXTAL selected
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 10


 465:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_PLLP: PLLP selected
 467:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ckout0_div: CK_OUT0 divider
 468:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0_DIVx(x = 1, 2, 3, 4, 5): CK_OUT0 is divided by x
 469:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 470:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 471:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 472:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)
 473:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 474:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 475:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 476:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 477:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 478:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV);
 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 480:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 481:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 482:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 483:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT1 clock source and divider
 484:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ckout1_src: CK_OUT1 clock source selection
 485:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_SYSTEMCLOCK: system clock selected
 487:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLI2SR: PLLI2SR selected
 488:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_HXTAL: HXTAL selected
 489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLP: PLLP selected
 490:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ckout1_div: CK_OUT1 divider
 491:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1_DIVx(x = 1, 2, 3, 4, 5): CK_OUT1 is divided by x
 492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 493:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 494:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 499:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 500:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT1SEL | RCU_CFG0_CKOUT1DIV);
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 505:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 506:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the main PLL clock
 507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_IRC16M: select IRC16M as PLL source clock
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 510:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pll_psc: the PLL VCO source clock prescaler
 511:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg         this parameter should be selected between 2 and 63
 512:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pll_n: the PLL VCO clock multi factor
 513:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 64 and 500
 514:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pll_p: the PLLP output frequency division factor from PLL VCO clock
 515:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 516:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pll_q: the PLL Q output frequency division factor from PLL VCO clock
 517:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 15
 518:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 519:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 520:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 521:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 11


 522:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 524:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
 525:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 526:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ss_modulation_inc = 0U;
 527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 528:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 529:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* calculate the minimum factor of PLLN */
 530:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     if((ss_modulation_reg & RCU_PLLSSCTL_SSCGON) == RCU_PLLSSCTL_SSCGON) {
 531:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 532:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 533:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         } else {
 534:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_CENTER_INC;
 535:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 536:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 537:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 538:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* check the function parameter */
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     if(CHECK_PLL_PSC_VALID(pll_psc) && CHECK_PLL_N_VALID(pll_n, ss_modulation_inc) &&
 540:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 543:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 544:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* return status */
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         return ERROR;
 546:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* return status */
 549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return SUCCESS;
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 551:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 552:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 553:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the PLLI2S clock
 554:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  plli2s_n: the PLLI2S VCO clock multi factor
 555:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 556:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  plli2s_r: the PLLI2S R output frequency division factor from PLLI2S VCO clock
 557:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 558:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 559:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 560:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 561:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_r)
 562:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 563:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* check the function parameter */
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     if(CHECK_PLLI2S_N_VALID(plli2s_n) && CHECK_PLLI2S_R_VALID(plli2s_r)) {
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 566:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 567:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* return status */
 568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         return ERROR;
 569:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* return status */
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return SUCCESS;
 573:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 574:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 575:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 576:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the PLLSAI clock
 577:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pllsai_n: the PLLSAI VCO clock multi factor
 578:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 12


 579:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pllsai_p: the PLLSAI P output frequency division factor from PLL VCO clock
 580:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 581:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pllsai_r: the PLLSAI R output frequency division factor from PLL VCO clock
 582:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 583:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 584:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 585:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 586:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_r)
 587:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 588:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* check the function parameter */
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     if(CHECK_PLLSAI_N_VALID(pllsai_n) && CHECK_PLLSAI_P_VALID(pllsai_p) && CHECK_PLLSAI_R_VALID(pll
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 591:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 592:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* return status */
 593:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         return ERROR;
 594:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 595:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 596:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* return status */
 597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return SUCCESS;
 598:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 599:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 600:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 601:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the RTC clock source selection
 602:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 603:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 604:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 605:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 606:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_IRC32K: CK_IRC32K selected as RTC source clock
 607:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_RTCDIV: CK_HXTAL / RTCDIV selected as RTC source clock
 608:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 609:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 610:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 611:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 612:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 613:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 615:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 616:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 617:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 619:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 620:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 622:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the frequency division of RTC clock when HXTAL was selected as its clock so
 623:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  rtc_div: RTC clock frequency division
 624:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_NONE: no clock for RTC
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_DIVx: RTCDIV clock select CK_HXTAL / x, x = 2....31
 627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 628:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 630:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_rtc_div_config(uint32_t rtc_div)
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 632:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 633:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 634:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 13


 636:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_RTCDIV;
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 639:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 640:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 641:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 642:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the I2S clock source selection
 643:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  i2s_clock_source: I2S clock source selection
 644:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 645:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_PLLI2S: CK_PLLI2S selected as I2S source clock
 646:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_I2S_CKIN: external i2s_ckin pin selected as I2S source clock
 647:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 648:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 649:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 650:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_i2s_clock_config(uint32_t i2s_clock_source)
 651:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 652:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 654:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_I2SSEL;
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the CK48M clock source selection
 662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 664:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_PLL48M: CK_PLL48M selected as CK48M source clock
 665:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 666:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 667:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 668:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 669:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 670:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 671:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 672:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 673:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 674:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 675:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 677:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 678:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 679:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 680:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the PLL48M clock source selection
 681:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pll48m_clock_source: PLL48M clock source selection
 682:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 683:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLQ: CK_PLLQ selected as PLL48M source clock
 684:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLSAIP: CK_PLLSAIP selected as PLL48M source clock
 685:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 686:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 687:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 688:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)
 689:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 690:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 691:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 14


 693:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_PLL48MSEL;
 695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 696:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 697:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 698:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 699:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the TIMER clock prescaler selection
 700:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  timer_clock_prescaler: TIMER clock selection
 701:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 702:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL2: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 703:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                                       or 0b100(CK_APBx = CK_AHB/2), the TIMER clock is equal to CK_
 704:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is twice the corresponding APB clock
 705:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 2 x CK_APB2)
 706:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL4: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 707:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                                       0b100(CK_APBx = CK_AHB/2), or 0b101(CK_APBx = CK_AHB/4), the 
 708:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is four timers the corresponding APB
 709:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 4 x CK_APB2)
 710:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 711:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 712:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 713:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)
 714:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 715:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
 716:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     if(timer_clock_prescaler == RCU_TIMER_PSC_MUL2) {
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CFG1 |= timer_clock_prescaler;
 720:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 721:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 723:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the PLLSAIR divider used as input of TLI
 725:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  pllsai_r_div: PLLSAIR divider used as input of TLI
 726:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 727:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAIR_DIVx(x=2,4,8,16): PLLSAIR divided x used as input of TLI
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 729:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 731:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_tli_clock_div_config(uint32_t pllsai_r_div)
 732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 733:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 735:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CFG1;
 736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 737:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG1_PLLSAIRDIV;
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 739:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 741:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the LXTAL drive capability
 743:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 744:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 745:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_LOWER_DRIVE: lower driving capability
 746:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_HIGHER_DRIVE: higher driving capability
 747:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 749:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 15


 750:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 756:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 760:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    wait for oscillator stabilization flags is SET or oscillator startup is timeout
 763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 764:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 766:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 768:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 770:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 772:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 774:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 775:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 776:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
  50              		.loc 1 776 11 view .LVU6
  51              	.LBB69:
 777:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 778:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
  52              		.loc 1 778 5 view .LVU7
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
  53              		.loc 1 779 5 view .LVU8
 780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
  54              		.loc 1 780 5 view .LVU9
 781:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(osci) {
  55              		.loc 1 782 5 view .LVU10
 783:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 785:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 787:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 791:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 793:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 795:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait LXTAL stable */
 796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 799:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 16


 801:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 803:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 805:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 806:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 807:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait IRC16M stable */
 808:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (IRC16M_STARTUP_TIMEOUT != stb_cnt)) {
  56              		.loc 1 809 14 view .LVU11
  57 0014 01E0     		b	.L3
  58              	.LVL1:
  59              	.L7:
  60              		.loc 1 809 36 is_stmt 0 view .LVU12
  61 0016 013B     		subs	r3, r3, #1
  62 0018 03D0     		beq	.L2
  63              	.L3:
  64              	.LVL2:
 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
  65              		.loc 1 810 13 is_stmt 1 view .LVU13
  66              	.LBB70:
  67              	.LBI70:
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 812:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 814:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC16MSTB)) {
 816:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 818:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait IRC48M stable */
 820:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 822:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 824:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 825:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 826:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 827:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 828:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 829:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 830:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 831:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait IRC32K stable */
 832:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 833:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 834:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 835:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 836:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 837:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 838:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 839:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC32KSTB)) {
 840:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 841:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 842:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait PLL stable */
 844:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 17


 846:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 847:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 848:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 849:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 850:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 851:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)) {
 852:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 853:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 854:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 855:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait PLLI2S stable */
 856:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 857:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 860:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 862:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLI2SSTB)) {
 864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 865:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 866:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 867:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait PLLSAI stable */
 868:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 870:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 871:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 872:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 873:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 874:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* check whether flag is set */
 875:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSAISTB)) {
 876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 877:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 878:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 879:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 880:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     default:
 881:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 882:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 883:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 884:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* return value */
 885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return reval;
 886:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 887:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 888:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 889:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    turn on the oscillator
 890:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 891:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 892:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 893:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 894:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 895:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 896:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 897:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 898:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 899:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 900:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 901:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 902:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 18


 903:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 904:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 906:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 907:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 908:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 909:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    turn off the oscillator
 910:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 911:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 912:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 913:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 914:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 915:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 916:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 917:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 918:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 919:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 920:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 921:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 922:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 923:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 924:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 925:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 926:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 927:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 928:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 929:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 930:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 931:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 932:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 933:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 934:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 935:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 936:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 937:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 938:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 941:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(osci) {
 942:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* enable HXTAL to bypass mode */
 943:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 947:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 948:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
 949:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 953:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 954:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 955:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 956:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 957:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 958:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 959:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 19


 960:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 961:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     default:
 962:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 963:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 964:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 965:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 966:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
 967:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 968:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 969:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 970:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 971:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 972:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
 973:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
 974:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
 975:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 976:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 977:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 978:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 979:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(osci) {
 980:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* disable HXTAL to bypass mode */
 981:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 982:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 985:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 986:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
 987:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 991:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 992:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 993:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 995:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 996:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 997:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 998:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 999:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     default:
1000:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1001:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
1002:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1003:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1004:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1005:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    set the IRC16M adjust value
1006:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  irc16m_adjval: IRC16M adjust value, must be between 0 and 0x1F
1007:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        0x00 - 0x1F
1008:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1009:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1010:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1011:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)
1012:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1013:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
1014:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1015:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_CTL;
1016:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 20


1017:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~RCU_CTL_IRC16MADJ;
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
1019:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1020:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1021:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1022:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    configure the spread spectrum modulation for the main PLL clock
1023:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  spread_spectrum_type: PLL spread spectrum modulation type select
1024:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_CENTER: center spread type is selected
1025:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_DOWN: down spread type is selected
1026:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  modstep: configure PLL spread spectrum modulation profile amplitude and frequency
1027:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 7FFF.The following criteria must 
1028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  modcnt: configure PLL spread spectrum modulation profile amplitude and frequency
1029:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 1FFF.The following criteria must 
1030:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1031:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1032:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)
1034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1035:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
1036:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg = RCU_PLLSSCTL;
1038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
1039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     reg &= ~(RCU_PLLSSCTL_MODCNT | RCU_PLLSSCTL_MODSTEP | RCU_PLLSSCTL_SS_TYPE);
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
1041:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1042:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1043:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1044:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    enable the PLL spread spectrum modulation
1045:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
1046:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1047:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1048:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1049:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_spread_spectrum_enable(void)
1050:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1051:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL |= RCU_PLLSSCTL_SSCGON;
1052:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1053:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1054:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1055:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable the PLL spread spectrum modulation
1056:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
1057:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1058:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1059:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1060:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_spread_spectrum_disable(void)
1061:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1062:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL &= ~RCU_PLLSSCTL_SSCGON;
1063:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1064:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1065:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1066:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    enable the HXTAL clock monitor
1067:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
1068:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1069:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1070:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1071:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1072:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1073:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 21


1074:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
1075:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1076:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1077:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1078:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    disable the HXTAL clock monitor
1079:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
1080:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1081:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1082:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1083:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1084:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1085:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
1086:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1087:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1088:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1089:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    unlock the voltage key
1090:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
1091:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1092:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1093:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1094:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_voltage_key_unlock(void)
1095:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1096:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_VKEY = RCU_VKEY_UNLOCK;
1097:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1098:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1099:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    deep-sleep mode voltage select
1101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
1113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
1114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    get the system clock, bus and peripheral clock frequency
1118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  clock: the clock frequency which to get
1119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        CK_SYS: system clock frequency
1121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
1130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 22


1131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
1132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
1135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
1136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
1137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(sws) {
1140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case SEL_IRC16M:
1142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* HXTAL is selected as CK_SYS */
1145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case SEL_HXTAL:
1146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         cksys_freq = HXTAL_VALUE;
1147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* PLLP is selected as CK_SYS */
1149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case SEL_PLLP:
1150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* get the value of PLLPSC[5:0] */
1151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         pllpsc = GET_BITS(RCU_PLL, 0U, 5U);
1152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
1154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
1155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         pllsel = (RCU_PLL & RCU_PLL_PLLSEL);
1156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
1157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
1158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         } else {
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ck_src = IRC16M_VALUE;
1160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         cksys_freq = ((ck_src / pllpsc) * plln) / pllp;
1162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     default:
1165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
1168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* calculate AHB clock frequency */
1169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
1170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
1171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
1172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* calculate APB1 clock frequency */
1174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 10, 12);
1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
1176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
1177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* calculate APB2 clock frequency */
1179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 13, 15);
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
1181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
1182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* return the clocks frequency */
1184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(clock) {
1185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_SYS:
1186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         ck_freq = cksys_freq;
1187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 23


1188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_AHB:
1189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         ck_freq = ahb_freq;
1190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_APB1:
1192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         ck_freq = apb1_freq;
1193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_APB2:
1195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         ck_freq = apb2_freq;
1196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     default:
1198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
1199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
1200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return ck_freq;
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
1202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    get the clock stabilization and periphral reset flags
1205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
1206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC16MSTB: IRC16M stabilization flag
1208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
1209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
1210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLI2SSTB: PLLI2S stabilization flag
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSAISTB: PLLSAI stabilization flag
1212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
1213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC32KSTB: IRC32K stabilization flag
1214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
1215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_BORRST: BOR reset flags
1216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
1217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PORRST: Power reset flag
1218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
1219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
1220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
1221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
1222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
  68              		.loc 1 1225 12 view .LVU14
  69              	.LBB71:
1226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
1227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* get the rcu flag */
1228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
  70              		.loc 1 1228 5 view .LVU15
  71              		.loc 1 1228 18 is_stmt 0 view .LVU16
  72 001a D1F80028 		ldr	r2, [r1, #2048]
  73              	.LVL3:
  74              		.loc 1 1228 18 view .LVU17
  75              	.LBE71:
  76              	.LBE70:
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
  77              		.loc 1 811 13 is_stmt 1 view .LVU18
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
  78              		.loc 1 809 14 view .LVU19
  79 001e 9207     		lsls	r2, r2, #30
  80              	.LVL4:
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 24


  81              		.loc 1 809 14 is_stmt 0 view .LVU20
  82 0020 F9D5     		bpl	.L7
  83              	.L2:
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
  84              		.loc 1 815 9 is_stmt 1 view .LVU21
  85              	.LVL5:
  86              	.LBB72:
  87              	.LBI72:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
  88              		.loc 1 1225 12 view .LVU22
  89              	.LBB73:
  90              		.loc 1 1228 5 view .LVU23
  91              		.loc 1 1228 18 is_stmt 0 view .LVU24
  92 0022 194B     		ldr	r3, .L8
  93              	.LBE73:
  94              	.LBE72:
  95              	.LBE69:
  96              	.LBE68:
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  97              		.loc 1 74 13 view .LVU25
  98 0024 1949     		ldr	r1, .L8+4
  99              	.LBB77:
 100              	.LBB76:
 101              	.LBB75:
 102              	.LBB74:
 103              		.loc 1 1228 18 view .LVU26
 104 0026 D3F80028 		ldr	r2, [r3, #2048]
 105              	.LVL6:
 106              		.loc 1 1228 18 view .LVU27
 107              	.LBE74:
 108              	.LBE75:
 885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 109              		.loc 1 885 5 is_stmt 1 view .LVU28
 885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 110              		.loc 1 885 5 is_stmt 0 view .LVU29
 111              	.LBE76:
 112              	.LBE77:
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 113              		.loc 1 63 5 is_stmt 1 view .LVU30
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 114              		.loc 1 63 14 is_stmt 0 view .LVU31
 115 002a D3F80828 		ldr	r2, [r3, #2056]
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 116              		.loc 1 76 16 view .LVU32
 117 002e 184C     		ldr	r4, .L8+8
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 118              		.loc 1 63 14 view .LVU33
 119 0030 22F00302 		bic	r2, r2, #3
 120 0034 C3F80828 		str	r2, [r3, #2056]
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 121              		.loc 1 66 5 is_stmt 1 view .LVU34
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 122              		.loc 1 66 13 is_stmt 0 view .LVU35
 123 0038 D3F80028 		ldr	r2, [r3, #2048]
 124 003c 22F0A852 		bic	r2, r2, #352321536
 125 0040 22F41022 		bic	r2, r2, #589824
 126 0044 C3F80028 		str	r2, [r3, #2048]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 25


  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 127              		.loc 1 68 5 is_stmt 1 view .LVU36
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 128              		.loc 1 68 13 is_stmt 0 view .LVU37
 129 0048 D3F80028 		ldr	r2, [r3, #2048]
 130 004c 22F48022 		bic	r2, r2, #262144
 131 0050 C3F80028 		str	r2, [r3, #2048]
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 132              		.loc 1 70 5 is_stmt 1 view .LVU38
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 133              		.loc 1 70 14 is_stmt 0 view .LVU39
 134 0054 D3F80828 		ldr	r2, [r3, #2056]
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 135              		.loc 1 80 13 view .LVU40
 136 0058 0020     		movs	r0, #0
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 137              		.loc 1 70 14 view .LVU41
 138 005a 02F44372 		and	r2, r2, #780
 139 005e C3F80828 		str	r2, [r3, #2056]
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 140              		.loc 1 74 5 is_stmt 1 view .LVU42
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 141              		.loc 1 74 13 is_stmt 0 view .LVU43
 142 0062 C3F80418 		str	r1, [r3, #2052]
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 143              		.loc 1 76 5 is_stmt 1 view .LVU44
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 144              		.loc 1 76 16 is_stmt 0 view .LVU45
 145 0066 C3F88448 		str	r4, [r3, #2180]
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset INT register */
 146              		.loc 1 78 5 is_stmt 1 view .LVU46
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset INT register */
 147              		.loc 1 78 16 is_stmt 0 view .LVU47
 148 006a C3F88818 		str	r1, [r3, #2184]
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 149              		.loc 1 80 5 is_stmt 1 view .LVU48
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 150              		.loc 1 80 13 is_stmt 0 view .LVU49
 151 006e C3F80C08 		str	r0, [r3, #2060]
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 152              		.loc 1 82 5 is_stmt 1 view .LVU50
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 153              		.loc 1 82 14 is_stmt 0 view .LVU51
 154 0072 D3F88C28 		ldr	r2, [r3, #2188]
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 155              		.loc 1 83 1 view .LVU52
 156 0076 10BC     		pop	{r4}
 157              	.LCFI1:
 158              		.cfi_restore 4
 159              		.cfi_def_cfa_offset 0
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 160              		.loc 1 82 14 view .LVU53
 161 0078 22F08172 		bic	r2, r2, #16908288
 162 007c 22F48032 		bic	r2, r2, #65536
 163 0080 C3F88C28 		str	r2, [r3, #2188]
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 164              		.loc 1 83 1 view .LVU54
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 26


 165 0084 7047     		bx	lr
 166              	.L9:
 167 0086 00BF     		.align	2
 168              	.L8:
 169 0088 00300240 		.word	1073885184
 170 008c 10300024 		.word	603992080
 171 0090 00300024 		.word	603992064
 172              		.cfi_endproc
 173              	.LFE116:
 175              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
 176              		.align	1
 177              		.p2align 2,,3
 178              		.global	rcu_periph_clock_enable
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	rcu_periph_clock_enable:
 184              	.LVL7:
 185              	.LFB117:
 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 186              		.loc 1 125 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 191              		.loc 1 126 5 view .LVU56
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 192              		.loc 1 126 25 is_stmt 0 view .LVU57
 193 0000 8309     		lsrs	r3, r0, #6
 194 0002 03F18043 		add	r3, r3, #1073741824
 195 0006 03F50E33 		add	r3, r3, #145408
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 196              		.loc 1 126 28 view .LVU58
 197 000a 00F01F00 		and	r0, r0, #31
 198              	.LVL8:
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 199              		.loc 1 126 25 view .LVU59
 200 000e 1968     		ldr	r1, [r3]
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 201              		.loc 1 126 28 view .LVU60
 202 0010 0122     		movs	r2, #1
 203 0012 02FA00F0 		lsl	r0, r2, r0
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 204              		.loc 1 126 25 view .LVU61
 205 0016 0843     		orrs	r0, r0, r1
 206 0018 1860     		str	r0, [r3]
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 207              		.loc 1 127 1 view .LVU62
 208 001a 7047     		bx	lr
 209              		.cfi_endproc
 210              	.LFE117:
 212              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 213              		.align	1
 214              		.p2align 2,,3
 215              		.global	rcu_periph_clock_disable
 216              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 27


 217              		.thumb
 218              		.thumb_func
 220              	rcu_periph_clock_disable:
 221              	.LVL9:
 222              	.LFB118:
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 223              		.loc 1 169 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 228              		.loc 1 170 5 view .LVU64
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 229              		.loc 1 170 25 is_stmt 0 view .LVU65
 230 0000 8309     		lsrs	r3, r0, #6
 231 0002 03F18043 		add	r3, r3, #1073741824
 232 0006 03F50E33 		add	r3, r3, #145408
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 233              		.loc 1 170 29 view .LVU66
 234 000a 00F01F00 		and	r0, r0, #31
 235              	.LVL10:
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 236              		.loc 1 170 25 view .LVU67
 237 000e 1A68     		ldr	r2, [r3]
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 238              		.loc 1 170 29 view .LVU68
 239 0010 0121     		movs	r1, #1
 240 0012 01FA00F0 		lsl	r0, r1, r0
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 241              		.loc 1 170 25 view .LVU69
 242 0016 22EA0000 		bic	r0, r2, r0
 243 001a 1860     		str	r0, [r3]
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 244              		.loc 1 171 1 view .LVU70
 245 001c 7047     		bx	lr
 246              		.cfi_endproc
 247              	.LFE118:
 249 001e 00BF     		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 250              		.align	1
 251              		.p2align 2,,3
 252              		.global	rcu_periph_clock_sleep_enable
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	rcu_periph_clock_sleep_enable:
 258              	.LFB164:
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 263 0000 8309     		lsrs	r3, r0, #6
 264 0002 03F18043 		add	r3, r3, #1073741824
 265 0006 03F50E33 		add	r3, r3, #145408
 266 000a 00F01F00 		and	r0, r0, #31
 267 000e 1968     		ldr	r1, [r3]
 268 0010 0122     		movs	r2, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 28


 269 0012 02FA00F0 		lsl	r0, r2, r0
 270 0016 0843     		orrs	r0, r0, r1
 271 0018 1860     		str	r0, [r3]
 272 001a 7047     		bx	lr
 273              		.cfi_endproc
 274              	.LFE164:
 276              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 277              		.align	1
 278              		.p2align 2,,3
 279              		.global	rcu_periph_clock_sleep_disable
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	rcu_periph_clock_sleep_disable:
 285              	.LFB174:
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 290 0000 8309     		lsrs	r3, r0, #6
 291 0002 03F18043 		add	r3, r3, #1073741824
 292 0006 03F50E33 		add	r3, r3, #145408
 293 000a 00F01F00 		and	r0, r0, #31
 294 000e 1A68     		ldr	r2, [r3]
 295 0010 0121     		movs	r1, #1
 296 0012 01FA00F0 		lsl	r0, r1, r0
 297 0016 22EA0000 		bic	r0, r2, r0
 298 001a 1860     		str	r0, [r3]
 299 001c 7047     		bx	lr
 300              		.cfi_endproc
 301              	.LFE174:
 303 001e 00BF     		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 304              		.align	1
 305              		.p2align 2,,3
 306              		.global	rcu_periph_reset_enable
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 311              	rcu_periph_reset_enable:
 312              	.LFB166:
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 317 0000 8309     		lsrs	r3, r0, #6
 318 0002 03F18043 		add	r3, r3, #1073741824
 319 0006 03F50E33 		add	r3, r3, #145408
 320 000a 00F01F00 		and	r0, r0, #31
 321 000e 1968     		ldr	r1, [r3]
 322 0010 0122     		movs	r2, #1
 323 0012 02FA00F0 		lsl	r0, r2, r0
 324 0016 0843     		orrs	r0, r0, r1
 325 0018 1860     		str	r0, [r3]
 326 001a 7047     		bx	lr
 327              		.cfi_endproc
 328              	.LFE166:
 330              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 29


 331              		.align	1
 332              		.p2align 2,,3
 333              		.global	rcu_periph_reset_disable
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	rcu_periph_reset_disable:
 339              	.LFB176:
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 344 0000 8309     		lsrs	r3, r0, #6
 345 0002 03F18043 		add	r3, r3, #1073741824
 346 0006 03F50E33 		add	r3, r3, #145408
 347 000a 00F01F00 		and	r0, r0, #31
 348 000e 1A68     		ldr	r2, [r3]
 349 0010 0121     		movs	r1, #1
 350 0012 01FA00F0 		lsl	r0, r1, r0
 351 0016 22EA0000 		bic	r0, r2, r0
 352 001a 1860     		str	r0, [r3]
 353 001c 7047     		bx	lr
 354              		.cfi_endproc
 355              	.LFE176:
 357 001e 00BF     		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 358              		.align	1
 359              		.p2align 2,,3
 360              		.global	rcu_bkp_reset_enable
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	rcu_bkp_reset_enable:
 366              	.LFB123:
 348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 367              		.loc 1 348 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 372              		.loc 1 349 5 view .LVU72
 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 373              		.loc 1 349 15 is_stmt 0 view .LVU73
 374 0000 034A     		ldr	r2, .L17
 375 0002 D2F87038 		ldr	r3, [r2, #2160]
 376 0006 43F48033 		orr	r3, r3, #65536
 377 000a C2F87038 		str	r3, [r2, #2160]
 350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 378              		.loc 1 350 1 view .LVU74
 379 000e 7047     		bx	lr
 380              	.L18:
 381              		.align	2
 382              	.L17:
 383 0010 00300240 		.word	1073885184
 384              		.cfi_endproc
 385              	.LFE123:
 387              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 30


 388              		.align	1
 389              		.p2align 2,,3
 390              		.global	rcu_bkp_reset_disable
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	rcu_bkp_reset_disable:
 396              	.LFB124:
 359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 397              		.loc 1 359 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 402              		.loc 1 360 5 view .LVU76
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 403              		.loc 1 360 15 is_stmt 0 view .LVU77
 404 0000 034A     		ldr	r2, .L20
 405 0002 D2F87038 		ldr	r3, [r2, #2160]
 406 0006 23F48033 		bic	r3, r3, #65536
 407 000a C2F87038 		str	r3, [r2, #2160]
 361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 408              		.loc 1 361 1 view .LVU78
 409 000e 7047     		bx	lr
 410              	.L21:
 411              		.align	2
 412              	.L20:
 413 0010 00300240 		.word	1073885184
 414              		.cfi_endproc
 415              	.LFE124:
 417              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 418              		.align	1
 419              		.p2align 2,,3
 420              		.global	rcu_system_clock_source_config
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 425              	rcu_system_clock_source_config:
 426              	.LVL11:
 427              	.LFB125:
 374:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 428              		.loc 1 374 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 433              		.loc 1 375 5 view .LVU80
 377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 434              		.loc 1 377 5 view .LVU81
 377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 435              		.loc 1 377 9 is_stmt 0 view .LVU82
 436 0000 044A     		ldr	r2, .L23
 437 0002 D2F80838 		ldr	r3, [r2, #2056]
 438              	.LVL12:
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 31


 439              		.loc 1 379 5 is_stmt 1 view .LVU83
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 440              		.loc 1 380 5 view .LVU84
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 441              		.loc 1 379 9 is_stmt 0 view .LVU85
 442 0006 23F00303 		bic	r3, r3, #3
 443              	.LVL13:
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 444              		.loc 1 380 21 view .LVU86
 445 000a 0343     		orrs	r3, r3, r0
 446              	.LVL14:
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 447              		.loc 1 380 14 view .LVU87
 448 000c C2F80838 		str	r3, [r2, #2056]
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 449              		.loc 1 381 1 view .LVU88
 450 0010 7047     		bx	lr
 451              	.L24:
 452 0012 00BF     		.align	2
 453              	.L23:
 454 0014 00300240 		.word	1073885184
 455              		.cfi_endproc
 456              	.LFE125:
 458              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 459              		.align	1
 460              		.p2align 2,,3
 461              		.global	rcu_system_clock_source_get
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	rcu_system_clock_source_get:
 467              	.LFB126:
 393:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 468              		.loc 1 393 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472              		@ link register save eliminated.
 394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 473              		.loc 1 394 5 view .LVU90
 394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 474              		.loc 1 394 22 is_stmt 0 view .LVU91
 475 0000 024B     		ldr	r3, .L26
 476 0002 D3F80808 		ldr	r0, [r3, #2056]
 395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 477              		.loc 1 395 1 view .LVU92
 478 0006 00F00C00 		and	r0, r0, #12
 479 000a 7047     		bx	lr
 480              	.L27:
 481              		.align	2
 482              	.L26:
 483 000c 00300240 		.word	1073885184
 484              		.cfi_endproc
 485              	.LFE126:
 487              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 488              		.align	1
 489              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 32


 490              		.global	rcu_ahb_clock_config
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	rcu_ahb_clock_config:
 496              	.LVL15:
 497              	.LFB127:
 406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 498              		.loc 1 406 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 503              		.loc 1 407 5 view .LVU94
 409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 504              		.loc 1 409 5 view .LVU95
 409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 505              		.loc 1 409 9 is_stmt 0 view .LVU96
 506 0000 044A     		ldr	r2, .L29
 507 0002 D2F80838 		ldr	r3, [r2, #2056]
 508              	.LVL16:
 411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 509              		.loc 1 411 5 is_stmt 1 view .LVU97
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 510              		.loc 1 412 5 view .LVU98
 411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 511              		.loc 1 411 9 is_stmt 0 view .LVU99
 512 0006 23F0F003 		bic	r3, r3, #240
 513              	.LVL17:
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 514              		.loc 1 412 21 view .LVU100
 515 000a 0343     		orrs	r3, r3, r0
 516              	.LVL18:
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 517              		.loc 1 412 14 view .LVU101
 518 000c C2F80838 		str	r3, [r2, #2056]
 413:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 519              		.loc 1 413 1 view .LVU102
 520 0010 7047     		bx	lr
 521              	.L30:
 522 0012 00BF     		.align	2
 523              	.L29:
 524 0014 00300240 		.word	1073885184
 525              		.cfi_endproc
 526              	.LFE127:
 528              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 529              		.align	1
 530              		.p2align 2,,3
 531              		.global	rcu_apb1_clock_config
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	rcu_apb1_clock_config:
 537              	.LVL19:
 538              	.LFB128:
 428:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 33


 539              		.loc 1 428 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 544              		.loc 1 429 5 view .LVU104
 431:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 545              		.loc 1 431 5 view .LVU105
 431:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 546              		.loc 1 431 9 is_stmt 0 view .LVU106
 547 0000 044A     		ldr	r2, .L32
 548 0002 D2F80838 		ldr	r3, [r2, #2056]
 549              	.LVL20:
 433:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 550              		.loc 1 433 5 is_stmt 1 view .LVU107
 434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 551              		.loc 1 434 5 view .LVU108
 433:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 552              		.loc 1 433 9 is_stmt 0 view .LVU109
 553 0006 23F4E053 		bic	r3, r3, #7168
 554              	.LVL21:
 434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 555              		.loc 1 434 21 view .LVU110
 556 000a 0343     		orrs	r3, r3, r0
 557              	.LVL22:
 434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 558              		.loc 1 434 14 view .LVU111
 559 000c C2F80838 		str	r3, [r2, #2056]
 435:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 560              		.loc 1 435 1 view .LVU112
 561 0010 7047     		bx	lr
 562              	.L33:
 563 0012 00BF     		.align	2
 564              	.L32:
 565 0014 00300240 		.word	1073885184
 566              		.cfi_endproc
 567              	.LFE128:
 569              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 570              		.align	1
 571              		.p2align 2,,3
 572              		.global	rcu_apb2_clock_config
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	rcu_apb2_clock_config:
 578              	.LVL23:
 579              	.LFB129:
 450:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 580              		.loc 1 450 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 451:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 585              		.loc 1 451 5 view .LVU114
 453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 34


 586              		.loc 1 453 5 view .LVU115
 453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 587              		.loc 1 453 9 is_stmt 0 view .LVU116
 588 0000 044A     		ldr	r2, .L35
 589 0002 D2F80838 		ldr	r3, [r2, #2056]
 590              	.LVL24:
 455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 591              		.loc 1 455 5 is_stmt 1 view .LVU117
 456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 592              		.loc 1 456 5 view .LVU118
 455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 593              		.loc 1 455 9 is_stmt 0 view .LVU119
 594 0006 23F46043 		bic	r3, r3, #57344
 595              	.LVL25:
 456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 596              		.loc 1 456 21 view .LVU120
 597 000a 0343     		orrs	r3, r3, r0
 598              	.LVL26:
 456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 599              		.loc 1 456 14 view .LVU121
 600 000c C2F80838 		str	r3, [r2, #2056]
 457:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 601              		.loc 1 457 1 view .LVU122
 602 0010 7047     		bx	lr
 603              	.L36:
 604 0012 00BF     		.align	2
 605              	.L35:
 606 0014 00300240 		.word	1073885184
 607              		.cfi_endproc
 608              	.LFE129:
 610              		.section	.text.rcu_ckout0_config,"ax",%progbits
 611              		.align	1
 612              		.p2align 2,,3
 613              		.global	rcu_ckout0_config
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	rcu_ckout0_config:
 619              	.LVL27:
 620              	.LFB130:
 473:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 621              		.loc 1 473 1 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 474:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 626              		.loc 1 474 5 view .LVU124
 476:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 627              		.loc 1 476 5 view .LVU125
 476:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 628              		.loc 1 476 9 is_stmt 0 view .LVU126
 629 0000 044A     		ldr	r2, .L38
 630 0002 D2F80838 		ldr	r3, [r2, #2056]
 631              	.LVL28:
 478:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 632              		.loc 1 478 5 is_stmt 1 view .LVU127
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 35


 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 633              		.loc 1 479 5 view .LVU128
 478:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 634              		.loc 1 478 9 is_stmt 0 view .LVU129
 635 0006 23F0EC63 		bic	r3, r3, #123731968
 636              	.LVL29:
 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 637              		.loc 1 479 34 view .LVU130
 638 000a 0B43     		orrs	r3, r3, r1
 639              	.LVL30:
 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 640              		.loc 1 479 34 view .LVU131
 641 000c 0343     		orrs	r3, r3, r0
 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 642              		.loc 1 479 14 view .LVU132
 643 000e C2F80838 		str	r3, [r2, #2056]
 480:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 644              		.loc 1 480 1 view .LVU133
 645 0012 7047     		bx	lr
 646              	.L39:
 647              		.align	2
 648              	.L38:
 649 0014 00300240 		.word	1073885184
 650              		.cfi_endproc
 651              	.LFE130:
 653              		.section	.text.rcu_ckout1_config,"ax",%progbits
 654              		.align	1
 655              		.p2align 2,,3
 656              		.global	rcu_ckout1_config
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	rcu_ckout1_config:
 662              	.LVL31:
 663              	.LFB131:
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 664              		.loc 1 496 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 669              		.loc 1 497 5 view .LVU135
 499:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 670              		.loc 1 499 5 view .LVU136
 499:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 671              		.loc 1 499 9 is_stmt 0 view .LVU137
 672 0000 044A     		ldr	r2, .L41
 673 0002 D2F80838 		ldr	r3, [r2, #2056]
 674              	.LVL32:
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 675              		.loc 1 501 5 is_stmt 1 view .LVU138
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 676              		.loc 1 502 5 view .LVU139
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 677              		.loc 1 501 9 is_stmt 0 view .LVU140
 678 0006 23F07843 		bic	r3, r3, #-134217728
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 36


 679              	.LVL33:
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 680              		.loc 1 502 34 view .LVU141
 681 000a 0B43     		orrs	r3, r3, r1
 682              	.LVL34:
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 683              		.loc 1 502 34 view .LVU142
 684 000c 0343     		orrs	r3, r3, r0
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 685              		.loc 1 502 14 view .LVU143
 686 000e C2F80838 		str	r3, [r2, #2056]
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 687              		.loc 1 503 1 view .LVU144
 688 0012 7047     		bx	lr
 689              	.L42:
 690              		.align	2
 691              	.L41:
 692 0014 00300240 		.word	1073885184
 693              		.cfi_endproc
 694              	.LFE131:
 696              		.section	.text.rcu_pll_config,"ax",%progbits
 697              		.align	1
 698              		.p2align 2,,3
 699              		.global	rcu_pll_config
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 704              	rcu_pll_config:
 705              	.LVL35:
 706              	.LFB132:
 522:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 707              		.loc 1 522 1 is_stmt 1 view -0
 708              		.cfi_startproc
 709              		@ args = 4, pretend = 0, frame = 0
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711              		@ link register save eliminated.
 523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
 712              		.loc 1 523 5 view .LVU146
 524:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 713              		.loc 1 524 5 view .LVU147
 526:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 714              		.loc 1 526 5 view .LVU148
 527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 715              		.loc 1 527 5 view .LVU149
 522:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 716              		.loc 1 522 1 is_stmt 0 view .LVU150
 717 0000 10B4     		push	{r4}
 718              	.LCFI2:
 719              		.cfi_def_cfa_offset 4
 720              		.cfi_offset 4, -4
 527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 721              		.loc 1 527 23 view .LVU151
 722 0002 1D4C     		ldr	r4, .L56
 723 0004 D4F88048 		ldr	r4, [r4, #2176]
 724              	.LVL36:
 530:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 725              		.loc 1 530 5 is_stmt 1 view .LVU152
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 37


 530:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 726              		.loc 1 530 7 is_stmt 0 view .LVU153
 727 0008 002C     		cmp	r4, #0
 728 000a 2BDB     		blt	.L55
 729 000c 4FF0400C 		mov	ip, #64
 730              	.L44:
 731              	.LVL37:
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 732              		.loc 1 539 5 is_stmt 1 view .LVU154
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 733              		.loc 1 539 8 is_stmt 0 view .LVU155
 734 0010 8C1E     		subs	r4, r1, #2
 735              	.LVL38:
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 736              		.loc 1 539 7 view .LVU156
 737 0012 3D2C     		cmp	r4, #61
 738 0014 23D8     		bhi	.L52
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 739              		.loc 1 539 37 discriminator 1 view .LVU157
 740 0016 6245     		cmp	r2, ip
 741 0018 21D3     		bcc	.L52
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 742              		.loc 1 539 40 discriminator 2 view .LVU158
 743 001a B2F5FA7F 		cmp	r2, #500
 744 001e 1ED8     		bhi	.L52
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 745              		.loc 1 539 84 discriminator 3 view .LVU159
 746 0020 082B     		cmp	r3, #8
 747 0022 1CD8     		bhi	.L52
 748 0024 4FF4AA7C 		mov	ip, #340
 749 0028 2CFA03FC 		lsr	ip, ip, r3
 750 002c 6FEA0C0C 		mvn	ip, ip
 751 0030 1CF0010C 		ands	ip, ip, #1
 752 0034 13D1     		bne	.L52
 540:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 753              		.loc 1 540 41 discriminator 5 view .LVU160
 754 0036 019C     		ldr	r4, [sp, #4]
 755 0038 023C     		subs	r4, r4, #2
 540:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 756              		.loc 1 540 38 discriminator 5 view .LVU161
 757 003a 0D2C     		cmp	r4, #13
 758 003c 1AD8     		bhi	.L53
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 759              		.loc 1 541 9 is_stmt 1 view .LVU162
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 760              		.loc 1 542 29 is_stmt 0 view .LVU163
 761 003e 019C     		ldr	r4, [sp, #4]
 762 0040 40EA0460 		orr	r0, r0, r4, lsl #24
 763              	.LVL39:
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 764              		.loc 1 542 29 view .LVU164
 765 0044 0143     		orrs	r1, r1, r0
 766              	.LVL40:
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 767              		.loc 1 541 53 view .LVU165
 768 0046 5B08     		lsrs	r3, r3, #1
 769              	.LVL41:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 38


 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 770              		.loc 1 541 17 view .LVU166
 771 0048 0B48     		ldr	r0, .L56
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 772              		.loc 1 550 1 view .LVU167
 773 004a 10BC     		pop	{r4}
 774              	.LCFI3:
 775              		.cfi_remember_state
 776              		.cfi_restore 4
 777              		.cfi_def_cfa_offset 0
 778              	.LVL42:
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 779              		.loc 1 542 29 view .LVU168
 780 004c 41EA8211 		orr	r1, r1, r2, lsl #6
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 781              		.loc 1 541 59 view .LVU169
 782 0050 013B     		subs	r3, r3, #1
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 783              		.loc 1 542 29 view .LVU170
 784 0052 41EA0343 		orr	r3, r1, r3, lsl #16
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 785              		.loc 1 541 17 view .LVU171
 786 0056 C0F80438 		str	r3, [r0, #2052]
 787              	.LVL43:
 549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 788              		.loc 1 549 5 is_stmt 1 view .LVU172
 549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 789              		.loc 1 549 12 is_stmt 0 view .LVU173
 790 005a 0120     		movs	r0, #1
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 791              		.loc 1 550 1 view .LVU174
 792 005c 7047     		bx	lr
 793              	.LVL44:
 794              	.L52:
 795              	.LCFI4:
 796              		.cfi_restore_state
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 797              		.loc 1 545 16 view .LVU175
 798 005e 0020     		movs	r0, #0
 799              	.LVL45:
 800              	.L45:
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 801              		.loc 1 550 1 view .LVU176
 802 0060 10BC     		pop	{r4}
 803              	.LCFI5:
 804              		.cfi_remember_state
 805              		.cfi_restore 4
 806              		.cfi_def_cfa_offset 0
 807              	.LVL46:
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 808              		.loc 1 550 1 view .LVU177
 809 0062 7047     		bx	lr
 810              	.LVL47:
 811              	.L55:
 812              	.LCFI6:
 813              		.cfi_restore_state
 531:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 39


 814              		.loc 1 531 9 is_stmt 1 view .LVU178
 531:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 815              		.loc 1 531 11 is_stmt 0 view .LVU179
 816 0064 14F0804F 		tst	r4, #1073741824
 817 0068 14BF     		ite	ne
 818 006a 4FF0470C 		movne	ip, #71
 819 006e 4FF0450C 		moveq	ip, #69
 820 0072 CDE7     		b	.L44
 821              	.LVL48:
 822              	.L53:
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 823              		.loc 1 545 16 view .LVU180
 824 0074 6046     		mov	r0, ip
 825              	.LVL49:
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 826              		.loc 1 545 16 view .LVU181
 827 0076 F3E7     		b	.L45
 828              	.L57:
 829              		.align	2
 830              	.L56:
 831 0078 00300240 		.word	1073885184
 832              		.cfi_endproc
 833              	.LFE132:
 835              		.section	.text.rcu_plli2s_config,"ax",%progbits
 836              		.align	1
 837              		.p2align 2,,3
 838              		.global	rcu_plli2s_config
 839              		.syntax unified
 840              		.thumb
 841              		.thumb_func
 843              	rcu_plli2s_config:
 844              	.LVL50:
 845              	.LFB133:
 562:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* check the function parameter */
 846              		.loc 1 562 1 is_stmt 1 view -0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 0
 849              		@ frame_needed = 0, uses_anonymous_args = 0
 850              		@ link register save eliminated.
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 851              		.loc 1 564 5 view .LVU183
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 852              		.loc 1 564 8 is_stmt 0 view .LVU184
 853 0000 A0F13203 		sub	r3, r0, #50
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 854              		.loc 1 564 7 view .LVU185
 855 0004 B3F5E17F 		cmp	r3, #450
 856 0008 0AD8     		bhi	.L61
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 857              		.loc 1 564 42 discriminator 1 view .LVU186
 858 000a 8B1E     		subs	r3, r1, #2
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 859              		.loc 1 564 39 discriminator 1 view .LVU187
 860 000c 052B     		cmp	r3, #5
 861 000e 07D8     		bhi	.L61
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 862              		.loc 1 565 9 is_stmt 1 view .LVU188
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 40


 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 863              		.loc 1 565 20 is_stmt 0 view .LVU189
 864 0010 044B     		ldr	r3, .L62
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 865              		.loc 1 565 50 view .LVU190
 866 0012 0907     		lsls	r1, r1, #28
 867              	.LVL51:
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 868              		.loc 1 565 38 view .LVU191
 869 0014 41EA8011 		orr	r1, r1, r0, lsl #6
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 870              		.loc 1 565 20 view .LVU192
 871 0018 C3F88418 		str	r1, [r3, #2180]
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 872              		.loc 1 572 5 is_stmt 1 view .LVU193
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 873              		.loc 1 572 12 is_stmt 0 view .LVU194
 874 001c 0120     		movs	r0, #1
 875              	.LVL52:
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 876              		.loc 1 572 12 view .LVU195
 877 001e 7047     		bx	lr
 878              	.LVL53:
 879              	.L61:
 568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 880              		.loc 1 568 16 view .LVU196
 881 0020 0020     		movs	r0, #0
 882              	.LVL54:
 573:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 883              		.loc 1 573 1 view .LVU197
 884 0022 7047     		bx	lr
 885              	.L63:
 886              		.align	2
 887              	.L62:
 888 0024 00300240 		.word	1073885184
 889              		.cfi_endproc
 890              	.LFE133:
 892              		.section	.text.rcu_pllsai_config,"ax",%progbits
 893              		.align	1
 894              		.p2align 2,,3
 895              		.global	rcu_pllsai_config
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	rcu_pllsai_config:
 901              	.LVL55:
 902              	.LFB134:
 587:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* check the function parameter */
 903              		.loc 1 587 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 908              		.loc 1 589 5 view .LVU199
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 909              		.loc 1 589 8 is_stmt 0 view .LVU200
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 41


 910 0000 A0F13203 		sub	r3, r0, #50
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 911              		.loc 1 589 7 view .LVU201
 912 0004 B3F5E17F 		cmp	r3, #450
 913 0008 19D8     		bhi	.L68
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 914              		.loc 1 589 39 discriminator 1 view .LVU202
 915 000a 0829     		cmp	r1, #8
 916 000c 17D8     		bhi	.L68
 917 000e 4FF4AA73 		mov	r3, #340
 918 0012 CB40     		lsrs	r3, r3, r1
 919 0014 DB43     		mvns	r3, r3
 920 0016 13F00103 		ands	r3, r3, #1
 921 001a 10D1     		bne	.L68
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 922              		.loc 1 589 76 discriminator 8 view .LVU203
 923 001c A2F1020C 		sub	ip, r2, #2
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 924              		.loc 1 589 73 discriminator 8 view .LVU204
 925 0020 BCF1050F 		cmp	ip, #5
 926 0024 0BD8     		bhi	.L68
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 927              		.loc 1 590 9 is_stmt 1 view .LVU205
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 928              		.loc 1 590 53 is_stmt 0 view .LVU206
 929 0026 4908     		lsrs	r1, r1, #1
 930              	.LVL56:
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 931              		.loc 1 590 86 view .LVU207
 932 0028 1207     		lsls	r2, r2, #28
 933              	.LVL57:
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 934              		.loc 1 590 20 view .LVU208
 935 002a 064B     		ldr	r3, .L70
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 936              		.loc 1 590 60 view .LVU209
 937 002c 0139     		subs	r1, r1, #1
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 938              		.loc 1 590 74 view .LVU210
 939 002e 42EA8012 		orr	r2, r2, r0, lsl #6
 940 0032 42EA0142 		orr	r2, r2, r1, lsl #16
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 941              		.loc 1 590 20 view .LVU211
 942 0036 C3F88828 		str	r2, [r3, #2184]
 597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 943              		.loc 1 597 5 is_stmt 1 view .LVU212
 597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 944              		.loc 1 597 12 is_stmt 0 view .LVU213
 945 003a 0120     		movs	r0, #1
 946              	.LVL58:
 597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 947              		.loc 1 597 12 view .LVU214
 948 003c 7047     		bx	lr
 949              	.LVL59:
 950              	.L68:
 593:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 951              		.loc 1 593 16 view .LVU215
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 42


 952 003e 0020     		movs	r0, #0
 953              	.LVL60:
 593:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 954              		.loc 1 593 16 view .LVU216
 955 0040 7047     		bx	lr
 956              	.L71:
 957 0042 00BF     		.align	2
 958              	.L70:
 959 0044 00300240 		.word	1073885184
 960              		.cfi_endproc
 961              	.LFE134:
 963              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 964              		.align	1
 965              		.p2align 2,,3
 966              		.global	rcu_rtc_clock_config
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	rcu_rtc_clock_config:
 972              	.LVL61:
 973              	.LFB135:
 612:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 974              		.loc 1 612 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 613:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 979              		.loc 1 613 5 view .LVU218
 615:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 980              		.loc 1 615 5 view .LVU219
 615:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 981              		.loc 1 615 9 is_stmt 0 view .LVU220
 982 0000 044A     		ldr	r2, .L73
 983 0002 D2F87038 		ldr	r3, [r2, #2160]
 984              	.LVL62:
 617:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 985              		.loc 1 617 5 is_stmt 1 view .LVU221
 618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 986              		.loc 1 618 5 view .LVU222
 617:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 987              		.loc 1 617 9 is_stmt 0 view .LVU223
 988 0006 23F44073 		bic	r3, r3, #768
 989              	.LVL63:
 618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 990              		.loc 1 618 22 view .LVU224
 991 000a 0343     		orrs	r3, r3, r0
 992              	.LVL64:
 618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 993              		.loc 1 618 15 view .LVU225
 994 000c C2F87038 		str	r3, [r2, #2160]
 619:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 995              		.loc 1 619 1 view .LVU226
 996 0010 7047     		bx	lr
 997              	.L74:
 998 0012 00BF     		.align	2
 999              	.L73:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 43


 1000 0014 00300240 		.word	1073885184
 1001              		.cfi_endproc
 1002              	.LFE135:
 1004              		.section	.text.rcu_rtc_div_config,"ax",%progbits
 1005              		.align	1
 1006              		.p2align 2,,3
 1007              		.global	rcu_rtc_div_config
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1012              	rcu_rtc_div_config:
 1013              	.LVL65:
 1014              	.LFB136:
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1015              		.loc 1 631 1 is_stmt 1 view -0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 0
 1018              		@ frame_needed = 0, uses_anonymous_args = 0
 1019              		@ link register save eliminated.
 632:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1020              		.loc 1 632 5 view .LVU228
 634:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 1021              		.loc 1 634 5 view .LVU229
 634:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 1022              		.loc 1 634 9 is_stmt 0 view .LVU230
 1023 0000 044A     		ldr	r2, .L76
 1024 0002 D2F80838 		ldr	r3, [r2, #2056]
 1025              	.LVL66:
 636:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 1026              		.loc 1 636 5 is_stmt 1 view .LVU231
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1027              		.loc 1 637 5 view .LVU232
 636:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 1028              		.loc 1 636 9 is_stmt 0 view .LVU233
 1029 0006 23F4F813 		bic	r3, r3, #2031616
 1030              	.LVL67:
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1031              		.loc 1 637 21 view .LVU234
 1032 000a 0343     		orrs	r3, r3, r0
 1033              	.LVL68:
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1034              		.loc 1 637 14 view .LVU235
 1035 000c C2F80838 		str	r3, [r2, #2056]
 638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1036              		.loc 1 638 1 view .LVU236
 1037 0010 7047     		bx	lr
 1038              	.L77:
 1039 0012 00BF     		.align	2
 1040              	.L76:
 1041 0014 00300240 		.word	1073885184
 1042              		.cfi_endproc
 1043              	.LFE136:
 1045              		.section	.text.rcu_i2s_clock_config,"ax",%progbits
 1046              		.align	1
 1047              		.p2align 2,,3
 1048              		.global	rcu_i2s_clock_config
 1049              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 44


 1050              		.thumb
 1051              		.thumb_func
 1053              	rcu_i2s_clock_config:
 1054              	.LVL69:
 1055              	.LFB137:
 651:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1056              		.loc 1 651 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 652:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1061              		.loc 1 652 5 view .LVU238
 654:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 1062              		.loc 1 654 5 view .LVU239
 654:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 1063              		.loc 1 654 9 is_stmt 0 view .LVU240
 1064 0000 044A     		ldr	r2, .L79
 1065 0002 D2F80838 		ldr	r3, [r2, #2056]
 1066              	.LVL70:
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 1067              		.loc 1 656 5 is_stmt 1 view .LVU241
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1068              		.loc 1 657 5 view .LVU242
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 1069              		.loc 1 656 9 is_stmt 0 view .LVU243
 1070 0006 23F40003 		bic	r3, r3, #8388608
 1071              	.LVL71:
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1072              		.loc 1 657 21 view .LVU244
 1073 000a 0343     		orrs	r3, r3, r0
 1074              	.LVL72:
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1075              		.loc 1 657 14 view .LVU245
 1076 000c C2F80838 		str	r3, [r2, #2056]
 658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1077              		.loc 1 658 1 view .LVU246
 1078 0010 7047     		bx	lr
 1079              	.L80:
 1080 0012 00BF     		.align	2
 1081              	.L79:
 1082 0014 00300240 		.word	1073885184
 1083              		.cfi_endproc
 1084              	.LFE137:
 1086              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 1087              		.align	1
 1088              		.p2align 2,,3
 1089              		.global	rcu_ck48m_clock_config
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1094              	rcu_ck48m_clock_config:
 1095              	.LVL73:
 1096              	.LFB138:
 670:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1097              		.loc 1 670 1 is_stmt 1 view -0
 1098              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 45


 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 671:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1102              		.loc 1 671 5 view .LVU248
 673:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 1103              		.loc 1 673 5 view .LVU249
 673:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 1104              		.loc 1 673 9 is_stmt 0 view .LVU250
 1105 0000 044A     		ldr	r2, .L82
 1106 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1107              	.LVL74:
 675:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1108              		.loc 1 675 5 is_stmt 1 view .LVU251
 676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1109              		.loc 1 676 5 view .LVU252
 675:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1110              		.loc 1 675 9 is_stmt 0 view .LVU253
 1111 0006 23F00103 		bic	r3, r3, #1
 1112              	.LVL75:
 676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1113              		.loc 1 676 23 view .LVU254
 1114 000a 0343     		orrs	r3, r3, r0
 1115              	.LVL76:
 676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1116              		.loc 1 676 16 view .LVU255
 1117 000c C2F8C038 		str	r3, [r2, #2240]
 677:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1118              		.loc 1 677 1 view .LVU256
 1119 0010 7047     		bx	lr
 1120              	.L83:
 1121 0012 00BF     		.align	2
 1122              	.L82:
 1123 0014 00300240 		.word	1073885184
 1124              		.cfi_endproc
 1125              	.LFE138:
 1127              		.section	.text.rcu_pll48m_clock_config,"ax",%progbits
 1128              		.align	1
 1129              		.p2align 2,,3
 1130              		.global	rcu_pll48m_clock_config
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1135              	rcu_pll48m_clock_config:
 1136              	.LVL77:
 1137              	.LFB139:
 689:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1138              		.loc 1 689 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		@ link register save eliminated.
 690:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1143              		.loc 1 690 5 view .LVU258
 692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 1144              		.loc 1 692 5 view .LVU259
 692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 46


 1145              		.loc 1 692 9 is_stmt 0 view .LVU260
 1146 0000 044A     		ldr	r2, .L85
 1147 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1148              	.LVL78:
 694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 1149              		.loc 1 694 5 is_stmt 1 view .LVU261
 695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1150              		.loc 1 695 5 view .LVU262
 694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 1151              		.loc 1 694 9 is_stmt 0 view .LVU263
 1152 0006 23F00203 		bic	r3, r3, #2
 1153              	.LVL79:
 695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1154              		.loc 1 695 23 view .LVU264
 1155 000a 0343     		orrs	r3, r3, r0
 1156              	.LVL80:
 695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1157              		.loc 1 695 16 view .LVU265
 1158 000c C2F8C038 		str	r3, [r2, #2240]
 696:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1159              		.loc 1 696 1 view .LVU266
 1160 0010 7047     		bx	lr
 1161              	.L86:
 1162 0012 00BF     		.align	2
 1163              	.L85:
 1164 0014 00300240 		.word	1073885184
 1165              		.cfi_endproc
 1166              	.LFE139:
 1168              		.section	.text.rcu_timer_clock_prescaler_config,"ax",%progbits
 1169              		.align	1
 1170              		.p2align 2,,3
 1171              		.global	rcu_timer_clock_prescaler_config
 1172              		.syntax unified
 1173              		.thumb
 1174              		.thumb_func
 1176              	rcu_timer_clock_prescaler_config:
 1177              	.LVL81:
 1178              	.LFB140:
 714:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
 1179              		.loc 1 714 1 is_stmt 1 view -0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
 716:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1184              		.loc 1 716 5 view .LVU268
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 1185              		.loc 1 717 18 is_stmt 0 view .LVU269
 1186 0000 074A     		ldr	r2, .L90
 716:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1187              		.loc 1 716 7 view .LVU270
 1188 0002 6FF08073 		mvn	r3, #16777216
 1189 0006 9842     		cmp	r0, r3
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 1190              		.loc 1 717 18 view .LVU271
 1191 0008 D2F88C38 		ldr	r3, [r2, #2188]
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 47


 1192              		.loc 1 717 9 is_stmt 1 view .LVU272
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 1193              		.loc 1 717 18 is_stmt 0 view .LVU273
 1194 000c 0BBF     		itete	eq
 1195 000e 23F08073 		biceq	r3, r3, #16777216
 719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 1196              		.loc 1 719 18 view .LVU274
 1197 0012 1843     		orrne	r0, r0, r3
 1198              	.LVL82:
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
 1199              		.loc 1 717 18 view .LVU275
 1200 0014 C2F88C38 		streq	r3, [r2, #2188]
 719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 1201              		.loc 1 719 9 is_stmt 1 view .LVU276
 719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
 1202              		.loc 1 719 18 is_stmt 0 view .LVU277
 1203 0018 C2F88C08 		strne	r0, [r2, #2188]
 721:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1204              		.loc 1 721 1 view .LVU278
 1205 001c 7047     		bx	lr
 1206              	.L91:
 1207 001e 00BF     		.align	2
 1208              	.L90:
 1209 0020 00300240 		.word	1073885184
 1210              		.cfi_endproc
 1211              	.LFE140:
 1213              		.section	.text.rcu_tli_clock_div_config,"ax",%progbits
 1214              		.align	1
 1215              		.p2align 2,,3
 1216              		.global	rcu_tli_clock_div_config
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1221              	rcu_tli_clock_div_config:
 1222              	.LVL83:
 1223              	.LFB141:
 732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1224              		.loc 1 732 1 is_stmt 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 733:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1229              		.loc 1 733 5 view .LVU280
 735:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 1230              		.loc 1 735 5 view .LVU281
 735:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 1231              		.loc 1 735 9 is_stmt 0 view .LVU282
 1232 0000 044A     		ldr	r2, .L93
 1233 0002 D2F88C38 		ldr	r3, [r2, #2188]
 1234              	.LVL84:
 737:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1235              		.loc 1 737 5 is_stmt 1 view .LVU283
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1236              		.loc 1 738 5 view .LVU284
 737:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1237              		.loc 1 737 9 is_stmt 0 view .LVU285
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 48


 1238 0006 23F44033 		bic	r3, r3, #196608
 1239              	.LVL85:
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1240              		.loc 1 738 21 view .LVU286
 1241 000a 0343     		orrs	r3, r3, r0
 1242              	.LVL86:
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1243              		.loc 1 738 14 view .LVU287
 1244 000c C2F88C38 		str	r3, [r2, #2188]
 739:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1245              		.loc 1 739 1 view .LVU288
 1246 0010 7047     		bx	lr
 1247              	.L94:
 1248 0012 00BF     		.align	2
 1249              	.L93:
 1250 0014 00300240 		.word	1073885184
 1251              		.cfi_endproc
 1252              	.LFE141:
 1254              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1255              		.align	1
 1256              		.p2align 2,,3
 1257              		.global	rcu_lxtal_drive_capability_config
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	rcu_lxtal_drive_capability_config:
 1263              	.LVL87:
 1264              	.LFB142:
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1265              		.loc 1 751 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1270              		.loc 1 752 5 view .LVU290
 754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1271              		.loc 1 754 5 view .LVU291
 754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1272              		.loc 1 754 9 is_stmt 0 view .LVU292
 1273 0000 044A     		ldr	r2, .L96
 1274 0002 D2F87038 		ldr	r3, [r2, #2160]
 1275              	.LVL88:
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1276              		.loc 1 757 5 is_stmt 1 view .LVU293
 758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1277              		.loc 1 758 5 view .LVU294
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1278              		.loc 1 757 9 is_stmt 0 view .LVU295
 1279 0006 23F00803 		bic	r3, r3, #8
 1280              	.LVL89:
 758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1281              		.loc 1 758 22 view .LVU296
 1282 000a 0343     		orrs	r3, r3, r0
 1283              	.LVL90:
 758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1284              		.loc 1 758 15 view .LVU297
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 49


 1285 000c C2F87038 		str	r3, [r2, #2160]
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1286              		.loc 1 759 1 view .LVU298
 1287 0010 7047     		bx	lr
 1288              	.L97:
 1289 0012 00BF     		.align	2
 1290              	.L96:
 1291 0014 00300240 		.word	1073885184
 1292              		.cfi_endproc
 1293              	.LFE142:
 1295              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1296              		.align	1
 1297              		.p2align 2,,3
 1298              		.global	rcu_osci_stab_wait
 1299              		.syntax unified
 1300              		.thumb
 1301              		.thumb_func
 1303              	rcu_osci_stab_wait:
 1304              	.LVL91:
 1305              	.LFB143:
 777:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1306              		.loc 1 777 1 is_stmt 1 view -0
 1307              		.cfi_startproc
 1308              		@ args = 0, pretend = 0, frame = 0
 1309              		@ frame_needed = 0, uses_anonymous_args = 0
 1310              		@ link register save eliminated.
 778:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 1311              		.loc 1 778 5 view .LVU300
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 1312              		.loc 1 779 5 view .LVU301
 780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1313              		.loc 1 780 5 view .LVU302
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1314              		.loc 1 782 5 view .LVU303
 1315 0000 1C28     		cmp	r0, #28
 1316 0002 14D8     		bhi	.L99
 1317 0004 1C28     		cmp	r0, #28
 1318 0006 10D8     		bhi	.L118
 1319 0008 DFE800F0 		tbb	[pc, r0]
 1320              	.L102:
 1321 000c 49       		.byte	(.L119-.L102)/2
 1322 000d 0F       		.byte	(.L118-.L102)/2
 1323 000e 0F       		.byte	(.L118-.L102)/2
 1324 000f 0F       		.byte	(.L118-.L102)/2
 1325 0010 0F       		.byte	(.L118-.L102)/2
 1326 0011 0F       		.byte	(.L118-.L102)/2
 1327 0012 0F       		.byte	(.L118-.L102)/2
 1328 0013 0F       		.byte	(.L118-.L102)/2
 1329 0014 0F       		.byte	(.L118-.L102)/2
 1330 0015 0F       		.byte	(.L118-.L102)/2
 1331 0016 0F       		.byte	(.L118-.L102)/2
 1332 0017 0F       		.byte	(.L118-.L102)/2
 1333 0018 0F       		.byte	(.L118-.L102)/2
 1334 0019 0F       		.byte	(.L118-.L102)/2
 1335 001a 0F       		.byte	(.L118-.L102)/2
 1336 001b 0F       		.byte	(.L118-.L102)/2
 1337 001c 59       		.byte	(.L120-.L102)/2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 50


 1338 001d 0F       		.byte	(.L118-.L102)/2
 1339 001e 0F       		.byte	(.L118-.L102)/2
 1340 001f 0F       		.byte	(.L118-.L102)/2
 1341 0020 0F       		.byte	(.L118-.L102)/2
 1342 0021 0F       		.byte	(.L118-.L102)/2
 1343 0022 0F       		.byte	(.L118-.L102)/2
 1344 0023 0F       		.byte	(.L118-.L102)/2
 1345 0024 69       		.byte	(.L121-.L102)/2
 1346 0025 0F       		.byte	(.L118-.L102)/2
 1347 0026 78       		.byte	(.L122-.L102)/2
 1348 0027 0F       		.byte	(.L118-.L102)/2
 1349 0028 87       		.byte	(.L123-.L102)/2
 1350 0029 00       		.p2align 1
 1351              	.L118:
 1352 002a 0020     		movs	r0, #0
 1353              	.LVL92:
 885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 1354              		.loc 1 885 5 view .LVU304
 886:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1355              		.loc 1 886 1 is_stmt 0 view .LVU305
 1356 002c 7047     		bx	lr
 1357              	.LVL93:
 1358              	.L99:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1359              		.loc 1 782 5 view .LVU306
 1360 002e B0F5E85F 		cmp	r0, #7424
 1361 0032 25D0     		beq	.L124
 1362 0034 43F21003 		movw	r3, #12304
 1363 0038 9842     		cmp	r0, r3
 1364 003a 0ED1     		bne	.L135
 1365 003c 3E4B     		ldr	r3, .L144
 1366              	.LBB78:
 1367              	.LBB79:
 1368              		.loc 1 1228 18 view .LVU307
 1369 003e 3F49     		ldr	r1, .L144+4
 1370 0040 01E0     		b	.L108
 1371              	.LVL94:
 1372              	.L136:
 1373              		.loc 1 1228 18 view .LVU308
 1374              	.LBE79:
 1375              	.LBE78:
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1376              		.loc 1 821 36 discriminator 1 view .LVU309
 1377 0042 013B     		subs	r3, r3, #1
 1378 0044 03D0     		beq	.L113
 1379              	.L108:
 1380              	.LVL95:
 822:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1381              		.loc 1 822 13 is_stmt 1 view .LVU310
 1382              	.LBB81:
 1383              	.LBI78:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1384              		.loc 1 1225 12 view .LVU311
 1385              	.LBB80:
 1386              		.loc 1 1228 5 view .LVU312
 1387              		.loc 1 1228 18 is_stmt 0 view .LVU313
 1388 0046 D1F8C028 		ldr	r2, [r1, #2240]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 51


 1389              	.LVL96:
 1390              		.loc 1 1228 18 view .LVU314
 1391              	.LBE80:
 1392              	.LBE81:
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1393              		.loc 1 823 13 is_stmt 1 view .LVU315
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1394              		.loc 1 821 14 view .LVU316
 1395 004a 9203     		lsls	r2, r2, #14
 1396              	.LVL97:
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1397              		.loc 1 821 14 is_stmt 0 view .LVU317
 1398 004c F9D5     		bpl	.L136
 1399              	.L113:
 827:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1400              		.loc 1 827 9 is_stmt 1 view .LVU318
 1401              	.LVL98:
 1402              	.LBB82:
 1403              	.LBI82:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1404              		.loc 1 1225 12 view .LVU319
 1405              	.LBB83:
 1406              		.loc 1 1228 5 view .LVU320
 1407              		.loc 1 1228 18 is_stmt 0 view .LVU321
 1408 004e 3B4B     		ldr	r3, .L144+4
 1409 0050 D3F8C008 		ldr	r0, [r3, #2240]
 1410              	.LVL99:
 1411              		.loc 1 1228 7 view .LVU322
 1412 0054 C0F34040 		ubfx	r0, r0, #17, #1
 1413 0058 7047     		bx	lr
 1414              	.LVL100:
 1415              	.L135:
 1416              		.loc 1 1228 7 view .LVU323
 1417              	.LBE83:
 1418              	.LBE82:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1419              		.loc 1 782 5 view .LVU324
 1420 005a B0F5E05F 		cmp	r0, #7168
 1421 005e E4D1     		bne	.L118
 1422              	.LBB84:
 1423              	.LBB85:
 1424              		.loc 1 1228 18 view .LVU325
 1425 0060 3649     		ldr	r1, .L144+4
 1426              	.LBE85:
 1427              	.LBE84:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1428              		.loc 1 782 5 view .LVU326
 1429 0062 6FF07043 		mvn	r3, #-268435456
 1430 0066 01E0     		b	.L109
 1431              	.LVL101:
 1432              	.L137:
 797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1433              		.loc 1 797 36 discriminator 1 view .LVU327
 1434 0068 013B     		subs	r3, r3, #1
 1435 006a 03D0     		beq	.L111
 1436              	.L109:
 1437              	.LVL102:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 52


 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1438              		.loc 1 798 13 is_stmt 1 view .LVU328
 1439              	.LBB87:
 1440              	.LBI84:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1441              		.loc 1 1225 12 view .LVU329
 1442              	.LBB86:
 1443              		.loc 1 1228 5 view .LVU330
 1444              		.loc 1 1228 18 is_stmt 0 view .LVU331
 1445 006c D1F87028 		ldr	r2, [r1, #2160]
 1446              	.LVL103:
 1447              		.loc 1 1228 18 view .LVU332
 1448              	.LBE86:
 1449              	.LBE87:
 799:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1450              		.loc 1 799 13 is_stmt 1 view .LVU333
 797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1451              		.loc 1 797 14 view .LVU334
 1452 0070 9207     		lsls	r2, r2, #30
 1453              	.LVL104:
 797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1454              		.loc 1 797 14 is_stmt 0 view .LVU335
 1455 0072 F9D5     		bpl	.L137
 1456              	.L111:
 803:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1457              		.loc 1 803 9 is_stmt 1 view .LVU336
 1458              	.LVL105:
 1459              	.LBB88:
 1460              	.LBI88:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1461              		.loc 1 1225 12 view .LVU337
 1462              	.LBB89:
 1463              		.loc 1 1228 5 view .LVU338
 1464              		.loc 1 1228 18 is_stmt 0 view .LVU339
 1465 0074 314B     		ldr	r3, .L144+4
 1466 0076 D3F87008 		ldr	r0, [r3, #2160]
 1467              	.LVL106:
 1468              		.loc 1 1228 7 view .LVU340
 1469 007a C0F34000 		ubfx	r0, r0, #1, #1
 1470 007e 7047     		bx	lr
 1471              	.LVL107:
 1472              	.L124:
 1473              		.loc 1 1228 7 view .LVU341
 1474              	.LBE89:
 1475              	.LBE88:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1476              		.loc 1 782 5 view .LVU342
 1477 0080 2D4B     		ldr	r3, .L144
 1478              	.LBB90:
 1479              	.LBB91:
 1480              		.loc 1 1228 18 view .LVU343
 1481 0082 2E49     		ldr	r1, .L144+4
 1482 0084 01E0     		b	.L107
 1483              	.LVL108:
 1484              	.L138:
 1485              		.loc 1 1228 18 view .LVU344
 1486              	.LBE91:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 53


 1487              	.LBE90:
 833:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1488              		.loc 1 833 36 discriminator 1 view .LVU345
 1489 0086 013B     		subs	r3, r3, #1
 1490 0088 03D0     		beq	.L114
 1491              	.LVL109:
 1492              	.L107:
 834:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1493              		.loc 1 834 13 is_stmt 1 view .LVU346
 1494              	.LBB93:
 1495              	.LBI90:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1496              		.loc 1 1225 12 view .LVU347
 1497              	.LBB92:
 1498              		.loc 1 1228 5 view .LVU348
 1499              		.loc 1 1228 18 is_stmt 0 view .LVU349
 1500 008a D1F87428 		ldr	r2, [r1, #2164]
 1501              	.LVL110:
 1502              		.loc 1 1228 18 view .LVU350
 1503              	.LBE92:
 1504              	.LBE93:
 835:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1505              		.loc 1 835 13 is_stmt 1 view .LVU351
 833:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1506              		.loc 1 833 14 view .LVU352
 1507 008e 9007     		lsls	r0, r2, #30
 1508 0090 F9D5     		bpl	.L138
 1509              	.L114:
 839:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1510              		.loc 1 839 9 view .LVU353
 1511              	.LVL111:
 1512              	.LBB94:
 1513              	.LBI94:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1514              		.loc 1 1225 12 view .LVU354
 1515              	.LBB95:
 1516              		.loc 1 1228 5 view .LVU355
 1517              		.loc 1 1228 18 is_stmt 0 view .LVU356
 1518 0092 2A4B     		ldr	r3, .L144+4
 1519 0094 D3F87408 		ldr	r0, [r3, #2164]
 1520              		.loc 1 1228 7 view .LVU357
 1521 0098 C0F34000 		ubfx	r0, r0, #1, #1
 1522 009c 7047     		bx	lr
 1523              	.LVL112:
 1524              	.L119:
 1525              		.loc 1 1228 7 view .LVU358
 1526              	.LBE95:
 1527              	.LBE94:
 1528              	.LBB96:
 1529              	.LBB97:
 1530              		.loc 1 1228 18 view .LVU359
 1531 009e 2749     		ldr	r1, .L144+4
 1532              	.LBE97:
 1533              	.LBE96:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1534              		.loc 1 782 5 view .LVU360
 1535 00a0 4FF4A063 		mov	r3, #1280
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 54


 1536 00a4 01E0     		b	.L106
 1537              	.LVL113:
 1538              	.L139:
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1539              		.loc 1 809 36 discriminator 1 view .LVU361
 1540 00a6 013B     		subs	r3, r3, #1
 1541 00a8 03D0     		beq	.L112
 1542              	.LVL114:
 1543              	.L106:
 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1544              		.loc 1 810 13 is_stmt 1 view .LVU362
 1545              	.LBB99:
 1546              	.LBI96:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1547              		.loc 1 1225 12 view .LVU363
 1548              	.LBB98:
 1549              		.loc 1 1228 5 view .LVU364
 1550              		.loc 1 1228 18 is_stmt 0 view .LVU365
 1551 00aa D1F80028 		ldr	r2, [r1, #2048]
 1552              	.LVL115:
 1553              		.loc 1 1228 18 view .LVU366
 1554              	.LBE98:
 1555              	.LBE99:
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1556              		.loc 1 811 13 is_stmt 1 view .LVU367
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1557              		.loc 1 809 14 view .LVU368
 1558 00ae 9007     		lsls	r0, r2, #30
 1559 00b0 F9D5     		bpl	.L139
 1560              	.L112:
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1561              		.loc 1 815 9 view .LVU369
 1562              	.LVL116:
 1563              	.LBB100:
 1564              	.LBI100:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1565              		.loc 1 1225 12 view .LVU370
 1566              	.LBB101:
 1567              		.loc 1 1228 5 view .LVU371
 1568              		.loc 1 1228 18 is_stmt 0 view .LVU372
 1569 00b2 224B     		ldr	r3, .L144+4
 1570 00b4 D3F80008 		ldr	r0, [r3, #2048]
 1571              		.loc 1 1228 7 view .LVU373
 1572 00b8 C0F34000 		ubfx	r0, r0, #1, #1
 1573 00bc 7047     		bx	lr
 1574              	.LVL117:
 1575              	.L120:
 1576              		.loc 1 1228 7 view .LVU374
 1577              	.LBE101:
 1578              	.LBE100:
 1579              	.LBB102:
 1580              	.LBB103:
 1581              		.loc 1 1228 18 view .LVU375
 1582 00be 1F49     		ldr	r1, .L144+4
 1583              	.LBE103:
 1584              	.LBE102:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 55


 1585              		.loc 1 782 5 view .LVU376
 1586 00c0 4FF6FF73 		movw	r3, #65535
 1587 00c4 01E0     		b	.L105
 1588              	.LVL118:
 1589              	.L140:
 785:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1590              		.loc 1 785 36 discriminator 1 view .LVU377
 1591 00c6 013B     		subs	r3, r3, #1
 1592 00c8 03D0     		beq	.L110
 1593              	.LVL119:
 1594              	.L105:
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1595              		.loc 1 786 13 is_stmt 1 view .LVU378
 1596              	.LBB105:
 1597              	.LBI102:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1598              		.loc 1 1225 12 view .LVU379
 1599              	.LBB104:
 1600              		.loc 1 1228 5 view .LVU380
 1601              		.loc 1 1228 18 is_stmt 0 view .LVU381
 1602 00ca D1F80028 		ldr	r2, [r1, #2048]
 1603              	.LVL120:
 1604              		.loc 1 1228 18 view .LVU382
 1605              	.LBE104:
 1606              	.LBE105:
 787:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1607              		.loc 1 787 13 is_stmt 1 view .LVU383
 785:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1608              		.loc 1 785 14 view .LVU384
 1609 00ce 9003     		lsls	r0, r2, #14
 1610 00d0 F9D5     		bpl	.L140
 1611              	.L110:
 791:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1612              		.loc 1 791 9 view .LVU385
 1613              	.LVL121:
 1614              	.LBB106:
 1615              	.LBI106:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1616              		.loc 1 1225 12 view .LVU386
 1617              	.LBB107:
 1618              		.loc 1 1228 5 view .LVU387
 1619              		.loc 1 1228 18 is_stmt 0 view .LVU388
 1620 00d2 1A4B     		ldr	r3, .L144+4
 1621 00d4 D3F80008 		ldr	r0, [r3, #2048]
 1622              		.loc 1 1228 7 view .LVU389
 1623 00d8 C0F34040 		ubfx	r0, r0, #17, #1
 1624 00dc 7047     		bx	lr
 1625              	.LVL122:
 1626              	.L121:
 1627              		.loc 1 1228 7 view .LVU390
 1628              	.LBE107:
 1629              	.LBE106:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1630              		.loc 1 782 5 view .LVU391
 1631 00de 164B     		ldr	r3, .L144
 1632              	.LBB108:
 1633              	.LBB109:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 56


 1634              		.loc 1 1228 18 view .LVU392
 1635 00e0 1649     		ldr	r1, .L144+4
 1636 00e2 01E0     		b	.L104
 1637              	.LVL123:
 1638              	.L141:
 1639              		.loc 1 1228 18 view .LVU393
 1640              	.LBE109:
 1641              	.LBE108:
 845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1642              		.loc 1 845 36 discriminator 1 view .LVU394
 1643 00e4 013B     		subs	r3, r3, #1
 1644 00e6 03D0     		beq	.L115
 1645              	.L104:
 1646              	.LVL124:
 846:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1647              		.loc 1 846 13 is_stmt 1 view .LVU395
 1648              	.LBB111:
 1649              	.LBI108:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1650              		.loc 1 1225 12 view .LVU396
 1651              	.LBB110:
 1652              		.loc 1 1228 5 view .LVU397
 1653              		.loc 1 1228 18 is_stmt 0 view .LVU398
 1654 00e8 D1F80028 		ldr	r2, [r1, #2048]
 1655              	.LVL125:
 1656              		.loc 1 1228 18 view .LVU399
 1657              	.LBE110:
 1658              	.LBE111:
 847:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1659              		.loc 1 847 13 is_stmt 1 view .LVU400
 845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1660              		.loc 1 845 14 view .LVU401
 1661 00ec 9201     		lsls	r2, r2, #6
 1662              	.LVL126:
 845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1663              		.loc 1 845 14 is_stmt 0 view .LVU402
 1664 00ee F9D5     		bpl	.L141
 1665              	.L115:
 851:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1666              		.loc 1 851 9 is_stmt 1 view .LVU403
 1667              	.LVL127:
 1668              	.LBB112:
 1669              	.LBI112:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1670              		.loc 1 1225 12 view .LVU404
 1671              	.LBB113:
 1672              		.loc 1 1228 5 view .LVU405
 1673              		.loc 1 1228 18 is_stmt 0 view .LVU406
 1674 00f0 124B     		ldr	r3, .L144+4
 1675 00f2 D3F80008 		ldr	r0, [r3, #2048]
 1676              	.LVL128:
 1677              		.loc 1 1228 7 view .LVU407
 1678 00f6 C0F34060 		ubfx	r0, r0, #25, #1
 1679 00fa 7047     		bx	lr
 1680              	.LVL129:
 1681              	.L122:
 1682              		.loc 1 1228 7 view .LVU408
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 57


 1683              	.LBE113:
 1684              	.LBE112:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1685              		.loc 1 782 5 view .LVU409
 1686 00fc 0E4B     		ldr	r3, .L144
 1687              	.LBB114:
 1688              	.LBB115:
 1689              		.loc 1 1228 18 view .LVU410
 1690 00fe 0F49     		ldr	r1, .L144+4
 1691 0100 01E0     		b	.L103
 1692              	.LVL130:
 1693              	.L142:
 1694              		.loc 1 1228 18 view .LVU411
 1695              	.LBE115:
 1696              	.LBE114:
 857:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1697              		.loc 1 857 36 discriminator 1 view .LVU412
 1698 0102 013B     		subs	r3, r3, #1
 1699 0104 03D0     		beq	.L116
 1700              	.LVL131:
 1701              	.L103:
 858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1702              		.loc 1 858 13 is_stmt 1 view .LVU413
 1703              	.LBB117:
 1704              	.LBI114:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1705              		.loc 1 1225 12 view .LVU414
 1706              	.LBB116:
 1707              		.loc 1 1228 5 view .LVU415
 1708              		.loc 1 1228 18 is_stmt 0 view .LVU416
 1709 0106 D1F80028 		ldr	r2, [r1, #2048]
 1710              	.LVL132:
 1711              		.loc 1 1228 18 view .LVU417
 1712              	.LBE116:
 1713              	.LBE117:
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1714              		.loc 1 859 13 is_stmt 1 view .LVU418
 857:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1715              		.loc 1 857 14 view .LVU419
 1716 010a 1001     		lsls	r0, r2, #4
 1717 010c F9D5     		bpl	.L142
 1718              	.L116:
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1719              		.loc 1 863 9 view .LVU420
 1720              	.LVL133:
 1721              	.LBB118:
 1722              	.LBI118:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1723              		.loc 1 1225 12 view .LVU421
 1724              	.LBB119:
 1725              		.loc 1 1228 5 view .LVU422
 1726              		.loc 1 1228 18 is_stmt 0 view .LVU423
 1727 010e 0B4B     		ldr	r3, .L144+4
 1728 0110 D3F80008 		ldr	r0, [r3, #2048]
 1729              		.loc 1 1228 7 view .LVU424
 1730 0114 C0F3C060 		ubfx	r0, r0, #27, #1
 1731 0118 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 58


 1732              	.LVL134:
 1733              	.L123:
 1734              		.loc 1 1228 7 view .LVU425
 1735              	.LBE119:
 1736              	.LBE118:
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1737              		.loc 1 782 5 view .LVU426
 1738 011a 074B     		ldr	r3, .L144
 1739              	.LBB120:
 1740              	.LBB121:
 1741              		.loc 1 1228 18 view .LVU427
 1742 011c 0749     		ldr	r1, .L144+4
 1743 011e 01E0     		b	.L101
 1744              	.LVL135:
 1745              	.L143:
 1746              		.loc 1 1228 18 view .LVU428
 1747              	.LBE121:
 1748              	.LBE120:
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 1749              		.loc 1 869 36 discriminator 1 view .LVU429
 1750 0120 013B     		subs	r3, r3, #1
 1751 0122 03D0     		beq	.L117
 1752              	.L101:
 1753              	.LVL136:
 870:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             stb_cnt++;
 1754              		.loc 1 870 13 is_stmt 1 view .LVU430
 1755              	.LBB123:
 1756              	.LBI120:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1757              		.loc 1 1225 12 view .LVU431
 1758              	.LBB122:
 1759              		.loc 1 1228 5 view .LVU432
 1760              		.loc 1 1228 18 is_stmt 0 view .LVU433
 1761 0124 D1F80028 		ldr	r2, [r1, #2048]
 1762              	.LVL137:
 1763              		.loc 1 1228 18 view .LVU434
 1764              	.LBE122:
 1765              	.LBE123:
 871:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 1766              		.loc 1 871 13 is_stmt 1 view .LVU435
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 1767              		.loc 1 869 14 view .LVU436
 1768 0128 9200     		lsls	r2, r2, #2
 1769              	.LVL138:
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 1770              		.loc 1 869 14 is_stmt 0 view .LVU437
 1771 012a F9D5     		bpl	.L143
 1772              	.L117:
 875:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1773              		.loc 1 875 9 is_stmt 1 view .LVU438
 1774              	.LVL139:
 1775              	.LBB124:
 1776              	.LBI124:
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 1777              		.loc 1 1225 12 view .LVU439
 1778              	.LBB125:
 1779              		.loc 1 1228 5 view .LVU440
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 59


 1780              		.loc 1 1228 18 is_stmt 0 view .LVU441
 1781 012c 034B     		ldr	r3, .L144+4
 1782 012e D3F80008 		ldr	r0, [r3, #2048]
 1783              	.LVL140:
 1784              		.loc 1 1228 7 view .LVU442
 1785 0132 C0F34070 		ubfx	r0, r0, #29, #1
 1786 0136 7047     		bx	lr
 1787              	.L145:
 1788              		.align	2
 1789              	.L144:
 1790 0138 FFFF0F00 		.word	1048575
 1791 013c 00300240 		.word	1073885184
 1792              	.LBE125:
 1793              	.LBE124:
 1794              		.cfi_endproc
 1795              	.LFE143:
 1797              		.section	.text.rcu_osci_on,"ax",%progbits
 1798              		.align	1
 1799              		.p2align 2,,3
 1800              		.global	rcu_osci_on
 1801              		.syntax unified
 1802              		.thumb
 1803              		.thumb_func
 1805              	rcu_osci_on:
 1806              	.LFB168:
 1807              		.cfi_startproc
 1808              		@ args = 0, pretend = 0, frame = 0
 1809              		@ frame_needed = 0, uses_anonymous_args = 0
 1810              		@ link register save eliminated.
 1811 0000 8309     		lsrs	r3, r0, #6
 1812 0002 03F18043 		add	r3, r3, #1073741824
 1813 0006 03F50E33 		add	r3, r3, #145408
 1814 000a 00F01F00 		and	r0, r0, #31
 1815 000e 1968     		ldr	r1, [r3]
 1816 0010 0122     		movs	r2, #1
 1817 0012 02FA00F0 		lsl	r0, r2, r0
 1818 0016 0843     		orrs	r0, r0, r1
 1819 0018 1860     		str	r0, [r3]
 1820 001a 7047     		bx	lr
 1821              		.cfi_endproc
 1822              	.LFE168:
 1824              		.section	.text.rcu_osci_off,"ax",%progbits
 1825              		.align	1
 1826              		.p2align 2,,3
 1827              		.global	rcu_osci_off
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1832              	rcu_osci_off:
 1833              	.LFB178:
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 0
 1836              		@ frame_needed = 0, uses_anonymous_args = 0
 1837              		@ link register save eliminated.
 1838 0000 8309     		lsrs	r3, r0, #6
 1839 0002 03F18043 		add	r3, r3, #1073741824
 1840 0006 03F50E33 		add	r3, r3, #145408
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 60


 1841 000a 00F01F00 		and	r0, r0, #31
 1842 000e 1A68     		ldr	r2, [r3]
 1843 0010 0121     		movs	r1, #1
 1844 0012 01FA00F0 		lsl	r0, r1, r0
 1845 0016 22EA0000 		bic	r0, r2, r0
 1846 001a 1860     		str	r0, [r3]
 1847 001c 7047     		bx	lr
 1848              		.cfi_endproc
 1849              	.LFE178:
 1851 001e 00BF     		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1852              		.align	1
 1853              		.p2align 2,,3
 1854              		.global	rcu_osci_bypass_mode_enable
 1855              		.syntax unified
 1856              		.thumb
 1857              		.thumb_func
 1859              	rcu_osci_bypass_mode_enable:
 1860              	.LVL141:
 1861              	.LFB146:
 938:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1862              		.loc 1 938 1 is_stmt 1 view -0
 1863              		.cfi_startproc
 1864              		@ args = 0, pretend = 0, frame = 0
 1865              		@ frame_needed = 0, uses_anonymous_args = 0
 1866              		@ link register save eliminated.
 939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1867              		.loc 1 939 5 view .LVU444
 941:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* enable HXTAL to bypass mode */
 1868              		.loc 1 941 5 view .LVU445
 1869 0000 1028     		cmp	r0, #16
 1870 0002 11D0     		beq	.L149
 1871 0004 B0F5E05F 		cmp	r0, #7168
 1872 0008 0DD1     		bne	.L152
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1873              		.loc 1 950 9 view .LVU446
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1874              		.loc 1 950 13 is_stmt 0 view .LVU447
 1875 000a 0E4B     		ldr	r3, .L153
 1876 000c D3F87028 		ldr	r2, [r3, #2160]
 1877              	.LVL142:
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1878              		.loc 1 951 9 is_stmt 1 view .LVU448
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1879              		.loc 1 951 19 is_stmt 0 view .LVU449
 1880 0010 D3F87018 		ldr	r1, [r3, #2160]
 952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1881              		.loc 1 952 26 view .LVU450
 1882 0014 42F00402 		orr	r2, r2, #4
 1883              	.LVL143:
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1884              		.loc 1 951 19 view .LVU451
 1885 0018 21F00101 		bic	r1, r1, #1
 1886 001c C3F87018 		str	r1, [r3, #2160]
 952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1887              		.loc 1 952 9 is_stmt 1 view .LVU452
 952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1888              		.loc 1 952 19 is_stmt 0 view .LVU453
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 61


 1889 0020 C3F87028 		str	r2, [r3, #2160]
 953:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 1890              		.loc 1 953 9 is_stmt 1 view .LVU454
 964:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1891              		.loc 1 964 1 is_stmt 0 view .LVU455
 1892 0024 7047     		bx	lr
 1893              	.L152:
 964:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1894              		.loc 1 964 1 view .LVU456
 1895 0026 7047     		bx	lr
 1896              	.L149:
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1897              		.loc 1 944 9 is_stmt 1 view .LVU457
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1898              		.loc 1 944 13 is_stmt 0 view .LVU458
 1899 0028 064B     		ldr	r3, .L153
 1900 002a D3F80028 		ldr	r2, [r3, #2048]
 1901              	.LVL144:
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1902              		.loc 1 945 9 is_stmt 1 view .LVU459
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1903              		.loc 1 945 17 is_stmt 0 view .LVU460
 1904 002e D3F80018 		ldr	r1, [r3, #2048]
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1905              		.loc 1 946 24 view .LVU461
 1906 0032 42F48022 		orr	r2, r2, #262144
 1907              	.LVL145:
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1908              		.loc 1 945 17 view .LVU462
 1909 0036 21F48031 		bic	r1, r1, #65536
 1910 003a C3F80018 		str	r1, [r3, #2048]
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1911              		.loc 1 946 9 is_stmt 1 view .LVU463
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1912              		.loc 1 946 17 is_stmt 0 view .LVU464
 1913 003e C3F80028 		str	r2, [r3, #2048]
 947:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
 1914              		.loc 1 947 9 is_stmt 1 view .LVU465
 1915 0042 7047     		bx	lr
 1916              	.L154:
 1917              		.align	2
 1918              	.L153:
 1919 0044 00300240 		.word	1073885184
 1920              		.cfi_endproc
 1921              	.LFE146:
 1923              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1924              		.align	1
 1925              		.p2align 2,,3
 1926              		.global	rcu_osci_bypass_mode_disable
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	rcu_osci_bypass_mode_disable:
 1932              	.LVL146:
 1933              	.LFB147:
 976:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 1934              		.loc 1 976 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 62


 1935              		.cfi_startproc
 1936              		@ args = 0, pretend = 0, frame = 0
 1937              		@ frame_needed = 0, uses_anonymous_args = 0
 1938              		@ link register save eliminated.
 977:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1939              		.loc 1 977 5 view .LVU467
 979:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* disable HXTAL to bypass mode */
 1940              		.loc 1 979 5 view .LVU468
 1941 0000 1028     		cmp	r0, #16
 1942 0002 11D0     		beq	.L156
 1943 0004 B0F5E05F 		cmp	r0, #7168
 1944 0008 0DD1     		bne	.L159
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1945              		.loc 1 988 9 view .LVU469
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1946              		.loc 1 988 13 is_stmt 0 view .LVU470
 1947 000a 0E4B     		ldr	r3, .L160
 1948 000c D3F87028 		ldr	r2, [r3, #2160]
 1949              	.LVL147:
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1950              		.loc 1 989 9 is_stmt 1 view .LVU471
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1951              		.loc 1 989 19 is_stmt 0 view .LVU472
 1952 0010 D3F87018 		ldr	r1, [r3, #2160]
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1953              		.loc 1 990 26 view .LVU473
 1954 0014 22F00402 		bic	r2, r2, #4
 1955              	.LVL148:
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1956              		.loc 1 989 19 view .LVU474
 1957 0018 21F00101 		bic	r1, r1, #1
 1958 001c C3F87018 		str	r1, [r3, #2160]
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1959              		.loc 1 990 9 is_stmt 1 view .LVU475
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1960              		.loc 1 990 19 is_stmt 0 view .LVU476
 1961 0020 C3F87028 		str	r2, [r3, #2160]
 991:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 1962              		.loc 1 991 9 is_stmt 1 view .LVU477
1002:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1963              		.loc 1 1002 1 is_stmt 0 view .LVU478
 1964 0024 7047     		bx	lr
 1965              	.L159:
1002:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 1966              		.loc 1 1002 1 view .LVU479
 1967 0026 7047     		bx	lr
 1968              	.L156:
 982:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1969              		.loc 1 982 9 is_stmt 1 view .LVU480
 982:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1970              		.loc 1 982 13 is_stmt 0 view .LVU481
 1971 0028 064B     		ldr	r3, .L160
 1972 002a D3F80028 		ldr	r2, [r3, #2048]
 1973              	.LVL149:
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1974              		.loc 1 983 9 is_stmt 1 view .LVU482
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 63


 1975              		.loc 1 983 17 is_stmt 0 view .LVU483
 1976 002e D3F80018 		ldr	r1, [r3, #2048]
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1977              		.loc 1 984 24 view .LVU484
 1978 0032 22F48022 		bic	r2, r2, #262144
 1979              	.LVL150:
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1980              		.loc 1 983 17 view .LVU485
 1981 0036 21F48031 		bic	r1, r1, #65536
 1982 003a C3F80018 		str	r1, [r3, #2048]
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1983              		.loc 1 984 9 is_stmt 1 view .LVU486
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 1984              		.loc 1 984 17 is_stmt 0 view .LVU487
 1985 003e C3F80028 		str	r2, [r3, #2048]
 985:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
 1986              		.loc 1 985 9 is_stmt 1 view .LVU488
 1987 0042 7047     		bx	lr
 1988              	.L161:
 1989              		.align	2
 1990              	.L160:
 1991 0044 00300240 		.word	1073885184
 1992              		.cfi_endproc
 1993              	.LFE147:
 1995              		.section	.text.rcu_irc16m_adjust_value_set,"ax",%progbits
 1996              		.align	1
 1997              		.p2align 2,,3
 1998              		.global	rcu_irc16m_adjust_value_set
 1999              		.syntax unified
 2000              		.thumb
 2001              		.thumb_func
 2003              	rcu_irc16m_adjust_value_set:
 2004              	.LVL151:
 2005              	.LFB148:
1012:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 2006              		.loc 1 1012 1 view -0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 0, uses_anonymous_args = 0
 2010              		@ link register save eliminated.
1013:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2011              		.loc 1 1013 5 view .LVU490
1015:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
 2012              		.loc 1 1015 5 view .LVU491
1015:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
 2013              		.loc 1 1015 9 is_stmt 0 view .LVU492
 2014 0000 054A     		ldr	r2, .L163
 2015 0002 D2F80038 		ldr	r3, [r2, #2048]
 2016              	.LVL152:
1017:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 2017              		.loc 1 1017 5 is_stmt 1 view .LVU493
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2018              		.loc 1 1018 5 view .LVU494
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2019              		.loc 1 1018 64 is_stmt 0 view .LVU495
 2020 0006 C000     		lsls	r0, r0, #3
 2021              	.LVL153:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 64


1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2022              		.loc 1 1018 64 view .LVU496
 2023 0008 C0B2     		uxtb	r0, r0
1017:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 2024              		.loc 1 1017 9 view .LVU497
 2025 000a 23F0F803 		bic	r3, r3, #248
 2026              	.LVL154:
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2027              		.loc 1 1018 20 view .LVU498
 2028 000e 1843     		orrs	r0, r0, r3
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2029              		.loc 1 1018 13 view .LVU499
 2030 0010 C2F80008 		str	r0, [r2, #2048]
1019:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2031              		.loc 1 1019 1 view .LVU500
 2032 0014 7047     		bx	lr
 2033              	.L164:
 2034 0016 00BF     		.align	2
 2035              	.L163:
 2036 0018 00300240 		.word	1073885184
 2037              		.cfi_endproc
 2038              	.LFE148:
 2040              		.section	.text.rcu_spread_spectrum_config,"ax",%progbits
 2041              		.align	1
 2042              		.p2align 2,,3
 2043              		.global	rcu_spread_spectrum_config
 2044              		.syntax unified
 2045              		.thumb
 2046              		.thumb_func
 2048              	rcu_spread_spectrum_config:
 2049              	.LVL155:
 2050              	.LFB149:
1034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 2051              		.loc 1 1034 1 is_stmt 1 view -0
 2052              		.cfi_startproc
 2053              		@ args = 0, pretend = 0, frame = 0
 2054              		@ frame_needed = 0, uses_anonymous_args = 0
 2055              		@ link register save eliminated.
1035:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2056              		.loc 1 1035 5 view .LVU502
1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
 2057              		.loc 1 1037 5 view .LVU503
1034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t reg;
 2058              		.loc 1 1034 1 is_stmt 0 view .LVU504
 2059 0000 10B4     		push	{r4}
 2060              	.LCFI7:
 2061              		.cfi_def_cfa_offset 4
 2062              		.cfi_offset 4, -4
1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
 2063              		.loc 1 1037 9 view .LVU505
 2064 0002 064C     		ldr	r4, .L167
 2065 0004 D4F88038 		ldr	r3, [r4, #2176]
 2066              	.LVL156:
1039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 2067              		.loc 1 1039 5 is_stmt 1 view .LVU506
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2068              		.loc 1 1040 5 view .LVU507
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 65


1039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 2069              		.loc 1 1039 9 is_stmt 0 view .LVU508
 2070 0008 03F03043 		and	r3, r3, #-1342177280
 2071              	.LVL157:
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2072              		.loc 1 1040 64 view .LVU509
 2073 000c 1A43     		orrs	r2, r2, r3
 2074              	.LVL158:
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2075              		.loc 1 1040 64 view .LVU510
 2076 000e 0243     		orrs	r2, r2, r0
 2077 0010 42EA4132 		orr	r2, r2, r1, lsl #13
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2078              		.loc 1 1040 18 view .LVU511
 2079 0014 C4F88028 		str	r2, [r4, #2176]
1041:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2080              		.loc 1 1041 1 view .LVU512
 2081 0018 10BC     		pop	{r4}
 2082              	.LCFI8:
 2083              		.cfi_restore 4
 2084              		.cfi_def_cfa_offset 0
 2085 001a 7047     		bx	lr
 2086              	.L168:
 2087              		.align	2
 2088              	.L167:
 2089 001c 00300240 		.word	1073885184
 2090              		.cfi_endproc
 2091              	.LFE149:
 2093              		.section	.text.rcu_spread_spectrum_enable,"ax",%progbits
 2094              		.align	1
 2095              		.p2align 2,,3
 2096              		.global	rcu_spread_spectrum_enable
 2097              		.syntax unified
 2098              		.thumb
 2099              		.thumb_func
 2101              	rcu_spread_spectrum_enable:
 2102              	.LFB150:
1050:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL |= RCU_PLLSSCTL_SSCGON;
 2103              		.loc 1 1050 1 is_stmt 1 view -0
 2104              		.cfi_startproc
 2105              		@ args = 0, pretend = 0, frame = 0
 2106              		@ frame_needed = 0, uses_anonymous_args = 0
 2107              		@ link register save eliminated.
1051:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2108              		.loc 1 1051 5 view .LVU514
1051:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2109              		.loc 1 1051 18 is_stmt 0 view .LVU515
 2110 0000 034A     		ldr	r2, .L170
 2111 0002 D2F88038 		ldr	r3, [r2, #2176]
 2112 0006 43F00043 		orr	r3, r3, #-2147483648
 2113 000a C2F88038 		str	r3, [r2, #2176]
1052:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2114              		.loc 1 1052 1 view .LVU516
 2115 000e 7047     		bx	lr
 2116              	.L171:
 2117              		.align	2
 2118              	.L170:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 66


 2119 0010 00300240 		.word	1073885184
 2120              		.cfi_endproc
 2121              	.LFE150:
 2123              		.section	.text.rcu_spread_spectrum_disable,"ax",%progbits
 2124              		.align	1
 2125              		.p2align 2,,3
 2126              		.global	rcu_spread_spectrum_disable
 2127              		.syntax unified
 2128              		.thumb
 2129              		.thumb_func
 2131              	rcu_spread_spectrum_disable:
 2132              	.LFB151:
1061:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_PLLSSCTL &= ~RCU_PLLSSCTL_SSCGON;
 2133              		.loc 1 1061 1 is_stmt 1 view -0
 2134              		.cfi_startproc
 2135              		@ args = 0, pretend = 0, frame = 0
 2136              		@ frame_needed = 0, uses_anonymous_args = 0
 2137              		@ link register save eliminated.
1062:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2138              		.loc 1 1062 5 view .LVU518
1062:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2139              		.loc 1 1062 18 is_stmt 0 view .LVU519
 2140 0000 034A     		ldr	r2, .L173
 2141 0002 D2F88038 		ldr	r3, [r2, #2176]
 2142 0006 23F00043 		bic	r3, r3, #-2147483648
 2143 000a C2F88038 		str	r3, [r2, #2176]
1063:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2144              		.loc 1 1063 1 view .LVU520
 2145 000e 7047     		bx	lr
 2146              	.L174:
 2147              		.align	2
 2148              	.L173:
 2149 0010 00300240 		.word	1073885184
 2150              		.cfi_endproc
 2151              	.LFE151:
 2153              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 2154              		.align	1
 2155              		.p2align 2,,3
 2156              		.global	rcu_hxtal_clock_monitor_enable
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2161              	rcu_hxtal_clock_monitor_enable:
 2162              	.LFB152:
1073:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 2163              		.loc 1 1073 1 is_stmt 1 view -0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
1074:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2168              		.loc 1 1074 5 view .LVU522
1074:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2169              		.loc 1 1074 13 is_stmt 0 view .LVU523
 2170 0000 034A     		ldr	r2, .L176
 2171 0002 D2F80038 		ldr	r3, [r2, #2048]
 2172 0006 43F40023 		orr	r3, r3, #524288
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 67


 2173 000a C2F80038 		str	r3, [r2, #2048]
1075:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2174              		.loc 1 1075 1 view .LVU524
 2175 000e 7047     		bx	lr
 2176              	.L177:
 2177              		.align	2
 2178              	.L176:
 2179 0010 00300240 		.word	1073885184
 2180              		.cfi_endproc
 2181              	.LFE152:
 2183              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2184              		.align	1
 2185              		.p2align 2,,3
 2186              		.global	rcu_hxtal_clock_monitor_disable
 2187              		.syntax unified
 2188              		.thumb
 2189              		.thumb_func
 2191              	rcu_hxtal_clock_monitor_disable:
 2192              	.LFB153:
1084:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 2193              		.loc 1 1084 1 is_stmt 1 view -0
 2194              		.cfi_startproc
 2195              		@ args = 0, pretend = 0, frame = 0
 2196              		@ frame_needed = 0, uses_anonymous_args = 0
 2197              		@ link register save eliminated.
1085:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2198              		.loc 1 1085 5 view .LVU526
1085:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2199              		.loc 1 1085 13 is_stmt 0 view .LVU527
 2200 0000 034A     		ldr	r2, .L179
 2201 0002 D2F80038 		ldr	r3, [r2, #2048]
 2202 0006 23F40023 		bic	r3, r3, #524288
 2203 000a C2F80038 		str	r3, [r2, #2048]
1086:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2204              		.loc 1 1086 1 view .LVU528
 2205 000e 7047     		bx	lr
 2206              	.L180:
 2207              		.align	2
 2208              	.L179:
 2209 0010 00300240 		.word	1073885184
 2210              		.cfi_endproc
 2211              	.LFE153:
 2213              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 2214              		.align	1
 2215              		.p2align 2,,3
 2216              		.global	rcu_voltage_key_unlock
 2217              		.syntax unified
 2218              		.thumb
 2219              		.thumb_func
 2221              	rcu_voltage_key_unlock:
 2222              	.LFB154:
1095:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_VKEY = RCU_VKEY_UNLOCK;
 2223              		.loc 1 1095 1 is_stmt 1 view -0
 2224              		.cfi_startproc
 2225              		@ args = 0, pretend = 0, frame = 0
 2226              		@ frame_needed = 0, uses_anonymous_args = 0
 2227              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 68


1096:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2228              		.loc 1 1096 5 view .LVU530
1096:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2229              		.loc 1 1096 14 is_stmt 0 view .LVU531
 2230 0000 024B     		ldr	r3, .L182
 2231 0002 034A     		ldr	r2, .L182+4
 2232 0004 C3F80029 		str	r2, [r3, #2304]
1097:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2233              		.loc 1 1097 1 view .LVU532
 2234 0008 7047     		bx	lr
 2235              	.L183:
 2236 000a 00BF     		.align	2
 2237              	.L182:
 2238 000c 00300240 		.word	1073885184
 2239 0010 4D3C2B1A 		.word	439041101
 2240              		.cfi_endproc
 2241              	.LFE154:
 2243              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2244              		.align	1
 2245              		.p2align 2,,3
 2246              		.global	rcu_deepsleep_voltage_set
 2247              		.syntax unified
 2248              		.thumb
 2249              		.thumb_func
 2251              	rcu_deepsleep_voltage_set:
 2252              	.LVL159:
 2253              	.LFB155:
1111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2254              		.loc 1 1111 1 is_stmt 1 view -0
 2255              		.cfi_startproc
 2256              		@ args = 0, pretend = 0, frame = 0
 2257              		@ frame_needed = 0, uses_anonymous_args = 0
 2258              		@ link register save eliminated.
1112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
 2259              		.loc 1 1112 5 view .LVU534
1113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2260              		.loc 1 1113 13 is_stmt 0 view .LVU535
 2261 0000 024B     		ldr	r3, .L185
1112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
 2262              		.loc 1 1112 11 view .LVU536
 2263 0002 00F00700 		and	r0, r0, #7
 2264              	.LVL160:
1113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2265              		.loc 1 1113 5 is_stmt 1 view .LVU537
1113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2266              		.loc 1 1113 13 is_stmt 0 view .LVU538
 2267 0006 C3F83409 		str	r0, [r3, #2356]
1114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2268              		.loc 1 1114 1 view .LVU539
 2269 000a 7047     		bx	lr
 2270              	.L186:
 2271              		.align	2
 2272              	.L185:
 2273 000c 00300240 		.word	1073885184
 2274              		.cfi_endproc
 2275              	.LFE155:
 2277              		.section	.text.rcu_clock_freq_get,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 69


 2278              		.align	1
 2279              		.p2align 2,,3
 2280              		.global	rcu_clock_freq_get
 2281              		.syntax unified
 2282              		.thumb
 2283              		.thumb_func
 2285              	rcu_clock_freq_get:
 2286              	.LVL161:
 2287              	.LFB156:
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2288              		.loc 1 1128 1 is_stmt 1 view -0
 2289              		.cfi_startproc
 2290              		@ args = 0, pretend = 0, frame = 32
 2291              		@ frame_needed = 0, uses_anonymous_args = 0
1129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2292              		.loc 1 1129 5 view .LVU541
1130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
 2293              		.loc 1 1130 5 view .LVU542
1131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2294              		.loc 1 1131 5 view .LVU543
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2295              		.loc 1 1134 5 view .LVU544
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2296              		.loc 1 1128 1 is_stmt 0 view .LVU545
 2297 0000 10B5     		push	{r4, lr}
 2298              	.LCFI9:
 2299              		.cfi_def_cfa_offset 8
 2300              		.cfi_offset 4, -8
 2301              		.cfi_offset 14, -4
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2302              		.loc 1 1134 19 view .LVU546
 2303 0002 364C     		ldr	r4, .L201
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2304              		.loc 1 1128 1 view .LVU547
 2305 0004 8446     		mov	ip, r0
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2306              		.loc 1 1134 19 view .LVU548
 2307 0006 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 2308              	.LVL162:
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2309              		.loc 1 1128 1 view .LVU549
 2310 000a 88B0     		sub	sp, sp, #32
 2311              	.LCFI10:
 2312              		.cfi_def_cfa_offset 40
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2313              		.loc 1 1134 19 view .LVU550
 2314 000c 0DF1200E 		add	lr, sp, #32
1135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2315              		.loc 1 1135 19 view .LVU551
 2316 0010 1034     		adds	r4, r4, #16
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2317              		.loc 1 1134 19 view .LVU552
 2318 0012 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2319              		.loc 1 1135 5 is_stmt 1 view .LVU553
1135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2320              		.loc 1 1135 19 is_stmt 0 view .LVU554
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 70


 2321 0016 94E80300 		ldm	r4, {r0, r1}
 2322 001a 6B46     		mov	r3, sp
 2323 001c 83E80300 		stm	r3, {r0, r1}
1136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2324              		.loc 1 1136 5 is_stmt 1 view .LVU555
1136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2325              		.loc 1 1136 19 is_stmt 0 view .LVU556
 2326 0020 02AB     		add	r3, sp, #8
 2327 0022 83E80300 		stm	r3, {r0, r1}
1138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(sws) {
 2328              		.loc 1 1138 5 is_stmt 1 view .LVU557
1138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(sws) {
 2329              		.loc 1 1138 11 is_stmt 0 view .LVU558
 2330 0026 2E4A     		ldr	r2, .L201+4
 2331 0028 D2F80838 		ldr	r3, [r2, #2056]
1138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     switch(sws) {
 2332              		.loc 1 1138 9 view .LVU559
 2333 002c C3F38103 		ubfx	r3, r3, #2, #2
 2334              	.LVL163:
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
 2335              		.loc 1 1139 5 is_stmt 1 view .LVU560
 2336 0030 012B     		cmp	r3, #1
 2337 0032 4ED0     		beq	.L196
 2338 0034 022B     		cmp	r3, #2
 2339 0036 43D1     		bne	.L197
1151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 2340              		.loc 1 1151 9 view .LVU561
1151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 2341              		.loc 1 1151 18 is_stmt 0 view .LVU562
 2342 0038 D2F80418 		ldr	r1, [r2, #2052]
1152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 2343              		.loc 1 1152 16 view .LVU563
 2344 003c D2F80438 		ldr	r3, [r2, #2052]
 2345              	.LVL164:
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2346              		.loc 1 1153 17 view .LVU564
 2347 0040 D2F80408 		ldr	r0, [r2, #2052]
1155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 2348              		.loc 1 1155 19 view .LVU565
 2349 0044 D2F80428 		ldr	r2, [r2, #2052]
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 2350              		.loc 1 1159 20 view .LVU566
 2351 0048 264C     		ldr	r4, .L201+8
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2352              		.loc 1 1153 17 view .LVU567
 2353 004a C0F30140 		ubfx	r0, r0, #16, #2
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 2354              		.loc 1 1159 20 view .LVU568
 2355 004e 12F4800F 		tst	r2, #4194304
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2356              		.loc 1 1153 45 view .LVU569
 2357 0052 00F10100 		add	r0, r0, #1
1152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 2358              		.loc 1 1152 14 view .LVU570
 2359 0056 C3F38812 		ubfx	r2, r3, #6, #9
1151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 2360              		.loc 1 1151 16 view .LVU571
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 71


 2361 005a 01F03F01 		and	r1, r1, #63
 2362              	.LVL165:
1152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 2363              		.loc 1 1152 9 is_stmt 1 view .LVU572
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2364              		.loc 1 1153 9 view .LVU573
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2365              		.loc 1 1153 14 is_stmt 0 view .LVU574
 2366 005e 4FEA4003 		lsl	r3, r0, #1
 2367              	.LVL166:
1155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 2368              		.loc 1 1155 9 is_stmt 1 view .LVU575
1156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
 2369              		.loc 1 1156 9 view .LVU576
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         }
 2370              		.loc 1 1159 20 is_stmt 0 view .LVU577
 2371 0062 2148     		ldr	r0, .L201+12
 2372 0064 08BF     		it	eq
 2373 0066 2046     		moveq	r0, r4
 2374              	.LVL167:
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2375              		.loc 1 1161 9 is_stmt 1 view .LVU578
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2376              		.loc 1 1161 31 is_stmt 0 view .LVU579
 2377 0068 B0FBF1F0 		udiv	r0, r0, r1
 2378              	.LVL168:
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2379              		.loc 1 1161 41 view .LVU580
 2380 006c 02FB00F0 		mul	r0, r2, r0
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2381              		.loc 1 1161 20 view .LVU581
 2382 0070 B0FBF3F0 		udiv	r0, r0, r3
 2383              	.LVL169:
1162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
 2384              		.loc 1 1162 9 is_stmt 1 view .LVU582
 2385              	.L188:
1169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 2386              		.loc 1 1169 5 view .LVU583
1169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 2387              		.loc 1 1169 11 is_stmt 0 view .LVU584
 2388 0074 1A4B     		ldr	r3, .L201+4
 2389 0076 D3F80818 		ldr	r1, [r3, #2056]
 2390              	.LVL170:
1170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2391              		.loc 1 1170 5 is_stmt 1 view .LVU585
1171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2392              		.loc 1 1171 5 view .LVU586
1174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 2393              		.loc 1 1174 11 is_stmt 0 view .LVU587
 2394 007a D3F80828 		ldr	r2, [r3, #2056]
1179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 2395              		.loc 1 1179 11 view .LVU588
 2396 007e D3F80838 		ldr	r3, [r3, #2056]
1169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 2397              		.loc 1 1169 9 view .LVU589
 2398 0082 C1F30311 		ubfx	r1, r1, #4, #4
 2399              	.LVL171:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 72


1170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2400              		.loc 1 1170 22 view .LVU590
 2401 0086 2031     		adds	r1, r1, #32
 2402 0088 6944     		add	r1, sp, r1
1174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 2403              		.loc 1 1174 9 view .LVU591
 2404 008a C2F38222 		ubfx	r2, r2, #10, #3
1179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 2405              		.loc 1 1179 9 view .LVU592
 2406 008e C3F34233 		ubfx	r3, r3, #13, #3
1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2407              		.loc 1 1175 23 view .LVU593
 2408 0092 2032     		adds	r2, r2, #32
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2409              		.loc 1 1180 23 view .LVU594
 2410 0094 2033     		adds	r3, r3, #32
1170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2411              		.loc 1 1170 13 view .LVU595
 2412 0096 11F8101C 		ldrb	r1, [r1, #-16]	@ zero_extendqisi2
1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2413              		.loc 1 1175 23 view .LVU596
 2414 009a 6A44     		add	r2, sp, r2
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2415              		.loc 1 1180 23 view .LVU597
 2416 009c 6B44     		add	r3, sp, r3
1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2417              		.loc 1 1175 23 view .LVU598
 2418 009e 12F8202C 		ldrb	r2, [r2, #-32]	@ zero_extendqisi2
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2419              		.loc 1 1180 23 view .LVU599
 2420 00a2 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
1171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2421              		.loc 1 1171 14 view .LVU600
 2422 00a6 20FA01F1 		lsr	r1, r0, r1
 2423              	.LVL172:
1174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 2424              		.loc 1 1174 5 is_stmt 1 view .LVU601
1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2425              		.loc 1 1175 5 view .LVU602
1176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2426              		.loc 1 1176 5 view .LVU603
1179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 2427              		.loc 1 1179 5 view .LVU604
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2428              		.loc 1 1180 5 view .LVU605
1181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2429              		.loc 1 1181 5 view .LVU606
1184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_SYS:
 2430              		.loc 1 1184 5 view .LVU607
 2431 00aa BCF1030F 		cmp	ip, #3
 2432 00ae 12D8     		bhi	.L199
 2433 00b0 DFE80CF0 		tbb	[pc, ip]
 2434              	.L192:
 2435 00b4 04       		.byte	(.L187-.L192)/2
 2436 00b5 0C       		.byte	(.L194-.L192)/2
 2437 00b6 02       		.byte	(.L193-.L192)/2
 2438 00b7 08       		.byte	(.L191-.L192)/2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 73


 2439              		.p2align 1
 2440              	.L193:
1176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2441              		.loc 1 1176 15 is_stmt 0 view .LVU608
 2442 00b8 21FA02F0 		lsr	r0, r1, r2
 2443              	.LVL173:
1192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2444              		.loc 1 1192 9 is_stmt 1 view .LVU609
1193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_APB2:
 2445              		.loc 1 1193 9 view .LVU610
 2446              	.L187:
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2447              		.loc 1 1201 1 is_stmt 0 view .LVU611
 2448 00bc 08B0     		add	sp, sp, #32
 2449              	.LCFI11:
 2450              		.cfi_remember_state
 2451              		.cfi_def_cfa_offset 8
 2452              		@ sp needed
 2453 00be 10BD     		pop	{r4, pc}
 2454              	.LVL174:
 2455              	.L197:
 2456              	.LCFI12:
 2457              		.cfi_restore_state
1142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2458              		.loc 1 1142 20 view .LVU612
 2459 00c0 0848     		ldr	r0, .L201+8
 2460 00c2 D7E7     		b	.L188
 2461              	.LVL175:
 2462              	.L191:
1181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2463              		.loc 1 1181 15 view .LVU613
 2464 00c4 21FA03F0 		lsr	r0, r1, r3
 2465              	.LVL176:
1195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2466              		.loc 1 1195 9 is_stmt 1 view .LVU614
1196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     default:
 2467              		.loc 1 1196 9 view .LVU615
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2468              		.loc 1 1201 1 is_stmt 0 view .LVU616
 2469 00c8 08B0     		add	sp, sp, #32
 2470              	.LCFI13:
 2471              		.cfi_remember_state
 2472              		.cfi_def_cfa_offset 8
 2473              		@ sp needed
 2474 00ca 10BD     		pop	{r4, pc}
 2475              	.LVL177:
 2476              	.L194:
 2477              	.LCFI14:
 2478              		.cfi_restore_state
1189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2479              		.loc 1 1189 9 is_stmt 1 view .LVU617
1190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     case CK_APB1:
 2480              		.loc 1 1190 9 view .LVU618
1189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         break;
 2481              		.loc 1 1189 17 is_stmt 0 view .LVU619
 2482 00cc 0846     		mov	r0, r1
 2483              	.LVL178:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 74


1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
 2484              		.loc 1 1201 1 view .LVU620
 2485 00ce 08B0     		add	sp, sp, #32
 2486              	.LCFI15:
 2487              		.cfi_remember_state
 2488              		.cfi_def_cfa_offset 8
 2489              		@ sp needed
 2490 00d0 10BD     		pop	{r4, pc}
 2491              	.LVL179:
 2492              	.L196:
 2493              	.LCFI16:
 2494              		.cfi_restore_state
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
 2495              		.loc 1 1139 5 view .LVU621
 2496 00d2 0548     		ldr	r0, .L201+12
 2497 00d4 CEE7     		b	.L188
 2498              	.LVL180:
 2499              	.L199:
1129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2500              		.loc 1 1129 19 view .LVU622
 2501 00d6 0020     		movs	r0, #0
 2502              	.LVL181:
1200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2503              		.loc 1 1200 5 is_stmt 1 view .LVU623
1200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2504              		.loc 1 1200 12 is_stmt 0 view .LVU624
 2505 00d8 F0E7     		b	.L187
 2506              	.L202:
 2507 00da 00BF     		.align	2
 2508              	.L201:
 2509 00dc 00000000 		.word	.LANCHOR0
 2510 00e0 00300240 		.word	1073885184
 2511 00e4 0024F400 		.word	16000000
 2512 00e8 40787D01 		.word	25000000
 2513              		.cfi_endproc
 2514              	.LFE156:
 2516              		.section	.text.rcu_flag_get,"ax",%progbits
 2517              		.align	1
 2518              		.p2align 2,,3
 2519              		.global	rcu_flag_get
 2520              		.syntax unified
 2521              		.thumb
 2522              		.thumb_func
 2524              	rcu_flag_get:
 2525              	.LVL182:
 2526              	.LFB157:
1226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     /* get the rcu flag */
 2527              		.loc 1 1226 1 is_stmt 1 view -0
 2528              		.cfi_startproc
 2529              		@ args = 0, pretend = 0, frame = 0
 2530              		@ frame_needed = 0, uses_anonymous_args = 0
 2531              		@ link register save eliminated.
 2532              		.loc 1 1228 5 view .LVU626
 2533              		.loc 1 1228 18 is_stmt 0 view .LVU627
 2534 0000 8309     		lsrs	r3, r0, #6
 2535 0002 03F18043 		add	r3, r3, #1073741824
 2536 0006 03F50E33 		add	r3, r3, #145408
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 75


 2537              		.loc 1 1228 38 view .LVU628
 2538 000a 00F01F00 		and	r0, r0, #31
 2539              	.LVL183:
 2540              		.loc 1 1228 18 view .LVU629
 2541 000e 1B68     		ldr	r3, [r3]
 2542              		.loc 1 1228 14 view .LVU630
 2543 0010 23FA00F0 		lsr	r0, r3, r0
1229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         return SET;
1230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     } else {
1231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****         return RESET;
1232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     }
1233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2544              		.loc 1 1233 1 view .LVU631
 2545 0014 00F00100 		and	r0, r0, #1
 2546 0018 7047     		bx	lr
 2547              		.cfi_endproc
 2548              	.LFE157:
 2550 001a 00BF     		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 2551              		.align	1
 2552              		.p2align 2,,3
 2553              		.global	rcu_all_reset_flag_clear
 2554              		.syntax unified
 2555              		.thumb
 2556              		.thumb_func
 2558              	rcu_all_reset_flag_clear:
 2559              	.LFB158:
1234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** 
1235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** /*!
1236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \brief    clear all the reset flag
1237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[in]  none
1238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \param[out] none
1239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     \retval     none
1240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** */
1241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** void rcu_all_reset_flag_clear(void)
1242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** {
 2560              		.loc 1 1242 1 is_stmt 1 view -0
 2561              		.cfi_startproc
 2562              		@ args = 0, pretend = 0, frame = 0
 2563              		@ frame_needed = 0, uses_anonymous_args = 0
 2564              		@ link register save eliminated.
1243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2565              		.loc 1 1243 5 view .LVU633
 2566              		.loc 1 1243 16 is_stmt 0 view .LVU634
 2567 0000 034A     		ldr	r2, .L205
 2568 0002 D2F87438 		ldr	r3, [r2, #2164]
 2569 0006 43F08073 		orr	r3, r3, #16777216
 2570 000a C2F87438 		str	r3, [r2, #2164]
1244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_rcu.c **** }
 2571              		.loc 1 1244 1 view .LVU635
 2572 000e 7047     		bx	lr
 2573              	.L206:
 2574              		.align	2
 2575              	.L205:
 2576 0010 00300240 		.word	1073885184
 2577              		.cfi_endproc
 2578              	.LFE158:
 2580              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 76


 2581              		.align	1
 2582              		.p2align 2,,3
 2583              		.global	rcu_interrupt_flag_get
 2584              		.syntax unified
 2585              		.thumb
 2586              		.thumb_func
 2588              	rcu_interrupt_flag_get:
 2589              	.LFB182:
 2590              		.cfi_startproc
 2591              		@ args = 0, pretend = 0, frame = 0
 2592              		@ frame_needed = 0, uses_anonymous_args = 0
 2593              		@ link register save eliminated.
 2594 0000 8309     		lsrs	r3, r0, #6
 2595 0002 03F18043 		add	r3, r3, #1073741824
 2596 0006 03F50E33 		add	r3, r3, #145408
 2597 000a 00F01F00 		and	r0, r0, #31
 2598 000e 1B68     		ldr	r3, [r3]
 2599 0010 23FA00F0 		lsr	r0, r3, r0
 2600 0014 00F00100 		and	r0, r0, #1
 2601 0018 7047     		bx	lr
 2602              		.cfi_endproc
 2603              	.LFE182:
 2605 001a 00BF     		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2606              		.align	1
 2607              		.p2align 2,,3
 2608              		.global	rcu_interrupt_flag_clear
 2609              		.syntax unified
 2610              		.thumb
 2611              		.thumb_func
 2613              	rcu_interrupt_flag_clear:
 2614              	.LFB170:
 2615              		.cfi_startproc
 2616              		@ args = 0, pretend = 0, frame = 0
 2617              		@ frame_needed = 0, uses_anonymous_args = 0
 2618              		@ link register save eliminated.
 2619 0000 8309     		lsrs	r3, r0, #6
 2620 0002 03F18043 		add	r3, r3, #1073741824
 2621 0006 03F50E33 		add	r3, r3, #145408
 2622 000a 00F01F00 		and	r0, r0, #31
 2623 000e 1968     		ldr	r1, [r3]
 2624 0010 0122     		movs	r2, #1
 2625 0012 02FA00F0 		lsl	r0, r2, r0
 2626 0016 0843     		orrs	r0, r0, r1
 2627 0018 1860     		str	r0, [r3]
 2628 001a 7047     		bx	lr
 2629              		.cfi_endproc
 2630              	.LFE170:
 2632              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2633              		.align	1
 2634              		.p2align 2,,3
 2635              		.global	rcu_interrupt_enable
 2636              		.syntax unified
 2637              		.thumb
 2638              		.thumb_func
 2640              	rcu_interrupt_enable:
 2641              	.LFB172:
 2642              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 77


 2643              		@ args = 0, pretend = 0, frame = 0
 2644              		@ frame_needed = 0, uses_anonymous_args = 0
 2645              		@ link register save eliminated.
 2646 0000 8309     		lsrs	r3, r0, #6
 2647 0002 03F18043 		add	r3, r3, #1073741824
 2648 0006 03F50E33 		add	r3, r3, #145408
 2649 000a 00F01F00 		and	r0, r0, #31
 2650 000e 1968     		ldr	r1, [r3]
 2651 0010 0122     		movs	r2, #1
 2652 0012 02FA00F0 		lsl	r0, r2, r0
 2653 0016 0843     		orrs	r0, r0, r1
 2654 0018 1860     		str	r0, [r3]
 2655 001a 7047     		bx	lr
 2656              		.cfi_endproc
 2657              	.LFE172:
 2659              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2660              		.align	1
 2661              		.p2align 2,,3
 2662              		.global	rcu_interrupt_disable
 2663              		.syntax unified
 2664              		.thumb
 2665              		.thumb_func
 2667              	rcu_interrupt_disable:
 2668              	.LFB180:
 2669              		.cfi_startproc
 2670              		@ args = 0, pretend = 0, frame = 0
 2671              		@ frame_needed = 0, uses_anonymous_args = 0
 2672              		@ link register save eliminated.
 2673 0000 8309     		lsrs	r3, r0, #6
 2674 0002 03F18043 		add	r3, r3, #1073741824
 2675 0006 03F50E33 		add	r3, r3, #145408
 2676 000a 00F01F00 		and	r0, r0, #31
 2677 000e 1A68     		ldr	r2, [r3]
 2678 0010 0121     		movs	r1, #1
 2679 0012 01FA00F0 		lsl	r0, r1, r0
 2680 0016 22EA0000 		bic	r0, r2, r0
 2681 001a 1860     		str	r0, [r3]
 2682 001c 7047     		bx	lr
 2683              		.cfi_endproc
 2684              	.LFE180:
 2686 001e 00BF     		.section	.rodata
 2687              		.align	2
 2688              		.set	.LANCHOR0,. + 0
 2689              	.LC0:
 2690 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2690      00000000 
 2690      01020304 
 2690      06
 2691 000d 070809   		.ascii	"\007\010\011"
 2692              	.LC1:
 2693 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2693      01020304 
 2694              		.text
 2695              	.Letext0:
 2696              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2697              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2698              		.file 4 "../../../support/device/gd32f4xx/inc/gd32f4xx.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 78


 2699              		.file 5 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 79


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_rcu.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:18     .text.rcu_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:25     .text.rcu_deinit:0000000000000000 rcu_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:169    .text.rcu_deinit:0000000000000088 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:176    .text.rcu_periph_clock_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:183    .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:213    .text.rcu_periph_clock_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:220    .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:250    .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:257    .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:277    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:284    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:304    .text.rcu_periph_reset_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:311    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:331    .text.rcu_periph_reset_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:338    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:358    .text.rcu_bkp_reset_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:365    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:383    .text.rcu_bkp_reset_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:388    .text.rcu_bkp_reset_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:395    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:413    .text.rcu_bkp_reset_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:418    .text.rcu_system_clock_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:425    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:454    .text.rcu_system_clock_source_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:459    .text.rcu_system_clock_source_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:466    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:483    .text.rcu_system_clock_source_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:488    .text.rcu_ahb_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:495    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:524    .text.rcu_ahb_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:529    .text.rcu_apb1_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:536    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:565    .text.rcu_apb1_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:570    .text.rcu_apb2_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:577    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:606    .text.rcu_apb2_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:611    .text.rcu_ckout0_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:618    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:649    .text.rcu_ckout0_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:654    .text.rcu_ckout1_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:661    .text.rcu_ckout1_config:0000000000000000 rcu_ckout1_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:692    .text.rcu_ckout1_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:697    .text.rcu_pll_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:704    .text.rcu_pll_config:0000000000000000 rcu_pll_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:831    .text.rcu_pll_config:0000000000000078 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:836    .text.rcu_plli2s_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:843    .text.rcu_plli2s_config:0000000000000000 rcu_plli2s_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:888    .text.rcu_plli2s_config:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:893    .text.rcu_pllsai_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:900    .text.rcu_pllsai_config:0000000000000000 rcu_pllsai_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:959    .text.rcu_pllsai_config:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:964    .text.rcu_rtc_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:971    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1000   .text.rcu_rtc_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1005   .text.rcu_rtc_div_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 80


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1012   .text.rcu_rtc_div_config:0000000000000000 rcu_rtc_div_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1041   .text.rcu_rtc_div_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1046   .text.rcu_i2s_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1053   .text.rcu_i2s_clock_config:0000000000000000 rcu_i2s_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1082   .text.rcu_i2s_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1087   .text.rcu_ck48m_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1094   .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1123   .text.rcu_ck48m_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1128   .text.rcu_pll48m_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1135   .text.rcu_pll48m_clock_config:0000000000000000 rcu_pll48m_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1164   .text.rcu_pll48m_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1169   .text.rcu_timer_clock_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1176   .text.rcu_timer_clock_prescaler_config:0000000000000000 rcu_timer_clock_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1209   .text.rcu_timer_clock_prescaler_config:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1214   .text.rcu_tli_clock_div_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1221   .text.rcu_tli_clock_div_config:0000000000000000 rcu_tli_clock_div_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1250   .text.rcu_tli_clock_div_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1255   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1262   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1291   .text.rcu_lxtal_drive_capability_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1296   .text.rcu_osci_stab_wait:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1303   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1321   .text.rcu_osci_stab_wait:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1790   .text.rcu_osci_stab_wait:0000000000000138 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1798   .text.rcu_osci_on:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1805   .text.rcu_osci_on:0000000000000000 rcu_osci_on
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1825   .text.rcu_osci_off:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1832   .text.rcu_osci_off:0000000000000000 rcu_osci_off
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1852   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1859   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1919   .text.rcu_osci_bypass_mode_enable:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1924   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1931   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1991   .text.rcu_osci_bypass_mode_disable:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1996   .text.rcu_irc16m_adjust_value_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2003   .text.rcu_irc16m_adjust_value_set:0000000000000000 rcu_irc16m_adjust_value_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2036   .text.rcu_irc16m_adjust_value_set:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2041   .text.rcu_spread_spectrum_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2048   .text.rcu_spread_spectrum_config:0000000000000000 rcu_spread_spectrum_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2089   .text.rcu_spread_spectrum_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2094   .text.rcu_spread_spectrum_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2101   .text.rcu_spread_spectrum_enable:0000000000000000 rcu_spread_spectrum_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2119   .text.rcu_spread_spectrum_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2124   .text.rcu_spread_spectrum_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2131   .text.rcu_spread_spectrum_disable:0000000000000000 rcu_spread_spectrum_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2149   .text.rcu_spread_spectrum_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2154   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2161   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2179   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2184   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2191   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2209   .text.rcu_hxtal_clock_monitor_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2214   .text.rcu_voltage_key_unlock:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2221   .text.rcu_voltage_key_unlock:0000000000000000 rcu_voltage_key_unlock
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2238   .text.rcu_voltage_key_unlock:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2244   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2251   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s 			page 81


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2273   .text.rcu_deepsleep_voltage_set:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2278   .text.rcu_clock_freq_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2285   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2435   .text.rcu_clock_freq_get:00000000000000b4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2439   .text.rcu_clock_freq_get:00000000000000b8 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2509   .text.rcu_clock_freq_get:00000000000000dc $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2517   .text.rcu_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2524   .text.rcu_flag_get:0000000000000000 rcu_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2551   .text.rcu_all_reset_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2558   .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2576   .text.rcu_all_reset_flag_clear:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2581   .text.rcu_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2588   .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2606   .text.rcu_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2613   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2633   .text.rcu_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2640   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2660   .text.rcu_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2667   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:2687   .rodata:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1350   .text.rcu_osci_stab_wait:0000000000000029 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccCq5vGD.s:1350   .text.rcu_osci_stab_wait:000000000000002a $t

NO UNDEFINED SYMBOLS
