// Seed: 2047825401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_1), .id_1(id_1), .id_2(0), .id_3(1), .id_4(1 == 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_10
  );
  wire id_11;
  assign id_2 = id_8;
endmodule
