{"files":[{"patch":"@@ -3081,2 +3081,2 @@\n-\/\/ NOTE: for Long, its valid rotation value is 6 bits, although basic vector instruction only support 5 bit vector-immediate,\n-\/\/       in Zvbb, vror.vi support 6 bits vector-immediate, so the imm implementation of Long and other types can be unified.\n+\/\/ NOTE: As vror.vi encodes 6-bits immediate rotate amount, which is different from other vector-immediate instructions,\n+\/\/       implementation of vector rotation for long and other types can be unified.\n@@ -3130,1 +3130,0 @@\n-  effect(TEMP_DEF dst_src);\n@@ -3143,1 +3142,0 @@\n-  effect(TEMP_DEF dst_src);\n@@ -3156,1 +3154,0 @@\n-  effect(TEMP_DEF dst_src);\n@@ -3219,1 +3216,0 @@\n-  effect(TEMP_DEF dst_src);\n@@ -3232,1 +3228,0 @@\n-  effect(TEMP_DEF dst_src);\n@@ -3245,1 +3240,0 @@\n-  effect(TEMP_DEF dst_src);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":2,"deletions":8,"binary":false,"changes":10,"status":"modified"}]}