xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Apr 04, 2025 at 12:58:20 EDT
xmverilog
	../testbench/upsampler_tb.v
	-compile
TOOL:	xmverilog	17.10-s001: Exiting on Apr 04, 2025 at 12:58:21 EDT  (total: 00:00:01)
