/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az166-250
+ date
Thu Sep 14 03:54:38 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1694663678
+ CACTUS_STARTTIME=1694663678
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Sep 14 2023 (03:47:13)
Run date:          Sep 14 2023 (03:54:39+0000)
Run host:          fv-az166-250.yhxsnkrsqbeeneztuj2nrdttgf.jx.internal.cloudapp.net (pid=127523)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az166-250
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7098320KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=210fb8aa-d9b4-2c4e-8da2-fd0645887aa6, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1041-azure, OSVersion="#48-Ubuntu SMP Tue Jun 20 20:34:08 UTC 2023", HostName=fv-az166-250, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7098320KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00299884 sec
      iterations=10000000... time=0.0252879 sec
      iterations=100000000... time=0.247048 sec
      iterations=400000000... time=0.969061 sec
      iterations=800000000... time=1.93487 sec
      iterations=800000000... time=1.49416 sec
      result: 3.63046 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00314934 sec
      iterations=10000000... time=0.0275733 sec
      iterations=100000000... time=0.284022 sec
      iterations=400000000... time=1.08249 sec
      result: 11.8246 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00151252 sec
      iterations=10000000... time=0.0158818 sec
      iterations=100000000... time=0.180397 sec
      iterations=600000000... time=0.98982 sec
      iterations=1200000000... time=2.01012 sec
      result: 9.55168 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000122502 sec
      iterations=10000... time=0.00136892 sec
      iterations=100000... time=0.0128646 sec
      iterations=1000000... time=0.121346 sec
      iterations=9000000... time=1.10321 sec
      result: 1.22579 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000395305 sec
      iterations=10000... time=0.00408255 sec
      iterations=100000... time=0.0417153 sec
      iterations=1000000... time=0.419233 sec
      iterations=3000000... time=1.28082 sec
      result: 4.2694 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.6e-06 sec
      iterations=100... time=2.37e-05 sec
      iterations=1000... time=0.000235102 sec
      iterations=10000... time=0.00267162 sec
      iterations=100000... time=0.0234131 sec
      iterations=1000000... time=0.235371 sec
      iterations=5000000... time=1.20902 sec
      result: 101.636 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.101e-06 sec
      iterations=10... time=4.12e-05 sec
      iterations=100... time=0.000619006 sec
      iterations=1000... time=0.00539395 sec
      iterations=10000... time=0.0407752 sec
      iterations=100000... time=0.410301 sec
      iterations=300000... time=1.25582 sec
      result: 46.9672 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.2e-06 sec
      iterations=10000... time=2.31e-05 sec
      iterations=100000... time=0.000223002 sec
      iterations=1000000... time=0.00236902 sec
      iterations=10000000... time=0.023987 sec
      iterations=100000000... time=0.247875 sec
      iterations=400000000... time=0.960384 sec
      iterations=800000000... time=1.92163 sec
      result: 0.300254 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.72e-05 sec
      iterations=10000... time=0.000135802 sec
      iterations=100000... time=0.00134792 sec
      iterations=1000000... time=0.01423 sec
      iterations=10000000... time=0.14234 sec
      iterations=80000000... time=1.21476 sec
      result: 1.89807 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.32e-05 sec
      iterations=1000... time=0.000228603 sec
      iterations=10000... time=0.00228733 sec
      iterations=100000... time=0.0252736 sec
      iterations=1000000... time=0.261957 sec
      iterations=4000000... time=1.0004 sec
      result: 98.2648 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.6e-06 sec
      iterations=10... time=7.6401e-05 sec
      iterations=100... time=0.00076351 sec
      iterations=1000... time=0.00842051 sec
      iterations=10000... time=0.0862677 sec
      iterations=100000... time=0.838336 sec
      iterations=200000... time=1.69006 sec
      result: 23.2664 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.0601e-05 sec
      iterations=10... time=0.000327504 sec
      iterations=100... time=0.00319364 sec
      iterations=1000... time=0.0301015 sec
      iterations=10000... time=0.309555 sec
      iterations=40000... time=1.21442 sec
      result: 0.0569159 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.77e-05 sec
      iterations=10... time=0.000877311 sec
      iterations=100... time=0.00867801 sec
      iterations=1000... time=0.0846155 sec
      iterations=10000... time=0.821863 sec
      iterations=20000... time=1.64241 sec
      result: 0.14816 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00443096 sec
      iterations=10... time=0.0536311 sec
      iterations=100... time=0.549678 sec
      iterations=200... time=1.06324 sec
      result: 0.462806 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00275854 sec
      iterations=10000000... time=0.0245021 sec
      iterations=100000000... time=0.252533 sec
      iterations=400000000... time=1.00957 sec
      iterations=400000000... time=0.759888 sec
      result: 3.2041 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00287679 sec
      iterations=10000000... time=0.0265216 sec
      iterations=100000000... time=0.272905 sec
      iterations=400000000... time=1.06784 sec
      result: 11.9869 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186467 sec
      iterations=10000000... time=0.0169966 sec
      iterations=100000000... time=0.166846 sec
      iterations=700000000... time=1.19087 sec
      result: 9.40486 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000122452 sec
      iterations=10000... time=0.00115426 sec
      iterations=100000... time=0.0119869 sec
      iterations=1000000... time=0.125117 sec
      iterations=9000000... time=1.14961 sec
      result: 1.27734 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000478456 sec
      iterations=10000... time=0.0037742 sec
      iterations=100000... time=0.0398986 sec
      iterations=1000000... time=0.414622 sec
      iterations=3000000... time=1.25006 sec
      result: 4.16686 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.4e-06 sec
      iterations=100... time=2.225e-05 sec
      iterations=1000... time=0.000239053 sec
      iterations=10000... time=0.00257383 sec
      iterations=100000... time=0.0257035 sec
      iterations=1000000... time=0.253813 sec
      iterations=4000000... time=1.00015 sec
      result: 98.2891 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.15e-06 sec
      iterations=10... time=3.94005e-05 sec
      iterations=100... time=0.000387905 sec
      iterations=1000... time=0.00458696 sec
      iterations=10000... time=0.040211 sec
      iterations=100000... time=0.400209 sec
      iterations=300000... time=1.21897 sec
      result: 48.3871 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.75e-06 sec
      iterations=10000... time=2.2751e-05 sec
      iterations=100000... time=0.000222903 sec
      iterations=1000000... time=0.00225628 sec
      iterations=10000000... time=0.0251296 sec
      iterations=100000000... time=0.251543 sec
      iterations=400000000... time=1.00621 sec
      result: 0.31444 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.715e-05 sec
      iterations=10000... time=0.000134852 sec
      iterations=100000... time=0.00134832 sec
      iterations=1000000... time=0.0148128 sec
      iterations=10000000... time=0.150506 sec
      iterations=70000000... time=1.06413 sec
      result: 1.90023 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=3.65e-06 sec
      iterations=100... time=3.365e-05 sec
      iterations=1000... time=0.000333855 sec
      iterations=10000... time=0.00411541 sec
      iterations=100000... time=0.0369751 sec
      iterations=1000000... time=0.384521 sec
      iterations=3000000... time=1.12647 sec
      result: 65.4503 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.35e-06 sec
      iterations=10... time=8.2501e-05 sec
      iterations=100... time=0.000943363 sec
      iterations=1000... time=0.00934913 sec
      iterations=10000... time=0.0888232 sec
      iterations=100000... time=0.865219 sec
      iterations=200000... time=1.66711 sec
      result: 23.5867 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.4e-06 sec
      iterations=10... time=2.435e-05 sec
      iterations=100... time=0.000244553 sec
      iterations=1000... time=0.00257333 sec
      iterations=10000... time=0.0256883 sec
      iterations=100000... time=0.26256 sec
      iterations=400000... time=1.1676 sec
      result: 0.249744 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.165e-05 sec
      iterations=10... time=0.000149403 sec
      iterations=100... time=0.00146647 sec
      iterations=1000... time=0.0155021 sec
      iterations=10000... time=0.149138 sec
      iterations=70000... time=0.992035 sec
      iterations=140000... time=1.87984 sec
      result: 0.434335 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00113256 sec
      iterations=10... time=0.0182383 sec
      iterations=100... time=0.178078 sec
      iterations=600... time=1.07761 sec
      result: 1.3699 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Sep 14 03:55:38 UTC 2023
+ echo Done.
Done.
  Elapsed time: 60.3 s
