

================================================================
== Vitis HLS Report for 'MAC'
================================================================
* Date:           Wed Oct 30 08:48:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        18|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    126|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   8|    592|    511|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    242|    -|
|Register         |        -|   -|    337|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|    929|    879|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   8|      2|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U1  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U4         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   8|  592|  511|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_1_fu_161_p2          |         +|   0|  0|  38|          31|           1|
    |and_ln28_fu_215_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_202       |       and|   0|  0|   2|           1|           1|
    |ap_condition_465       |       and|   0|  0|   2|           1|           1|
    |ap_condition_468       |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_155_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln28_1_fu_203_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_fu_197_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln28_fu_209_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln37_fu_221_p3  |    select|   0|  0|  32|           1|          30|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 126|         101|          73|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  57|         14|    1|         14|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load      |   9|          2|   31|         62|
    |ap_sig_allocacmp_pow_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_y_load_1    |   9|          2|   32|         64|
    |ap_sig_allocacmp_z_load      |  13|          3|   32|         96|
    |grp_fu_100_opcode            |  13|          3|    2|          6|
    |grp_fu_100_p0                |  13|          3|   32|         96|
    |grp_fu_100_p1                |  13|          3|   32|         96|
    |grp_fu_104_p0                |  17|          4|   32|        128|
    |grp_fu_104_p1                |  17|          4|   32|        128|
    |i_fu_72                      |   9|          2|   31|         62|
    |pow_fu_68                    |   9|          2|   32|         64|
    |y_fu_60                      |   9|          2|   32|         64|
    |z_fu_64                      |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 242|         56|  389|       1016|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_read_reg_280               |  32|   0|   32|          0|
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_72                      |  31|   0|   31|          0|
    |icmp_ln26_reg_285            |   1|   0|    1|          0|
    |mul4_reg_309                 |  32|   0|   32|          0|
    |pow_fu_68                    |  32|   0|   32|          0|
    |pow_load_reg_296             |  32|   0|   32|          0|
    |reg_118                      |  32|   0|   32|          0|
    |reg_124                      |  32|   0|   32|          0|
    |select_ln37_reg_303          |   1|   0|   32|         31|
    |y_fu_60                      |  32|   0|   32|          0|
    |z_fu_64                      |  32|   0|   32|          0|
    |z_load_reg_289               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 337|   0|  368|         31|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|           MAC|  return value|
|a          |   in|   32|     ap_none|             a|        scalar|
|b          |   in|   32|     ap_none|             b|        scalar|
|c          |   in|   32|     ap_none|             c|        scalar|
|j          |   in|   32|     ap_none|             j|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

