<def f='tvm/tir/transforms/storage_access.h' l='77' ll='82'/>
<use f='tvm/tir/transforms/storage_access.h' l='96' c='_ZN3tvm3tir20StorageAccessVisitorC1Ev'/>
<use f='tvm/tir/transforms/storage_access.h' l='121' c='_ZN3tvm3tir20StorageAccessVisitor9SummarizeESt6vectorINS1_9StmtEntryESaIS3_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/storage_access.h' l='128'/>
<use f='tvm/tir/transforms/storage_access.h' l='140'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='122' c='_ZN3tvm3tir17CoProcSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='128' c='_ZN3tvm3tir17CoProcSyncPlanner8PlanSyncESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeEb'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='145' c='_ZN3tvm3tir17CoProcSyncPlanner8PlanSyncESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeEb'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='173' c='_ZN3tvm3tir17CoProcSyncPlanner8PlanSyncESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeEb'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='242' c='_ZN3tvm3tir21CoProcBarrierDetector9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='252' c='_ZN3tvm3tir21CoProcBarrierDetector16PlanWriteBarrierESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='265' c='_ZN3tvm3tir21CoProcBarrierDetector16PlanWriteBarrierESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='290' c='_ZN3tvm3tir21CoProcBarrierDetector15PlanReadBarrierESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/coproc_sync.cc' l='304' c='_ZN3tvm3tir21CoProcBarrierDetector15PlanReadBarrierESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<size>32</size>
<doc f='tvm/tir/transforms/storage_access.h' l='76'>/*! \brief Access pattern about a single statement */</doc>
<mbr r='tvm::tir::StorageAccessVisitor::StmtEntry::stmt' o='0' t='const tvm::runtime::Object *'/>
<mbr r='tvm::tir::StorageAccessVisitor::StmtEntry::access' o='64' t='std::vector&lt;AccessEntry&gt;'/>
<use f='tvm/tir/transforms/storage_access.cc' l='109' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='111' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='134' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='154' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='156' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='184' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='186' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='191' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='204' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_9WhileNodeE'/>
<use f='tvm/tir/transforms/storage_access.cc' l='206' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_9WhileNodeE'/>
<size>32</size>
<use f='tvm/tir/transforms/thread_storage_sync.cc' l='52' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/thread_storage_sync.cc' l='59' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/thread_storage_sync.cc' l='106' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/tir/transforms/thread_storage_sync.cc' l='142' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<size>32</size>
