// Seed: 3881591397
module module_0 (
    input id_0,
    input logic id_1,
    input reg id_2,
    input id_3,
    output reg id_4
);
  always @(posedge id_3) begin
    id_4 <= 1'h0;
    id_4 <= id_2;
    id_4 <= 1;
  end
endmodule
