<h3 id=x248><a href=PostExecution_IR.html#x248>x248</a> = ArrayFromSeq(seq=[1, 2, 3.0, 4, 5.00, 6.0])</h3>
<text><strong>Name</strong>: input<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:12:25<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x252>x252</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x249><a href=PostExecution_IR.html#x249>x249</a> = DRAMHostNew(dims=[6],zero=0.0)</h3>
<text><strong>Name</strong>: inDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:13:25<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x252>x252</a>, <a href=PostExecution_IR.html#x263>x263</a>, <a href=PostExecution_IR.html#x265>x265</a>, <a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x250><a href=PostExecution_IR.html#x250>x250</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: realDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:14:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x339>x339</a>, <a href=PostExecution_IR.html#x342>x342</a>, <a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x416>x416</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x251><a href=PostExecution_IR.html#x251>x251</a> = DRAMHostNew(dims=[3, 2],zero=0.0)</h3>
<text><strong>Name</strong>: imagDRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:15:27<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x386>x386</a>, <a href=PostExecution_IR.html#x389>x389</a>, <a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x418>x418</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x252><a href=PostExecution_IR.html#x252>x252</a> = SetMem(dram=<a href=PostExecution_IR.html#x249>x249</a>,data=<a href=PostExecution_IR.html#x248>x248</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:17:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x5<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x249}, writes={x249})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x252>x252</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x414><a href=PostExecution_IR.html#x414>x414</a> = AccelScope(block=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:19:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x50<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, simple=true, reads={x249,x251,x250}, writes={x251,x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x283>x283</a>, <a href=PostExecution_IR.html#x410>x410</a>, <a href=PostExecution_IR.html#x400>x400</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x314>x314</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x316>x316</a>, <a href=PostExecution_IR.html#x302>x302</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x308>x308</a>, <a href=PostExecution_IR.html#x273>x273</a>, <a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x395>x395</a>, <a href=PostExecution_IR.html#x363>x363</a>, <a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 1069 cycles/iter<br>
<font size="2">(1069 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x253><a href=PostExecution_IR.html#x253>x253</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: winSRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:20:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x293>x293</a>, <a href=PostExecution_IR.html#x302>x302</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<h3 id=x254><a href=PostExecution_IR.html#x254>x254</a> = SRAMNew(dims=[6],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: inSRAM<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:21:27<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>, <a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>]<br></text>
<h3 id=x255><a href=PostExecution_IR.html#x255>x255</a> = SRAMNew(dims=[4],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: frame<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:22:26<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x304>x304</a>, <a href=PostExecution_IR.html#x308>x308</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<h3 id=x256><a href=PostExecution_IR.html#x256>x256</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:23:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>, <a href=PostExecution_IR.html#x314>x314</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>]<br></text>
<h3 id=x257><a href=PostExecution_IR.html#x257>x257</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:24:25<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x310>x310</a>, <a href=PostExecution_IR.html#x316>x316</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x310>x310</a>]<br></text>
<h3 id=x258><a href=PostExecution_IR.html#x258>x258</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: real2D<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:25:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x315>x315</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<h3 id=x259><a href=PostExecution_IR.html#x259>x259</a> = SRAMNew(dims=[3, 2],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imag2D<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:26:27<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x317>x317</a>, <a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x317>x317</a>]<br></text>
<h3 id=x290><a href=PostExecution_IR.html#x290>x290</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x249,x254}, writes={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x283>x283</a>, <a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (6,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PostExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 118 cycles/iter<br>
<font size="2">(118 total cycles, 1 total iters)<br></font> </font><br><br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x260><a href=PostExecution_IR.html#x260>x260</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x266>x266</a>, <a href=PostExecution_IR.html#x270>x270</a>, <a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x266>x266</a>]<br></text>
<h3 id=x261><a href=PostExecution_IR.html#x261>x261</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x268>x268</a>, <a href=PostExecution_IR.html#x273>x273</a>, <a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x268>x268</a>]<br></text>
<h3 id=x262><a href=PostExecution_IR.html#x262>x262</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x270>x270</a>, <a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<h3 id=x269><a href=PostExecution_IR.html#x269>x269</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x249,x260,x261}, writes={x260,x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x260>x260</a>, <a href=PostExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 118 cycles/iter<br>
<font size="2">(118 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x263><a href=PostExecution_IR.html#x263>x263</a> = DRAMAddress(dram=<a href=PostExecution_IR.html#x249>x249</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x264>x264</a>, <a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x249})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x264><a href=PostExecution_IR.html#x264>x264</a> = SimpleStruct(elems=[(offset,<a href=PostExecution_IR.html#x263>x263</a>), (size,64), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0035: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x264>x264</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x265><a href=PostExecution_IR.html#x265>x265</a> = DRAMIsAlloc(dram=<a href=PostExecution_IR.html#x249>x249</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x266>x266</a>, <a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x249})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x266><a href=PostExecution_IR.html#x266>x266</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x260>x260</a>,data=<a href=PostExecution_IR.html#x264>x264</a>,ens=[<a href=PostExecution_IR.html#x265>x265</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x266>x266</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x267><a href=PostExecution_IR.html#x267>x267</a> = SimpleStruct(elems=[(size,16), (start,0), (end,6)])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>FixedBits</strong>: true<br></text>
<text><strong>Global</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x268><a href=PostExecution_IR.html#x268>x268</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x261>x261</a>,data=<a href=PostExecution_IR.html#x267>x267</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x268>x268</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x270><a href=PostExecution_IR.html#x270>x270</a> = FringeDenseLoad(dram=<a href=PostExecution_IR.html#x249>x249</a>,cmdStream=<a href=PostExecution_IR.html#x260>x260</a>,dataStream=<a href=PostExecution_IR.html#x262>x262</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x249,x260,x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<h3 id=x289><a href=PostExecution_IR.html#x289>x289</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x261,x262,x254}, writes={x261,x262,x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x283>x283</a>, <a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x290>x290</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 118 cycles/iter<br>
<font size="2">(118 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x271><a href=PostExecution_IR.html#x271>x271</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x275>x275</a>, <a href=PostExecution_IR.html#x283>x283</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x275>x275</a>]<br></text>
<h3 id=x272><a href=PostExecution_IR.html#x272>x272</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x277>x277</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x277>x277</a>]<br></text>
<h3 id=x278><a href=PostExecution_IR.html#x278>x278</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x112<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261,x271,x272}, writes={x261,x271,x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x271>x271</a>, <a href=PostExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 1 cycles/iter<br>
<font size="2">(1 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x273><a href=PostExecution_IR.html#x273>x273</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x261>x261</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x274>x274</a>, <a href=PostExecution_IR.html#x276>x276</a>, <a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x273>x273</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x274><a href=PostExecution_IR.html#x274>x274</a> = FieldApply(struct=<a href=PostExecution_IR.html#x273>x273</a>,field=end)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x275><a href=PostExecution_IR.html#x275>x275</a> = RegWrite(mem=<a href=PostExecution_IR.html#x271>x271</a>,data=<a href=PostExecution_IR.html#x274>x274</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x271}, writes={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x275>x275</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x276><a href=PostExecution_IR.html#x276>x276</a> = FieldApply(struct=<a href=PostExecution_IR.html#x273>x273</a>,field=size)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x277><a href=PostExecution_IR.html#x277>x277</a> = RegWrite(mem=<a href=PostExecution_IR.html#x272>x272</a>,data=<a href=PostExecution_IR.html#x276>x276</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x272}, writes={x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x277>x277</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x278>x278</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x279><a href=PostExecution_IR.html#x279>x279</a> = RegRead(mem=<a href=PostExecution_IR.html#x272>x272</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x235, 0031: x113<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x280>x280</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x272})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x276>x276</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x276>x276</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x279>x279</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x280><a href=PostExecution_IR.html#x280>x280</a> = CounterNew(start=0,end=<a href=PostExecution_IR.html#x279>x279</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x114<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x281>x281</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x288>x288</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b115>b115</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1, block=-1)<br></text>
<h3 id=x281><a href=PostExecution_IR.html#x281>x281</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x280>x280</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x288>x288</a>, <a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x288>x288</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1, block=-1)<br></text>
<h3 id=x288><a href=PostExecution_IR.html#x288>x288</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x281>x281</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b115>b115</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x123<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x271,x262,x254}, writes={x262,x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>BodyLatency</strong>: [4.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x271>x271</a>, <a href=PostExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PostExecution_IR.html#x104>x104</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 111 cycles/iter<br>
<font size="2">(111 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b115><a href=PostExecution_IR.html#b115>b115</a></h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x117>x117</a>, <a href=PostExecution_IR.html#x282>x282</a>, <a href=PostExecution_IR.html#x119>x119</a>, <a href=PostExecution_IR.html#x287>x287</a>, <a href=PostExecution_IR.html#x122>x122</a>, <a href=PostExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b115>b115</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x280>x280</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x282><a href=PostExecution_IR.html#x282>x282</a> = FixLeq(a=0,b=<a href=PostExecution_IR.html#b115>b115</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x117<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x283><a href=PostExecution_IR.html#x283>x283</a> = RegRead(mem=<a href=PostExecution_IR.html#x271>x271</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x284>x284</a>, <a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x283>x283</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x284><a href=PostExecution_IR.html#x284>x284</a> = FixLst(a=<a href=PostExecution_IR.html#b115>b115</a>,b=<a href=PostExecution_IR.html#x283>x283</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x285><a href=PostExecution_IR.html#x285>x285</a> = And(a=<a href=PostExecution_IR.html#x282>x282</a>,b=<a href=PostExecution_IR.html#x284>x284</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x286><a href=PostExecution_IR.html#x286>x286</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x262>x262</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x287>x287</a>, <a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b115>b115</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b115>b115</a>:[<a href=PostExecution_IR.html#b115>b115</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b115>b115</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x286>x286</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b115>b115</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x287><a href=PostExecution_IR.html#x287>x287</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x254>x254</a>,data=<a href=PostExecution_IR.html#x286>x286</a>,addr=[<a href=PostExecution_IR.html#b115>b115</a>],ens=[<a href=PostExecution_IR.html#x285>x285</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:28:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254}, writes={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b115>b115</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b115>b115</a>:[<a href=PostExecution_IR.html#b115>b115</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b115>b115</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x287>x287</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b115>b115</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x286>x286</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x291><a href=PostExecution_IR.html#x291>x291</a> = CounterNew(start=0,end=4,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:20<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x14<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x292>x292</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x294>x294</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b15>b15</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1, block=-1)<br></text>
<h3 id=x292><a href=PostExecution_IR.html#x292>x292</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x291>x291</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:26<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x294>x294</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x292>x292</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x294>x294</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1, block=-1)<br></text>
<h3 id=x294><a href=PostExecution_IR.html#x294>x294</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x292>x292</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b15>b15</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:26<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253}, writes={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [3.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 5 cycles/iter<br>
<font size="2">(5 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b15><a href=PostExecution_IR.html#b15>b15</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:26<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x17>x17</a>, <a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b15>b15</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b15>b15</a>:-1},c=3,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x291>x291</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x293><a href=PostExecution_IR.html#x293>x293</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x253>x253</a>,data=1,addr=[<a href=PostExecution_IR.html#b15>b15</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:29:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253}, writes={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b15>b15</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b15>b15</a>:[<a href=PostExecution_IR.html#b15>b15</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b15>b15</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b15>b15</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x295><a href=PostExecution_IR.html#x295>x295</a> = CounterNew(start=0,end=2,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:31:22<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x296>x296</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x319>x319</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b20>b20</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1, block=-1)<br></text>
<h3 id=x296><a href=PostExecution_IR.html#x296>x296</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x295>x295</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:31:28<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x319>x319</a>, <a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x319>x319</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1, block=-1)<br></text>
<h3 id=x319><a href=PostExecution_IR.html#x319>x319</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x296>x296</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b20>b20</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:31:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x47<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x259,x258,x255,x256,x253,x257,x254}, writes={x259,x258,x255,x256,x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x314>x314</a>, <a href=PostExecution_IR.html#x316>x316</a>, <a href=PostExecution_IR.html#x302>x302</a>, <a href=PostExecution_IR.html#x308>x308</a>, <a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 65 cycles/iter<br>
<font size="2">(65 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b20><a href=PostExecution_IR.html#b20>b20</a></h3>
<text><strong>Name</strong>: f<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:31:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x43>x43</a>, <a href=PostExecution_IR.html#x25>x25</a>, <a href=PostExecution_IR.html#x315>x315</a>, <a href=PostExecution_IR.html#x126>x126</a>, <a href=PostExecution_IR.html#x317>x317</a>, <a href=PostExecution_IR.html#x45>x45</a>, <a href=PostExecution_IR.html#x299>x299</a>, <a href=PostExecution_IR.html#x90>x90</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b20>b20</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b20>b20</a>:-1},c=1,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x295>x295</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x297><a href=PostExecution_IR.html#x297>x297</a> = CounterNew(start=0,end=4,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:32:22<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x298>x298</a>, <a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x305>x305</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b23>b23</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 45<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1, block=-1)<br></text>
<h3 id=x298><a href=PostExecution_IR.html#x298>x298</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x297>x297</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:32:28<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x305>x305</a>, <a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x305>x305</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 46<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1, block=-1)<br></text>
<h3 id=x305><a href=PostExecution_IR.html#x305>x305</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x298>x298</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b23>b23</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:32:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254,x253,x255}, writes={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>BodyLatency</strong>: [16.2]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x254>x254</a>, <a href=PostExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 18 cycles/iter<br>
<font size="2">(36 total cycles, 2 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b23><a href=PostExecution_IR.html#b23>b23</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:32:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x300>x300</a>, <a href=PostExecution_IR.html#x28>x28</a>, <a href=PostExecution_IR.html#x302>x302</a>, <a href=PostExecution_IR.html#x304>x304</a>, <a href=PostExecution_IR.html#x26>x26</a>, <a href=PostExecution_IR.html#x30>x30</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b23>b23</a>:-1},c=3,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x297>x297</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x299><a href=PostExecution_IR.html#x299>x299</a> = FixSLA(a=<a href=PostExecution_IR.html#b20>b20</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: BlackboxLowering.scala:21:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x300><a href=PostExecution_IR.html#x300>x300</a> = FixAdd(a=<a href=PostExecution_IR.html#x299>x299</a>,b=<a href=PostExecution_IR.html#b23>b23</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:35<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x26<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.2<br></text>
<h3 id=x301><a href=PostExecution_IR.html#x301>x301</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x254>x254</a>,addr=[<a href=PostExecution_IR.html#x300>x300</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x27<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x303>x303</a>, <a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=2)],b=0),i=<a href=PostExecution_IR.html#b20>b20</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b20>b20</a>:[<a href=PostExecution_IR.html#b20>b20</a>],<a href=PostExecution_IR.html#b23>b23</a>:[<a href=PostExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b20>b20</a>:0,<a href=PostExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x301>x301</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b20>b20</a>:2,<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
<h3 id=x302><a href=PostExecution_IR.html#x302>x302</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x253>x253</a>,addr=[<a href=PostExecution_IR.html#b23>b23</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:49<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x303>x303</a>, <a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b23>b23</a>:[<a href=PostExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x303><a href=PostExecution_IR.html#x303>x303</a> = FltMul(a=<a href=PostExecution_IR.html#x301>x301</a>,b=<a href=PostExecution_IR.html#x302>x302</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:40<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
<h3 id=x304><a href=PostExecution_IR.html#x304>x304</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x255>x255</a>,data=<a href=PostExecution_IR.html#x303>x303</a>,addr=[<a href=PostExecution_IR.html#b23>b23</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:33:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255}, writes={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b23>b23</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b23>b23</a>:[<a href=PostExecution_IR.html#b23>b23</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b23>b23</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b23>b23</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 13.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x306><a href=PostExecution_IR.html#x306>x306</a> = CounterNew(start=0,end=3,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:36:28<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x32<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x307>x307</a>, <a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x311>x311</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b33>b33</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1, block=-1)<br></text>
<h3 id=x307><a href=PostExecution_IR.html#x307>x307</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x306>x306</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:36:34<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x34<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x311>x311</a>, <a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x311>x311</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1, block=-1)<br></text>
<h3 id=x311><a href=PostExecution_IR.html#x311>x311</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x307>x307</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b33>b33</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:36:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255,x256,x257}, writes={x256,x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>BodyLatency</strong>: [7.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x256>x256</a>, <a href=PostExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 8 cycles/iter<br>
<font size="2">(16 total cycles, 2 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b33><a href=PostExecution_IR.html#b33>b33</a></h3>
<text><strong>Name</strong>: k<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:36:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x35>x35</a>, <a href=PostExecution_IR.html#x309>x309</a>, <a href=PostExecution_IR.html#x36>x36</a>, <a href=PostExecution_IR.html#x37>x37</a>, <a href=PostExecution_IR.html#x308>x308</a>, <a href=PostExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b33>b33</a>:-1},c=2,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x306>x306</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x308><a href=PostExecution_IR.html#x308>x308</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x255>x255</a>,addr=[<a href=PostExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:26<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>, <a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b33>b33</a>:[<a href=PostExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x309><a href=PostExecution_IR.html#x309>x309</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x256>x256</a>,data=<a href=PostExecution_IR.html#x308>x308</a>,addr=[<a href=PostExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:37:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256}, writes={x256})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b33>b33</a>:[<a href=PostExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x309>x309</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
<h3 id=x310><a href=PostExecution_IR.html#x310>x310</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x257>x257</a>,data=0.0,addr=[<a href=PostExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:38:19<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257}, writes={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b33>b33</a>:[<a href=PostExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x310>x310</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x312><a href=PostExecution_IR.html#x312>x312</a> = CounterNew(start=0,end=3,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:41:28<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x313>x313</a>, <a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x318>x318</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b40>b40</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1, block=-1)<br></text>
<h3 id=x313><a href=PostExecution_IR.html#x313>x313</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x312>x312</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:41:34<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x318>x318</a>, <a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x318>x318</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1, block=-1)<br></text>
<h3 id=x318><a href=PostExecution_IR.html#x318>x318</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x313>x313</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b40>b40</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:41:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x46<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256,x258,x257,x259}, writes={x258,x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x316>x316</a>, <a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>BodyLatency</strong>: [7.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x256>x256</a>, <a href=PostExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x258>x258</a>, <a href=PostExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 8 cycles/iter<br>
<font size="2">(16 total cycles, 2 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b40><a href=PostExecution_IR.html#b40>b40</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:41:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x43>x43</a>, <a href=PostExecution_IR.html#x315>x315</a>, <a href=PostExecution_IR.html#x317>x317</a>, <a href=PostExecution_IR.html#x314>x314</a>, <a href=PostExecution_IR.html#x45>x45</a>, <a href=PostExecution_IR.html#x316>x316</a>, <a href=PostExecution_IR.html#x42>x42</a>, <a href=PostExecution_IR.html#x44>x44</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b40>b40</a>:-1},c=2,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x312>x312</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x314><a href=PostExecution_IR.html#x314>x314</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x256>x256</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x315>x315</a>, <a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x256})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x314>x314</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x315><a href=PostExecution_IR.html#x315>x315</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x258>x258</a>,data=<a href=PostExecution_IR.html#x314>x314</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>, <a href=PostExecution_IR.html#b20>b20</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:42:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x258}, writes={x258})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b20>b20</a>:[<a href=PostExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b20>b20</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x315>x315</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b20>b20</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
<h3 id=x316><a href=PostExecution_IR.html#x316>x316</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x257>x257</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x317>x317</a>, <a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x316>x316</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x317><a href=PostExecution_IR.html#x317>x317</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x259>x259</a>,data=<a href=PostExecution_IR.html#x316>x316</a>,addr=[<a href=PostExecution_IR.html#b40>b40</a>, <a href=PostExecution_IR.html#b20>b20</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:43:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259}, writes={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x317>x317</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b40>b40</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b40>b40</a>:[<a href=PostExecution_IR.html#b40>b40</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b40>b40</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b20>b20</a>:[<a href=PostExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b20>b20</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x317>x317</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b40>b40</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b20>b20</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x366><a href=PostExecution_IR.html#x366>x366</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x242, 0033: x180<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x250,x258}, writes={x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x363>x363</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>LoweredTransfer</strong>: DenseStore()<br></text>
<text><strong>LoweredTransferSize</strong>: (2,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 433 cycles/iter<br>
<font size="2">(433 total cycles, 1 total iters)<br></font> </font><br><br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x320><a href=PostExecution_IR.html#x320>x320</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>, <a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<h3 id=x321><a href=PostExecution_IR.html#x321>x321</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x359>x359</a>, <a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x359>x359</a>]<br></text>
<h3 id=x322><a href=PostExecution_IR.html#x322>x322</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x362>x362</a>, <a href=PostExecution_IR.html#x363>x363</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<h3 id=x323><a href=PostExecution_IR.html#x323>x323</a> = CounterNew(start=0,end=3,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:52:20<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x324>x324</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x323>x323</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x365>x365</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b240>b240</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1, block=-1)<br></text>
<h3 id=x324><a href=PostExecution_IR.html#x324>x324</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x323>x323</a>])</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:56:66<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x239, 0033: x179<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x365>x365</a>, <a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x175>x175</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x178>x178</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x365>x365</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1, block=-1)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<h3 id=x365><a href=PostExecution_IR.html#x365>x365</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x324>x324</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b240>b240</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:65:119<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x241, 0033: x179<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x366>x366</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x320,x258,x322,x250,x321}, writes={x320,x321,x322,x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x365>x365</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x363>x363</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x366>x366</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenDRAMs</strong>: [<a href=PostExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 433 cycles/iter<br>
<font size="2">(433 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b240><a href=PostExecution_IR.html#b240>b240</a></h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:58:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x136>x136</a>, <a href=PostExecution_IR.html#x171>x171</a>, <a href=PostExecution_IR.html#x328>x328</a>, <a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b240>b240</a>:-1},c=2,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x323>x323</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x361><a href=PostExecution_IR.html#x361>x361</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x175<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x365>x365</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x320,x321,x250,x258}, writes={x320,x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 32 cycles/iter<br>
<font size="2">(96 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x325><a href=PostExecution_IR.html#x325>x325</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x344>x344</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x325>x325</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<h3 id=x326><a href=PostExecution_IR.html#x326>x326</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x345>x345</a>, <a href=PostExecution_IR.html#x353>x353</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x326>x326</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x345>x345</a>]<br></text>
<h3 id=x327><a href=PostExecution_IR.html#x327>x327</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x135<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x346>x346</a>, <a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x346>x346</a>]<br></text>
<h3 id=x347><a href=PostExecution_IR.html#x347>x347</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x155<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x320,x327,x326,x250,x325}, writes={x320,x325,x326,x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [4.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x320>x320</a>, <a href=PostExecution_IR.html#x325>x325</a>, <a href=PostExecution_IR.html#x326>x326</a>, <a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 4 cycles/iter<br>
<font size="2">(12 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x328><a href=PostExecution_IR.html#x328>x328</a> = FixSLA(a=<a href=PostExecution_IR.html#b240>b240</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x136<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x329>x329</a>, <a href=PostExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x329><a href=PostExecution_IR.html#x329>x329</a> = FixDivSRA(a=<a href=PostExecution_IR.html#x328>x328</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x137<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x329>x329</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.2<br></text>
<h3 id=x330><a href=PostExecution_IR.html#x330>x330</a> = FixSLA(a=<a href=PostExecution_IR.html#x329>x329</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x331>x331</a>, <a href=PostExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x331><a href=PostExecution_IR.html#x331>x331</a> = FixSLA(a=<a href=PostExecution_IR.html#x330>x330</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x338>x338</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
<h3 id=x332><a href=PostExecution_IR.html#x332>x332</a> = FixSub(a=<a href=PostExecution_IR.html#x328>x328</a>,b=<a href=PostExecution_IR.html#x330>x330</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x333>x333</a>, <a href=PostExecution_IR.html#x334>x334</a>, <a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
<h3 id=x333><a href=PostExecution_IR.html#x333>x333</a> = FixAdd(a=<a href=PostExecution_IR.html#x332>x332</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x141<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x345>x345</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x334><a href=PostExecution_IR.html#x334>x334</a> = FixAdd(a=<a href=PostExecution_IR.html#x332>x332</a>,b=17)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x142<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x335>x335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x334>x334</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x335><a href=PostExecution_IR.html#x335>x335</a> = FixDivSRA(a=<a href=PostExecution_IR.html#x334>x334</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x335>x335</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
<h3 id=x336><a href=PostExecution_IR.html#x336>x336</a> = FixSLA(a=<a href=PostExecution_IR.html#x335>x335</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x337>x337</a>, <a href=PostExecution_IR.html#x346>x346</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 2.8<br></text>
<h3 id=x337><a href=PostExecution_IR.html#x337>x337</a> = FixSLA(a=<a href=PostExecution_IR.html#x336>x336</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x145<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x341>x341</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x337>x337</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
<h3 id=x338><a href=PostExecution_IR.html#x338>x338</a> = FixToFix(a=<a href=PostExecution_IR.html#x331>x331</a>,f2=FixFmt(s=TRUE,i=_64,f=_0))</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x146<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x338>x338</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.8<br></text>
<h3 id=x339><a href=PostExecution_IR.html#x339>x339</a> = DRAMAddress(dram=<a href=PostExecution_IR.html#x250>x250</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x147<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x340>x340</a>, <a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x339>x339</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x340><a href=PostExecution_IR.html#x340>x340</a> = FixAdd(a=<a href=PostExecution_IR.html#x338>x338</a>,b=<a href=PostExecution_IR.html#x339>x339</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x341>x341</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.8<br></text>
<h3 id=x341><a href=PostExecution_IR.html#x341>x341</a> = SimpleStruct(elems=[(offset,<a href=PostExecution_IR.html#x340>x340</a>), (size,<a href=PostExecution_IR.html#x337>x337</a>), (isLoad,false)])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0035: x149<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x341>x341</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
<h3 id=x342><a href=PostExecution_IR.html#x342>x342</a> = DRAMIsAlloc(dram=<a href=PostExecution_IR.html#x250>x250</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x150<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>, <a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x342>x342</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x343><a href=PostExecution_IR.html#x343>x343</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x320>x320</a>,data=<a href=PostExecution_IR.html#x341>x341</a>,ens=[<a href=PostExecution_IR.html#x342>x342</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x151<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x320}, writes={x320})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x343>x343</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
<h3 id=x344><a href=PostExecution_IR.html#x344>x344</a> = RegWrite(mem=<a href=PostExecution_IR.html#x325>x325</a>,data=<a href=PostExecution_IR.html#x332>x332</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x325}, writes={x325})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x344>x344</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x345><a href=PostExecution_IR.html#x345>x345</a> = RegWrite(mem=<a href=PostExecution_IR.html#x326>x326</a>,data=<a href=PostExecution_IR.html#x333>x333</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x326}, writes={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x345>x345</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x345>x345</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
<h3 id=x346><a href=PostExecution_IR.html#x346>x346</a> = RegWrite(mem=<a href=PostExecution_IR.html#x327>x327</a>,data=<a href=PostExecution_IR.html#x336>x336</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x327}, writes={x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x346>x346</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x346>x346</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x348><a href=PostExecution_IR.html#x348>x348</a> = RegRead(mem=<a href=PostExecution_IR.html#x327>x327</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x236, 0031: x156<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x349>x349</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x327})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x335>x335</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x335>x335</a>:[<a href=PostExecution_IR.html#b240>b240</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x348>x348</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x349><a href=PostExecution_IR.html#x349>x349</a> = CounterNew(start=0,end=<a href=PostExecution_IR.html#x348>x348</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x157<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x350>x350</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x349>x349</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x360>x360</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b158>b158</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1, block=-1)<br></text>
<h3 id=x350><a href=PostExecution_IR.html#x350>x350</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x349>x349</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x159<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x360>x360</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x350>x350</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x360>x360</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1, block=-1)<br></text>
<h3 id=x360><a href=PostExecution_IR.html#x360>x360</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x350>x350</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b158>b158</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x174<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x325,x326,x258,x321}, writes={x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>, <a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>BodyLatency</strong>: [5.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x325>x325</a>, <a href=PostExecution_IR.html#x326>x326</a>, <a href=PostExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PostExecution_IR.html#x135>x135</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 22 cycles/iter<br>
<font size="2">(66 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b158><a href=PostExecution_IR.html#b158>b158</a></h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x170>x170</a>, <a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x352>x352</a>, <a href=PostExecution_IR.html#x354>x354</a>, <a href=PostExecution_IR.html#x167>x167</a>, <a href=PostExecution_IR.html#x165>x165</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b158>b158</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x349>x349</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x351><a href=PostExecution_IR.html#x351>x351</a> = RegRead(mem=<a href=PostExecution_IR.html#x325>x325</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x164<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x352>x352</a>, <a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x325})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x352><a href=PostExecution_IR.html#x352>x352</a> = FixLeq(a=<a href=PostExecution_IR.html#x351>x351</a>,b=<a href=PostExecution_IR.html#b158>b158</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x165<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x352>x352</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 103<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x353><a href=PostExecution_IR.html#x353>x353</a> = RegRead(mem=<a href=PostExecution_IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x354>x354</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x353>x353</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x354><a href=PostExecution_IR.html#x354>x354</a> = FixLst(a=<a href=PostExecution_IR.html#b158>b158</a>,b=<a href=PostExecution_IR.html#x353>x353</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x167<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 105<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x355><a href=PostExecution_IR.html#x355>x355</a> = And(a=<a href=PostExecution_IR.html#x352>x352</a>,b=<a href=PostExecution_IR.html#x354>x354</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x168<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x356><a href=PostExecution_IR.html#x356>x356</a> = FixSub(a=<a href=PostExecution_IR.html#b158>b158</a>,b=<a href=PostExecution_IR.html#x351>x351</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x170<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x356>x356</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x357><a href=PostExecution_IR.html#x357>x357</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x258>x258</a>,addr=[<a href=PostExecution_IR.html#b240>b240</a>, <a href=PostExecution_IR.html#x356>x356</a>],ens=[<a href=PostExecution_IR.html#x355>x355</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x358>x358</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x258})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-2)],b=0),i=<a href=PostExecution_IR.html#b240>b240</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b158>b158</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x329>x329</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x329>x329</a>:[<a href=PostExecution_IR.html#b240>b240</a>],<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],<a href=PostExecution_IR.html#b158>b158</a>:[<a href=PostExecution_IR.html#b158>b158</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0,<a href=PostExecution_IR.html#b158>b158</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:-2,<a href=PostExecution_IR.html#b158>b158</a>:1,<a href=PostExecution_IR.html#b457>b457</a>:16},c=0,allIters={<a href=PostExecution_IR.html#b457>b457</a>:[<a href=PostExecution_IR.html#b240>b240</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
<h3 id=x358><a href=PostExecution_IR.html#x358>x358</a> = SimpleStruct(elems=[(_1,<a href=PostExecution_IR.html#x357>x357</a>), (_2,<a href=PostExecution_IR.html#x355>x355</a>)])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Tup2[Flt[_24,_8],Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x172<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
<h3 id=x359><a href=PostExecution_IR.html#x359>x359</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x321>x321</a>,data=<a href=PostExecution_IR.html#x358>x358</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x321}, writes={x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b240>b240</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b158>b158</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],<a href=PostExecution_IR.html#b158>b158</a>:[<a href=PostExecution_IR.html#b158>b158</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0,<a href=PostExecution_IR.html#b158>b158</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x359>x359</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1,<a href=PostExecution_IR.html#b158>b158</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x362><a href=PostExecution_IR.html#x362>x362</a> = FringeDenseStore(dram=<a href=PostExecution_IR.html#x250>x250</a>,cmdStream=<a href=PostExecution_IR.html#x320>x320</a>,dataStream=<a href=PostExecution_IR.html#x321>x321</a>,ackStream=<a href=PostExecution_IR.html#x322>x322</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x176<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x365>x365</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x250,x320,x321,x322}, writes={x322,x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x362>x362</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=0, block=0)<br></text>
<h3 id=x364><a href=PostExecution_IR.html#x364>x364</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x178<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x365>x365</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x322}, writes={x322})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x364>x364</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 112<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x365>x365</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 1 cycles/iter<br>
<font size="2">(3 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x363><a href=PostExecution_IR.html#x363>x363</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x322>x322</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:47:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x364>x364</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x322}, writes={x322})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b240>b240</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b240>b240</a>:[<a href=PostExecution_IR.html#b240>b240</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b240>b240</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x363>x363</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b240>b240</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x364>x364</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x413><a href=PostExecution_IR.html#x413>x413</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x247, 0033: x234<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x259,x251}, writes={x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x410>x410</a>, <a href=PostExecution_IR.html#x400>x400</a>, <a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>LoweredTransfer</strong>: DenseStore()<br></text>
<text><strong>LoweredTransferSize</strong>: (2,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 433 cycles/iter<br>
<font size="2">(433 total cycles, 1 total iters)<br></font> </font><br><br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x367><a href=PostExecution_IR.html#x367>x367</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x184<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x390>x390</a>, <a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x367>x367</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x390>x390</a>]<br></text>
<h3 id=x368><a href=PostExecution_IR.html#x368>x368</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x406>x406</a>, <a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x368>x368</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x406>x406</a>]<br></text>
<h3 id=x369><a href=PostExecution_IR.html#x369>x369</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x409>x409</a>, <a href=PostExecution_IR.html#x410>x410</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<h3 id=x370><a href=PostExecution_IR.html#x370>x370</a> = CounterNew(start=0,end=3,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:52:20<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x243<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x371>x371</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x370>x370</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x412>x412</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b245>b245</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1, block=-1)<br></text>
<h3 id=x371><a href=PostExecution_IR.html#x371>x371</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x370>x370</a>])</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:56:66<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x244, 0033: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x412>x412</a>, <a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x371>x371</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x229>x229</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x232>x232</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x412>x412</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1, block=-1)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<h3 id=x412><a href=PostExecution_IR.html#x412>x412</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x371>x371</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b245>b245</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:65:119<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x246, 0033: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x413>x413</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x259,x367,x251,x368,x369}, writes={x367,x368,x369,x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x412>x412</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x410>x410</a>, <a href=PostExecution_IR.html#x400>x400</a>, <a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x413>x413</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenDRAMs</strong>: [<a href=PostExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 433 cycles/iter<br>
<font size="2">(433 total cycles, 1 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b245><a href=PostExecution_IR.html#b245>b245</a></h3>
<text><strong>SrcCtx</strong>: StreamTransformer.scala:58:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x190>x190</a>, <a href=PostExecution_IR.html#x225>x225</a>, <a href=PostExecution_IR.html#x375>x375</a>, <a href=PostExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PostExecution_IR.html#b245>b245</a>:-1},c=2,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x370>x370</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x408><a href=PostExecution_IR.html#x408>x408</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x229<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x412>x412</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x259,x367,x251,x368}, writes={x367,x368})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x395>x395</a>, <a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1), Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)]<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 32 cycles/iter<br>
<font size="2">(96 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x372><a href=PostExecution_IR.html#x372>x372</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x391>x391</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x372>x372</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x391>x391</a>]<br></text>
<h3 id=x373><a href=PostExecution_IR.html#x373>x373</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x392>x392</a>, <a href=PostExecution_IR.html#x400>x400</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x373>x373</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x392>x392</a>]<br></text>
<h3 id=x374><a href=PostExecution_IR.html#x374>x374</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x393>x393</a>, <a href=PostExecution_IR.html#x395>x395</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x393>x393</a>]<br></text>
<h3 id=x394><a href=PostExecution_IR.html#x394>x394</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x209<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x367,x251,x374,x373,x372}, writes={x367,x372,x373,x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [4.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x367>x367</a>, <a href=PostExecution_IR.html#x372>x372</a>, <a href=PostExecution_IR.html#x373>x373</a>, <a href=PostExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 4 cycles/iter<br>
<font size="2">(12 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x375><a href=PostExecution_IR.html#x375>x375</a> = FixSLA(a=<a href=PostExecution_IR.html#b245>b245</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x190<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x376>x376</a>, <a href=PostExecution_IR.html#x379>x379</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x375>x375</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x376><a href=PostExecution_IR.html#x376>x376</a> = FixDivSRA(a=<a href=PostExecution_IR.html#x375>x375</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x191<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x377>x377</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x376>x376</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[],hasDomain=false)<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.2<br></text>
<h3 id=x377><a href=PostExecution_IR.html#x377>x377</a> = FixSLA(a=<a href=PostExecution_IR.html#x376>x376</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x192<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x378>x378</a>, <a href=PostExecution_IR.html#x379>x379</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x377>x377</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x378><a href=PostExecution_IR.html#x378>x378</a> = FixSLA(a=<a href=PostExecution_IR.html#x377>x377</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x193<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x385>x385</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
<h3 id=x379><a href=PostExecution_IR.html#x379>x379</a> = FixSub(a=<a href=PostExecution_IR.html#x375>x375</a>,b=<a href=PostExecution_IR.html#x377>x377</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x194<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x380>x380</a>, <a href=PostExecution_IR.html#x381>x381</a>, <a href=PostExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x379>x379</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
<h3 id=x380><a href=PostExecution_IR.html#x380>x380</a> = FixAdd(a=<a href=PostExecution_IR.html#x379>x379</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x195<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x381><a href=PostExecution_IR.html#x381>x381</a> = FixAdd(a=<a href=PostExecution_IR.html#x379>x379</a>,b=17)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x196<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x381>x381</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x382><a href=PostExecution_IR.html#x382>x382</a> = FixDivSRA(a=<a href=PostExecution_IR.html#x381>x381</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x197<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x382>x382</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
<h3 id=x383><a href=PostExecution_IR.html#x383>x383</a> = FixSLA(a=<a href=PostExecution_IR.html#x382>x382</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x198<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x384>x384</a>, <a href=PostExecution_IR.html#x393>x393</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 134<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 2.8<br></text>
<h3 id=x384><a href=PostExecution_IR.html#x384>x384</a> = FixSLA(a=<a href=PostExecution_IR.html#x383>x383</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x199<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x384>x384</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
<h3 id=x385><a href=PostExecution_IR.html#x385>x385</a> = FixToFix(a=<a href=PostExecution_IR.html#x378>x378</a>,f2=FixFmt(s=TRUE,i=_64,f=_0))</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x200<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x387>x387</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x385>x385</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 136<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.8<br></text>
<h3 id=x386><a href=PostExecution_IR.html#x386>x386</a> = DRAMAddress(dram=<a href=PostExecution_IR.html#x251>x251</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x201<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x387>x387</a>, <a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x386>x386</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x387><a href=PostExecution_IR.html#x387>x387</a> = FixAdd(a=<a href=PostExecution_IR.html#x385>x385</a>,b=<a href=PostExecution_IR.html#x386>x386</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x202<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x387>x387</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.8<br></text>
<h3 id=x388><a href=PostExecution_IR.html#x388>x388</a> = SimpleStruct(elems=[(offset,<a href=PostExecution_IR.html#x387>x387</a>), (size,<a href=PostExecution_IR.html#x384>x384</a>), (isLoad,false)])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0035: x203<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x390>x390</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 139<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
<h3 id=x389><a href=PostExecution_IR.html#x389>x389</a> = DRAMIsAlloc(dram=<a href=PostExecution_IR.html#x251>x251</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x204<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x390>x390</a>, <a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x389>x389</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 140<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x390><a href=PostExecution_IR.html#x390>x390</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x367>x367</a>,data=<a href=PostExecution_IR.html#x388>x388</a>,ens=[<a href=PostExecution_IR.html#x389>x389</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x367}, writes={x367})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x390>x390</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x390>x390</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.2<br></text>
<h3 id=x391><a href=PostExecution_IR.html#x391>x391</a> = RegWrite(mem=<a href=PostExecution_IR.html#x372>x372</a>,data=<a href=PostExecution_IR.html#x379>x379</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x206<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x372}, writes={x372})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x391>x391</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x392><a href=PostExecution_IR.html#x392>x392</a> = RegWrite(mem=<a href=PostExecution_IR.html#x373>x373</a>,data=<a href=PostExecution_IR.html#x380>x380</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x373}, writes={x373})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x392>x392</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
<h3 id=x393><a href=PostExecution_IR.html#x393>x393</a> = RegWrite(mem=<a href=PostExecution_IR.html#x374>x374</a>,data=<a href=PostExecution_IR.html#x383>x383</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x208<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x374}, writes={x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x393>x393</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x393>x393</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x394>x394</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 3.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x395><a href=PostExecution_IR.html#x395>x395</a> = RegRead(mem=<a href=PostExecution_IR.html#x374>x374</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x237, 0031: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x396>x396</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x374})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x382>x382</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x382>x382</a>:[<a href=PostExecution_IR.html#b245>b245</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x395>x395</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x396><a href=PostExecution_IR.html#x396>x396</a> = CounterNew(start=0,end=<a href=PostExecution_IR.html#x395>x395</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x397>x397</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x396>x396</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x407>x407</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PostExecution_IR.html#b212>b212</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 146<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1, block=-1)<br></text>
<h3 id=x397><a href=PostExecution_IR.html#x397>x397</a> = CounterChainNew(counters=[<a href=PostExecution_IR.html#x396>x396</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0035: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x407>x407</a>, <a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x397>x397</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PostExecution_IR.html#x407>x407</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 147<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1, block=-1)<br></text>
<h3 id=x407><a href=PostExecution_IR.html#x407>x407</a> = OpForeach(ens=[],cchain=<a href=PostExecution_IR.html#x397>x397</a>,block=Block(Const(())),iters=[<a href=PostExecution_IR.html#b212>b212</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x228<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x372,x373,x259,x368}, writes={x368})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>, <a href=PostExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>BodyLatency</strong>: [5.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x372>x372</a>, <a href=PostExecution_IR.html#x373>x373</a>, <a href=PostExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PostExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PostExecution_IR.html#x368>x368</a>]<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 22 cycles/iter<br>
<font size="2">(66 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b212><a href=PostExecution_IR.html#b212>b212</a></h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x221>x221</a>, <a href=PostExecution_IR.html#x403>x403</a>, <a href=PostExecution_IR.html#x224>x224</a>, <a href=PostExecution_IR.html#x219>x219</a>, <a href=PostExecution_IR.html#x399>x399</a>, <a href=PostExecution_IR.html#x401>x401</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PostExecution_IR.html#b212>b212</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PostExecution_IR.html#x396>x396</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x398><a href=PostExecution_IR.html#x398>x398</a> = RegRead(mem=<a href=PostExecution_IR.html#x372>x372</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x218<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x399>x399</a>, <a href=PostExecution_IR.html#x403>x403</a>, <a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x372})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x398>x398</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x399><a href=PostExecution_IR.html#x399>x399</a> = FixLeq(a=<a href=PostExecution_IR.html#x398>x398</a>,b=<a href=PostExecution_IR.html#b212>b212</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x219<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x402>x402</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x399>x399</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 150<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x400><a href=PostExecution_IR.html#x400>x400</a> = RegRead(mem=<a href=PostExecution_IR.html#x373>x373</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x220<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x401>x401</a>, <a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x373})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x400>x400</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x401><a href=PostExecution_IR.html#x401>x401</a> = FixLst(a=<a href=PostExecution_IR.html#b212>b212</a>,b=<a href=PostExecution_IR.html#x400>x400</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x402>x402</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x401>x401</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x402><a href=PostExecution_IR.html#x402>x402</a> = And(a=<a href=PostExecution_IR.html#x399>x399</a>,b=<a href=PostExecution_IR.html#x401>x401</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x222<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x405>x405</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x402>x402</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x403><a href=PostExecution_IR.html#x403>x403</a> = FixSub(a=<a href=PostExecution_IR.html#b212>b212</a>,b=<a href=PostExecution_IR.html#x398>x398</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x224<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x403>x403</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 154<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x404><a href=PostExecution_IR.html#x404>x404</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x259>x259</a>,addr=[<a href=PostExecution_IR.html#b245>b245</a>, <a href=PostExecution_IR.html#x403>x403</a>],ens=[<a href=PostExecution_IR.html#x402>x402</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x225<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x405>x405</a>, <a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-2)],b=0),i=<a href=PostExecution_IR.html#b245>b245</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b212>b212</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x376>x376</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x376>x376</a>:[<a href=PostExecution_IR.html#b245>b245</a>],<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],<a href=PostExecution_IR.html#b212>b212</a>:[<a href=PostExecution_IR.html#b212>b212</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0,<a href=PostExecution_IR.html#b212>b212</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x404>x404</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:-2,<a href=PostExecution_IR.html#b212>b212</a>:1,<a href=PostExecution_IR.html#b458>b458</a>:16},c=0,allIters={<a href=PostExecution_IR.html#b458>b458</a>:[<a href=PostExecution_IR.html#b245>b245</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
<h3 id=x405><a href=PostExecution_IR.html#x405>x405</a> = SimpleStruct(elems=[(_1,<a href=PostExecution_IR.html#x404>x404</a>), (_2,<a href=PostExecution_IR.html#x402>x402</a>)])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Tup2[Flt[_24,_8],Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x226<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x406>x406</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x405>x405</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 156<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
<h3 id=x406><a href=PostExecution_IR.html#x406>x406</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x368>x368</a>,data=<a href=PostExecution_IR.html#x405>x405</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x227<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x407>x407</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x368}, writes={x368})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x406>x406</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b245>b245</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b212>b212</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],<a href=PostExecution_IR.html#b212>b212</a>:[<a href=PostExecution_IR.html#b212>b212</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0,<a href=PostExecution_IR.html#b212>b212</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x406>x406</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1,<a href=PostExecution_IR.html#b212>b212</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x404>x404</a>, <a href=PostExecution_IR.html#x398>x398</a>, <a href=PostExecution_IR.html#x400>x400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x407>x407</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x409><a href=PostExecution_IR.html#x409>x409</a> = FringeDenseStore(dram=<a href=PostExecution_IR.html#x251>x251</a>,cmdStream=<a href=PostExecution_IR.html#x367>x367</a>,dataStream=<a href=PostExecution_IR.html#x368>x368</a>,ackStream=<a href=PostExecution_IR.html#x369>x369</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x230<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x412>x412</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x251,x367,x368,x369}, writes={x369,x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x409>x409</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=0, block=0)<br></text>
<h3 id=x411><a href=PostExecution_IR.html#x411>x411</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x232<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x412>x412</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x369}, writes={x369})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x411>x411</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>BodyLatency</strong>: [1.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), block=0)<br></text>
<text><strong>InitiationInterval</strong>: 1.0<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 159<br></text>
<text><strong>ReadMems</strong>: [<a href=PostExecution_IR.html#x369>x369</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x412>x412</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>TreeAnnotations</strong>: 
<font color="red"> 1 cycles/iter<br>
<font size="2">(3 total cycles, 3 total iters)<br></font> </font><br><br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x410><a href=PostExecution_IR.html#x410>x410</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x369>x369</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:48:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x411>x411</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x369}, writes={x369})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b245>b245</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b245>b245</a>:[<a href=PostExecution_IR.html#b245>b245</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b245>b245</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x410>x410</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b245>b245</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x410>x410</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x411>x411</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x415><a href=PostExecution_IR.html#x415>x415</a> = ArrayNew(size=6)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:51:28<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x51<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x416>x416</a>, <a href=PostExecution_IR.html#x420>x420</a>, <a href=PostExecution_IR.html#x425>x425</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x415>x415</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x416><a href=PostExecution_IR.html#x416>x416</a> = GetMem(dram=<a href=PostExecution_IR.html#x250>x250</a>,data=<a href=PostExecution_IR.html#x415>x415</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:51:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x52<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x250,x415}, writes={x415})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x416>x416</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x417><a href=PostExecution_IR.html#x417>x417</a> = ArrayNew(size=6)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:52:28<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x54<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x418>x418</a>, <a href=PostExecution_IR.html#x431>x431</a>, <a href=PostExecution_IR.html#x436>x436</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x417>x417</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x418><a href=PostExecution_IR.html#x418>x418</a> = GetMem(dram=<a href=PostExecution_IR.html#x251>x251</a>,data=<a href=PostExecution_IR.html#x417>x417</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:52:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x55<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x251,x417}, writes={x417})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x418>x418</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x419><a href=PostExecution_IR.html#x419>x419</a> = PrintIf(ens=[],x=Real Output:
)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:54:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x57<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x419>x419</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x420><a href=PostExecution_IR.html#x420>x420</a> = ArrayApply(coll=<a href=PostExecution_IR.html#x415>x415</a>,i=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:55:36<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x421>x421</a>, <a href=PostExecution_IR.html#x441>x441</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x415})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x420>x420</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x421><a href=PostExecution_IR.html#x421>x421</a> = FltToText(a=<a href=PostExecution_IR.html#x420>x420</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:55:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x422>x422</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x421>x421</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x422><a href=PostExecution_IR.html#x422>x422</a> = TextConcat(parts=[real(0,0): , <a href=PostExecution_IR.html#x421>x421</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:55:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x60<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x422>x422</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x423><a href=PostExecution_IR.html#x423>x423</a> = TextConcat(parts=[<a href=PostExecution_IR.html#x422>x422</a>, 
])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:55:12<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x61<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x423>x423</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x424><a href=PostExecution_IR.html#x424>x424</a> = PrintIf(ens=[],x=<a href=PostExecution_IR.html#x423>x423</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:55:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x424>x424</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x425><a href=PostExecution_IR.html#x425>x425</a> = ArrayApply(coll=<a href=PostExecution_IR.html#x415>x415</a>,i=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:56:36<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x426>x426</a>, <a href=PostExecution_IR.html#x442>x442</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x415})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x425>x425</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x426><a href=PostExecution_IR.html#x426>x426</a> = FltToText(a=<a href=PostExecution_IR.html#x425>x425</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:56:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x427>x427</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x426>x426</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x427><a href=PostExecution_IR.html#x427>x427</a> = TextConcat(parts=[real(1,0): , <a href=PostExecution_IR.html#x426>x426</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:56:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x428>x428</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x427>x427</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x428><a href=PostExecution_IR.html#x428>x428</a> = TextConcat(parts=[<a href=PostExecution_IR.html#x427>x427</a>, 
])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:56:12<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x428>x428</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x429><a href=PostExecution_IR.html#x429>x429</a> = PrintIf(ens=[],x=<a href=PostExecution_IR.html#x428>x428</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:56:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x67<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x429>x429</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x430><a href=PostExecution_IR.html#x430>x430</a> = PrintIf(ens=[],x=Imag Output:
)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:58:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x68<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x430>x430</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x431><a href=PostExecution_IR.html#x431>x431</a> = ArrayApply(coll=<a href=PostExecution_IR.html#x417>x417</a>,i=0)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:59:36<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x69<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x432>x432</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x417})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x431>x431</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x432><a href=PostExecution_IR.html#x432>x432</a> = FltToText(a=<a href=PostExecution_IR.html#x431>x431</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:59:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x70<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x433>x433</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x432>x432</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x433><a href=PostExecution_IR.html#x433>x433</a> = TextConcat(parts=[imag(0,0): , <a href=PostExecution_IR.html#x432>x432</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:59:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x434>x434</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x433>x433</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x434><a href=PostExecution_IR.html#x434>x434</a> = TextConcat(parts=[<a href=PostExecution_IR.html#x433>x433</a>, 
])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:59:12<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x72<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x435>x435</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x434>x434</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x435><a href=PostExecution_IR.html#x435>x435</a> = PrintIf(ens=[],x=<a href=PostExecution_IR.html#x434>x434</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:59:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x73<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x435>x435</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x436><a href=PostExecution_IR.html#x436>x436</a> = ArrayApply(coll=<a href=PostExecution_IR.html#x417>x417</a>,i=2)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:60:36<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x437>x437</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x417})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x436>x436</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x437><a href=PostExecution_IR.html#x437>x437</a> = FltToText(a=<a href=PostExecution_IR.html#x436>x436</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:60:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x438>x438</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x437>x437</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x438><a href=PostExecution_IR.html#x438>x438</a> = TextConcat(parts=[imag(1,0): , <a href=PostExecution_IR.html#x437>x437</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:60:27<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x76<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x439>x439</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x438>x438</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x439><a href=PostExecution_IR.html#x439>x439</a> = TextConcat(parts=[<a href=PostExecution_IR.html#x438>x438</a>, 
])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:60:12<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x440>x440</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x439>x439</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x440><a href=PostExecution_IR.html#x440>x440</a> = PrintIf(ens=[],x=<a href=PostExecution_IR.html#x439>x439</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:60:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x78<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x440>x440</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x441><a href=PostExecution_IR.html#x441>x441</a> = FltEql(a=1,b=<a href=PostExecution_IR.html#x420>x420</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:62:34<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x441>x441</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x442><a href=PostExecution_IR.html#x442>x442</a> = FltEql(a=2,b=<a href=PostExecution_IR.html#x425>x425</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:62:61<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x442>x442</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x443><a href=PostExecution_IR.html#x443>x443</a> = And(a=<a href=PostExecution_IR.html#x441>x441</a>,b=<a href=PostExecution_IR.html#x442>x442</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:62:45<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x81<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x443>x443</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x444><a href=PostExecution_IR.html#x444>x444</a> = IfThenElse(cond=<a href=PostExecution_IR.html#x443>x443</a>,thenBlk=Block(Const(1)),elseBlk=Block(Const(0)))</h3>
<text><strong>Name</strong>: check<br></text>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:62:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x445>x445</a>, <a href=PostExecution_IR.html#x449>x449</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x444>x444</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BodyLatency</strong>: [0.0]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>CompilerII</strong>: 1.0<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>InitiationInterval</strong>: 0.0<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
</td>
</tr>
</tbody>
</table>
<h3 id=x445><a href=PostExecution_IR.html#x445>x445</a> = FixToText(a=<a href=PostExecution_IR.html#x444>x444</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:63:22<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x83<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x446>x446</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x445>x445</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x446><a href=PostExecution_IR.html#x446>x446</a> = TextConcat(parts=[PASS: , <a href=PostExecution_IR.html#x445>x445</a>])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:63:22<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x447>x447</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x446>x446</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x447><a href=PostExecution_IR.html#x447>x447</a> = TextConcat(parts=[<a href=PostExecution_IR.html#x446>x446</a>, 
])</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:63:12<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0035: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x448>x448</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x447>x447</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x448><a href=PostExecution_IR.html#x448>x448</a> = PrintIf(ens=[],x=<a href=PostExecution_IR.html#x447>x447</a>)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:63:12<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x86<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (simple=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x448>x448</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x449><a href=PostExecution_IR.html#x449>x449</a> = FixEql(a=<a href=PostExecution_IR.html#x444>x444</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:64:18<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x450>x450</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x449>x449</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x450><a href=PostExecution_IR.html#x450>x450</a> = AssertIf(ens=[],cond=<a href=PostExecution_IR.html#x449>x449</a>,x=Some(STFTKernelTest.scala:64:11: Assertion failure))</h3>
<text><strong>SrcCtx</strong>: STFTKernelTest.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x89<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (global=true)<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x450>x450</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
