Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Org_Lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Org_Lab3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Org_Lab3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Org_Lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/fan/code/OrgLab/g_p.v" into library work
Parsing module <g_p>.
Analyzing Verilog file "/home/fan/code/OrgLab/add.v" into library work
Parsing module <add>.
Analyzing Verilog file "/home/fan/code/OrgLab/cla_2.v" into library work
Parsing module <cla_2>.
Analyzing Verilog file "/home/fan/code/OrgLab/cla_4.v" into library work
Parsing module <cla_4>.
Analyzing Verilog file "/home/fan/code/OrgLab/cla_8.v" into library work
Parsing module <cla_8>.
Analyzing Verilog file "/home/fan/code/OrgLab/cla_16.v" into library work
Parsing module <cla_16>.
Analyzing Verilog file "/home/fan/code/OrgLab/cla_32.v" into library work
Parsing module <cla_32>.
Analyzing Verilog file "/home/fan/code/OrgLab/cla32.v" into library work
Parsing module <cla32>.
Analyzing Verilog file "/home/fan/code/OrgLab/shift.v" into library work
Parsing module <shift>.
Analyzing Verilog file "/home/fan/code/OrgLab/mux4x32.v" into library work
Parsing module <mux4x32>.
Analyzing Verilog file "/home/fan/code/OrgLab/addsub32.v" into library work
Parsing module <addsub32>.
Analyzing Verilog file "/home/fan/code/OrgLab/sccu_dataflow.v" into library work
Parsing module <sccu_dataflow>.
Analyzing Verilog file "/home/fan/code/OrgLab/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/fan/code/OrgLab/mux2x5.v" into library work
Parsing module <mux2x5>.
Analyzing Verilog file "/home/fan/code/OrgLab/mux2x32.v" into library work
Parsing module <mux2x32>.
Analyzing Verilog file "/home/fan/code/OrgLab/dff32.v" into library work
Parsing module <dff32>.
Analyzing Verilog file "/home/fan/code/OrgLab/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/fan/code/OrgLab/seven_seg_Dev_IO.v" into library work
Parsing module <seven_seg_Dev_IO>.
Analyzing Verilog file "/home/fan/code/OrgLab/seven_seg_dev.v" into library work
Parsing module <seven_seg_dev>.
Analyzing Verilog file "/home/fan/code/OrgLab/sccpu_dataflow.v" into library work
Parsing module <sccpu_dataflow>.
Analyzing Verilog file "/home/fan/code/OrgLab/MIO_BUS.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "/home/fan/code/OrgLab/led_Dev_IO.v" into library work
Parsing module <led_Dev_IO>.
Analyzing Verilog file "/home/fan/code/OrgLab/ipcore_dir/ROM_B.v" into library work
Parsing module <ROM_B>.
Analyzing Verilog file "/home/fan/code/OrgLab/ipcore_dir/RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "/home/fan/code/OrgLab/Counter_xl.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "/home/fan/code/OrgLab/clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "/home/fan/code/OrgLab/Anti_jitter.v" into library work
Parsing module <Anti_jitter>.
Analyzing Verilog file "/home/fan/code/OrgLab/Data_path.vf" into library work
Parsing module <alu_MUSER_Data_path>.
Parsing module <Data_path>.
Analyzing Verilog file "/home/fan/code/OrgLab/Org_Lab3.vf" into library work
Parsing module <Org_Lab3>.
Analyzing Verilog file "/home/fan/code/OrgLab/SCPU.vf" into library work
Parsing module <alu_MUSER_SCPU>.
Parsing module <Data_path_MUSER_SCPU>.
Parsing module <SCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Org_Lab3>.

Elaborating module <ROM_B>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/ipcore_dir/ROM_B.v" Line 39: Empty module <ROM_B> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/ipcore_dir/RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/MIO_BUS.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <seven_seg_Dev_IO>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/seven_seg_Dev_IO.v" Line 21: Empty module <seven_seg_Dev_IO> remains a black box.

Elaborating module <seven_seg_dev>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/seven_seg_dev.v" Line 21: Empty module <seven_seg_dev> remains a black box.

Elaborating module <led_Dev_IO>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/led_Dev_IO.v" Line 21: Empty module <led_Dev_IO> remains a black box.

Elaborating module <clk_div>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/clk_div.v" Line 21: Empty module <clk_div> remains a black box.

Elaborating module <Anti_jitter>.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1499 - "/home/fan/code/OrgLab/Counter_xl.v" Line 21: Empty module <Counter_x> remains a black box.

Elaborating module <VCC>.

Elaborating module <INV>.
WARNING:HDLCompiler:1016 - "/home/fan/code/OrgLab/sccpu_dataflow.v" Line 44: Port c0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/fan/code/OrgLab/sccpu_dataflow.v" Line 45: Port c0 is not connected to this instance

Elaborating module <sccpu_dataflow>.

Elaborating module <sccu_dataflow>.

Elaborating module <dff32>.

Elaborating module <cla32>.

Elaborating module <cla_32>.

Elaborating module <cla_16>.

Elaborating module <cla_8>.

Elaborating module <cla_4>.

Elaborating module <cla_2>.

Elaborating module <add>.

Elaborating module <g_p>.

Elaborating module <mux2x32>.

Elaborating module <mux2x5>.

Elaborating module <mux4x32>.

Elaborating module <regfile>.

Elaborating module <alu>.
WARNING:HDLCompiler:1016 - "/home/fan/code/OrgLab/addsub32.v" Line 25: Port c0 is not connected to this instance

Elaborating module <addsub32>.

Elaborating module <shift>.
WARNING:HDLCompiler:634 - "/home/fan/code/OrgLab/Org_Lab3.vf" Line 37: Net <blinke[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fan/code/OrgLab/Org_Lab3.vf" Line 40: Net <N0> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Org_Lab3>.
    Related source file is "/home/fan/code/OrgLab/Org_Lab3.vf".
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 129: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 141: Output port <button_pulse> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <alua> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <alub> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <ra> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <res> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <alu_mem> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <wn> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/Org_Lab3.vf" line 164: Output port <wreg> of the instance <XLXI_14> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <blinke> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <N0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Org_Lab3> synthesized.

Synthesizing Unit <Anti_jitter>.
    Related source file is "/home/fan/code/OrgLab/Anti_jitter.v".
    Found 8-bit register for signal <sw_temp>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <pluse>.
    Found 4-bit register for signal <button_out>.
    Found 4-bit register for signal <button_pulse>.
    Found 8-bit register for signal <SW_OK>.
    Found 4-bit register for signal <btn_temp>.
    Found 32-bit adder for signal <counter[31]_GND_9_o_add_4_OUT> created at line 45.
    Found 4-bit comparator not equal for signal <n0000> created at line 39
    Found 8-bit comparator not equal for signal <n0002> created at line 39
    Found 32-bit comparator greater for signal <counter[31]_GND_9_o_LessThan_4_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Anti_jitter> synthesized.

Synthesizing Unit <sccpu_dataflow>.
    Related source file is "/home/fan/code/OrgLab/sccpu_dataflow.v".
INFO:Xst:3210 - "/home/fan/code/OrgLab/sccpu_dataflow.v" line 44: Output port <c0> of the instance <pcplus4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/OrgLab/sccpu_dataflow.v" line 45: Output port <c0> of the instance <br_adr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sccpu_dataflow> synthesized.

Synthesizing Unit <sccu_dataflow>.
    Related source file is "/home/fan/code/OrgLab/sccu_dataflow.v".
    Summary:
	no macro.
Unit <sccu_dataflow> synthesized.

Synthesizing Unit <dff32>.
    Related source file is "/home/fan/code/OrgLab/dff32.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dff32> synthesized.

Synthesizing Unit <cla32>.
    Related source file is "/home/fan/code/OrgLab/cla32.v".
    Summary:
	no macro.
Unit <cla32> synthesized.

Synthesizing Unit <cla_32>.
    Related source file is "/home/fan/code/OrgLab/cla_32.v".
    Summary:
	no macro.
Unit <cla_32> synthesized.

Synthesizing Unit <cla_16>.
    Related source file is "/home/fan/code/OrgLab/cla_16.v".
    Summary:
	no macro.
Unit <cla_16> synthesized.

Synthesizing Unit <cla_8>.
    Related source file is "/home/fan/code/OrgLab/cla_8.v".
    Summary:
	no macro.
Unit <cla_8> synthesized.

Synthesizing Unit <cla_4>.
    Related source file is "/home/fan/code/OrgLab/cla_4.v".
    Summary:
	no macro.
Unit <cla_4> synthesized.

Synthesizing Unit <cla_2>.
    Related source file is "/home/fan/code/OrgLab/cla_2.v".
    Summary:
	no macro.
Unit <cla_2> synthesized.

Synthesizing Unit <add>.
    Related source file is "/home/fan/code/OrgLab/add.v".
    Summary:
Unit <add> synthesized.

Synthesizing Unit <g_p>.
    Related source file is "/home/fan/code/OrgLab/g_p.v".
    Summary:
	no macro.
Unit <g_p> synthesized.

Synthesizing Unit <mux2x32>.
    Related source file is "/home/fan/code/OrgLab/mux2x32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32> synthesized.

Synthesizing Unit <mux2x5>.
    Related source file is "/home/fan/code/OrgLab/mux2x5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x5> synthesized.

Synthesizing Unit <mux4x32>.
    Related source file is "/home/fan/code/OrgLab/mux4x32.v".
    Found 32-bit 4-to-1 multiplexer for signal <y> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/fan/code/OrgLab/regfile.v".
    Found 992-bit register for signal <n0050[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <rna[4]_register[31][31]_wide_mux_1_OUT> created at line 29.
    Found 32-bit 31-to-1 multiplexer for signal <rnb[4]_register[31][31]_wide_mux_4_OUT> created at line 30.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/fan/code/OrgLab/alu.v".
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_11_o> created at line 38
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <addsub32>.
    Related source file is "/home/fan/code/OrgLab/addsub32.v".
INFO:Xst:3210 - "/home/fan/code/OrgLab/addsub32.v" line 25: Output port <c0> of the instance <as32> is unconnected or connected to loadless signal.
    Summary:
Unit <addsub32> synthesized.

Synthesizing Unit <shift>.
    Related source file is "/home/fan/code/OrgLab/shift.v".
    Found 32-bit shifter logical left for signal <d[31]_sa[4]_shift_left_0_OUT> created at line 29
    Found 32-bit shifter logical right for signal <d[31]_sa[4]_shift_right_1_OUT> created at line 31
    Found 32-bit shifter arithmetic right for signal <d[31]_sa[4]_shift_right_2_OUT> created at line 33
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 3
 8-bit register                                        : 2
 992-bit register                                      : 1
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 4-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 48
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 194
 1-bit xor2                                            : 192
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <MIO_BUS.ngc>.
Reading core <clk_div.ngc>.
Reading core <seven_seg_Dev_IO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <led_Dev_IO.ngc>.
Reading core <Counter_x.ngc>.
Reading core <ipcore_dir/ROM_B.ngc>.
Reading core <seven_seg_dev.ngc>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <clk_div> for timing and area information for instance <U8>.
Loading core <seven_seg_Dev_IO> for timing and area information for instance <U5>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <led_Dev_IO> for timing and area information for instance <U7>.
Loading core <Counter_x> for timing and area information for instance <U10>.
Loading core <ROM_B> for timing and area information for instance <U2>.
Loading core <seven_seg_dev> for timing and area information for instance <U6>.

Synthesizing (advanced) Unit <Anti_jitter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Anti_jitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1053
 Flip-Flops                                            : 1053
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 4-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 48
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 194
 1-bit xor2                                            : 192
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    Disp_num_1 in unit <seven_seg_Dev_IO>
    Disp_num_4 in unit <seven_seg_Dev_IO>
    Disp_num_6 in unit <seven_seg_Dev_IO>
    Disp_num_7 in unit <seven_seg_Dev_IO>
    Disp_num_8 in unit <seven_seg_Dev_IO>
    Disp_num_9 in unit <seven_seg_Dev_IO>
    Disp_num_16 in unit <seven_seg_Dev_IO>
    Disp_num_21 in unit <seven_seg_Dev_IO>
    Disp_num_22 in unit <seven_seg_Dev_IO>
    Disp_num_27 in unit <seven_seg_Dev_IO>
    Disp_num_28 in unit <seven_seg_Dev_IO>
    Disp_num_29 in unit <seven_seg_Dev_IO>
    Disp_num_31 in unit <seven_seg_Dev_IO>


Optimizing unit <Org_Lab3> ...

Optimizing unit <dff32> ...

Optimizing unit <Anti_jitter> ...

Optimizing unit <sccpu_dataflow> ...

Optimizing unit <regfile> ...

Optimizing unit <sccu_dataflow> ...

Optimizing unit <alu> ...
WARNING:Xst:2677 - Node <U9/pluse> of sequential type is unconnected in block <Org_Lab3>.
WARNING:Xst:2677 - Node <U9/button_pulse_3> of sequential type is unconnected in block <Org_Lab3>.
WARNING:Xst:2677 - Node <U9/button_pulse_2> of sequential type is unconnected in block <Org_Lab3>.
WARNING:Xst:2677 - Node <U9/button_pulse_1> of sequential type is unconnected in block <Org_Lab3>.
WARNING:Xst:2677 - Node <U9/button_pulse_0> of sequential type is unconnected in block <Org_Lab3>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Org_Lab3, actual ratio is 42.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1080
 Flip-Flops                                            : 1080

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Org_Lab3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3768
#      GND                         : 6
#      INV                         : 37
#      LUT1                        : 62
#      LUT2                        : 68
#      LUT3                        : 1311
#      LUT4                        : 429
#      LUT4_L                      : 52
#      LUT5                        : 289
#      LUT6                        : 1070
#      MUXCY                       : 114
#      MUXF5                       : 136
#      MUXF6                       : 40
#      MUXF7                       : 51
#      VCC                         : 6
#      XORCY                       : 97
# FlipFlops/Latches                : 1269
#      FD                          : 25
#      FDC                         : 113
#      FDCE                        : 1027
#      FDCE_1                      : 7
#      FDE                         : 22
#      FDE_1                       : 22
#      FDP                         : 16
#      FDPE_1                      : 3
#      FDRE                        : 32
#      LD                          : 2
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1269  out of  18224     6%  
 Number of Slice LUTs:                 3318  out of   9112    36%  
    Number used as Logic:              3318  out of   9112    36%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4452
   Number with an unused Flip Flop:    3183  out of   4452    71%  
   Number with an unused LUT:          1134  out of   4452    25%  
   Number of fully used LUT-FF pairs:   135  out of   4452     3%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
clk_50mhz                          | BUFGP                                                                                                                       | 92    |
U8/Clk_CPU(U8/Clk_CPU1:O)          | BUFG(*)(XLXI_14/ip/q_31)                                                                                                    | 1144  |
U9/button_out_0                    | NONE(U5/Disp_num_31_LD)                                                                                                     | 2     |
U3/N1                              | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
U8/clkdiv<7>                       | BUFG                                                                                                                        | 35    |
U2/N1                              | NONE(U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 31.010ns (Maximum Frequency: 32.248MHz)
   Minimum input arrival time before clock: 5.635ns
   Maximum output required time after clock: 8.232ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 19.669ns (frequency: 50.842MHz)
  Total number of paths / destination ports: 4813722 / 232
-------------------------------------------------------------------------
Delay:               19.669ns (Levels of Logic = 13)
  Source:            U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clk_50mhz falling
  Destination Clock: clk_50mhz falling

  Data Path: U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA9   19   1.850   1.416  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (douta<26>)
     end scope: 'U2:douta<26>'
     LUT6:I1->O            4   0.203   0.684  XLXI_14/cu/out1 (XLXI_14/cu/n0000)
     LUT5:I4->O           25   0.205   1.421  XLXI_14/cu/r_type_func[2]_AND_34_o1 (XLXI_14/cu/r_type_func[2]_AND_34_o)
     LUT3:I0->O           65   0.205   1.647  XLXI_14/cu/shift1 (XLXI_14/shift)
     LUT6:I5->O            1   0.205   0.580  XLXI_14/cu/aluc<0>_SW1 (N506)
     LUT6:I5->O          156   0.205   2.242  XLXI_14/cu/aluc<0> (XLXI_14/aluc<0>)
     LUT3:I0->O           31   0.205   1.506  XLXI_14/al_unit/Mmux_r10111 (XLXI_14/al_unit/Mmux_r1011)
     LUT6:I3->O            1   0.205   0.924  XLXI_14/al_unit/select/Mmux_y447_SW0 (N204)
     LUT6:I1->O            1   0.203   0.924  XLXI_14/al_unit/select/Mmux_y448_SW0 (N104)
     LUT6:I1->O           37   0.203   1.467  XLXI_14/al_unit/Mmux_r221 (XLXN_62<29>)
     begin scope: 'U4:addr_bus<29>'
     LUT4:I2->O           67   0.203   1.660  Cpu_data4bus<0>21 (N11)
     LUT2:I1->O            8   0.205   0.802  data_ram_we1 (data_ram_we)
     end scope: 'U4:data_ram_we'
     begin scope: 'U3:wea<0>'
     RAMB16BWER:WEA3           0.300          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                     19.669ns (4.397ns logic, 15.272ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/Clk_CPU'
  Clock period: 31.010ns (frequency: 32.248MHz)
  Total number of paths / destination ports: 117506270 / 1207
-------------------------------------------------------------------------
Delay:               15.505ns (Levels of Logic = 14)
  Source:            XLXI_14/reg_f/register_1_39 (FF)
  Destination:       U10/M0 (FF)
  Source Clock:      U8/Clk_CPU rising
  Destination Clock: U8/Clk_CPU falling

  Data Path: XLXI_14/reg_f/register_1_39 to U10/M0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.879  XLXI_14/reg_f/register_1_39 (XLXI_14/reg_f/register_1_39)
     LUT5:I2->O            1   0.205   0.827  XLXI_14/reg_f/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_889 (XLXI_14/reg_f/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_889)
     LUT6:I2->O            2   0.203   0.721  XLXI_14/reg_f/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_429 (XLXI_14/reg_f/Mmux_rnb[4]_register[31][31]_wide_mux_4_OUT_429)
     LUT6:I4->O           13   0.203   1.297  XLXI_14/alu_b/Mmux_y301 (XLXI_14/alub<7>)
     LUT6:I0->O            5   0.203   0.943  XLXI_14/al_unit/Sh1991 (XLXI_14/al_unit/Sh199)
     LUT6:I3->O            2   0.205   0.617  XLXI_14/al_unit/Sh2391 (XLXI_14/al_unit/Sh239)
     LUT6:I5->O            1   0.205   0.580  XLXI_14/al_unit/select/Mmux_y506 (XLXI_14/al_unit/select/Mmux_y505)
     LUT6:I5->O            1   0.205   0.808  XLXI_14/al_unit/select/Mmux_y507 (XLXI_14/al_unit/select/Mmux_y506)
     LUT6:I3->O           37   0.205   1.591  XLXI_14/al_unit/Mmux_r251 (XLXN_62<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT3:I0->O           27   0.205   1.221  Cpu_data4bus<0>411 (N02)
     LUT4:I3->O            4   0.205   0.684  counter_we1 (counter_we)
     end scope: 'U4:counter_we'
     begin scope: 'U10:counter_we'
     LUT3:I2->O           33   0.205   1.534  M0_and0000111 (counter0_Lock_not0001)
     LUT4:I1->O            1   0.205   0.579  M0_and00001 (M0_and0000)
     FDE:CE                    0.322          M0
    ----------------------------------------
    Total                     15.505ns (3.223ns logic, 12.282ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv<7>'
  Clock period: 4.742ns (frequency: 210.864MHz)
  Total number of paths / destination ports: 1351 / 35
-------------------------------------------------------------------------
Delay:               4.742ns (Levels of Logic = 3)
  Source:            U10/counter0_32 (FF)
  Destination:       U10/counter0_28 (FF)
  Source Clock:      U8/clkdiv<7> rising
  Destination Clock: U8/clkdiv<7> rising

  Data Path: U10/counter0_32 to U10/counter0_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            135   0.447   1.969  counter0_32 (counter0_OUT)
     LUT2:I1->O           31   0.205   1.506  Mxor_counter0_32_xor0000_Result1 (counter0_32_xor0000)
     LUT4_L:I1->LO         1   0.205   0.105  Mmux_counter0_30_mux0000_3 (Mmux_counter0_30_mux0000_3)
     LUT3:I1->O            1   0.203   0.000  Mmux_counter0_30_mux0000_2_f5 (counter0_30_mux0000)
     FDC:D                     0.102          counter0_30
    ----------------------------------------
    Total                      4.742ns (1.162ns logic, 3.580ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50mhz'
  Total number of paths / destination ports: 728 / 68
-------------------------------------------------------------------------
Offset:              5.635ns (Levels of Logic = 4)
  Source:            BTN<0> (PAD)
  Destination:       U9/counter_31 (FF)
  Destination Clock: clk_50mhz rising

  Data Path: BTN<0> to U9/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  BTN_0_IBUF (BTN_0_IBUF)
     LUT4:I1->O            1   0.205   0.580  U9/btn_temp[3]_sw_temp[7]_OR_11_o1 (U9/btn_temp[3]_sw_temp[7]_OR_11_o1)
     LUT5:I4->O            2   0.205   0.617  U9/btn_temp[3]_sw_temp[7]_OR_11_o2 (U9/btn_temp[3]_sw_temp[7]_OR_11_o2)
     LUT5:I4->O           32   0.205   1.291  U9/btn_temp[3]_sw_temp[7]_OR_11_o7 (U9/btn_temp[3]_sw_temp[7]_OR_11_o)
     FDRE:R                    0.430          U9/counter_0
    ----------------------------------------
    Total                      5.635ns (2.267ns logic, 3.368ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/Clk_CPU'
  Total number of paths / destination ports: 376 / 20
-------------------------------------------------------------------------
Offset:              7.832ns (Levels of Logic = 9)
  Source:            U5/Disp_num_8_C_8 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U8/Clk_CPU falling

  Data Path: U5/Disp_num_8_C_8 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  Disp_num_8_C_8 (Disp_num_8_C_8)
     LUT3:I1->O            3   0.203   0.755  Disp_num_81 (Disp_num<8>)
     end scope: 'U5:Disp_num<8>'
     begin scope: 'U6:disp_num<8>'
     LUT3:I1->O            1   0.203   0.684  disp_current<8>1 (disp_current<8>)
     LUT3:I1->O            1   0.203   0.000  Mmux_digit_3 (Mmux_digit_3)
     MUXF5:I1->O           7   0.140   1.021  Mmux_digit_2_f5 (digit<0>)
     LUT4:I0->O            1   0.203   0.000  SEGMENT<2>451 (SEGMENT<2>45)
     MUXF5:I1->O           1   0.140   0.579  SEGMENT<2>45_f5 (SEGMENT<2>)
     end scope: 'U6:SEGMENT<2>'
     OBUF:I->O                 2.571          SEGMENT_2_OBUF (SEGMENT<2>)
    ----------------------------------------
    Total                      7.832ns (4.110ns logic, 3.722ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 243 / 12
-------------------------------------------------------------------------
Offset:              7.448ns (Levels of Logic = 7)
  Source:            U9/SW_OK_1 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_50mhz rising

  Data Path: U9/SW_OK_1 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.256  U9/SW_OK_1 (U9/SW_OK_1)
     begin scope: 'U6:SW<1>'
     LUT3:I0->O            1   0.205   0.684  disp_current<9>1 (disp_current<9>)
     LUT3:I1->O            1   0.203   0.000  Mmux_digit_31 (Mmux_digit_31)
     MUXF5:I1->O           7   0.140   1.021  Mmux_digit_2_f5_0 (digit<1>)
     LUT4:I0->O            1   0.203   0.000  SEGMENT<3>801 (SEGMENT<3>80)
     MUXF5:I1->O           1   0.140   0.579  SEGMENT<3>80_f5 (SEGMENT<3>)
     end scope: 'U6:SEGMENT<3>'
     OBUF:I->O                 2.571          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.448ns (3.909ns logic, 3.539ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/button_out_0'
  Total number of paths / destination ports: 104 / 8
-------------------------------------------------------------------------
Offset:              8.232ns (Levels of Logic = 9)
  Source:            U5/Disp_num_31_LD (LATCH)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U9/button_out_0 falling

  Data Path: U5/Disp_num_31_LD to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   1.031  Disp_num_31_LD (Disp_num_31_LD)
     LUT3:I0->O            3   0.205   0.755  Disp_num_81 (Disp_num<8>)
     end scope: 'U5:Disp_num<8>'
     begin scope: 'U6:disp_num<8>'
     LUT3:I1->O            1   0.203   0.684  disp_current<8>1 (disp_current<8>)
     LUT3:I1->O            1   0.203   0.000  Mmux_digit_3 (Mmux_digit_3)
     MUXF5:I1->O           7   0.140   1.021  Mmux_digit_2_f5 (digit<0>)
     LUT4:I0->O            1   0.203   0.000  SEGMENT<2>451 (SEGMENT<2>45)
     MUXF5:I1->O           1   0.140   0.579  SEGMENT<2>45_f5 (SEGMENT<2>)
     end scope: 'U6:SEGMENT<2>'
     OBUF:I->O                 2.571          SEGMENT_2_OBUF (SEGMENT<2>)
    ----------------------------------------
    Total                      8.232ns (4.163ns logic, 4.069ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U8/Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/Clk_CPU     |   18.325|         |   15.505|         |
U8/clkdiv<7>   |    6.372|         |    5.043|         |
U9/button_out_0|         |         |    2.954|         |
clk_50mhz      |    6.453|   22.902|   21.555|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/Clk_CPU     |         |    4.445|         |         |
U8/clkdiv<7>   |    4.742|         |         |         |
clk_50mhz      |    3.744|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/Clk_CPU     |         |         |   13.556|         |
clk_50mhz      |    5.266|         |   19.669|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.89 secs
 
--> 


Total memory usage is 515760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   13 (   0 filtered)

