#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1210f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12122b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1210420 .functor NOT 1, L_0x1246240, C4<0>, C4<0>, C4<0>;
L_0x1245fa0 .functor XOR 1, L_0x1245db0, L_0x1245f00, C4<0>, C4<0>;
L_0x1246130 .functor XOR 1, L_0x1245fa0, L_0x1246060, C4<0>, C4<0>;
v0x12448f0_0 .net *"_ivl_10", 0 0, L_0x1246060;  1 drivers
v0x12449f0_0 .net *"_ivl_12", 0 0, L_0x1246130;  1 drivers
v0x1244ad0_0 .net *"_ivl_2", 0 0, L_0x1245d10;  1 drivers
v0x1244b90_0 .net *"_ivl_4", 0 0, L_0x1245db0;  1 drivers
v0x1244c70_0 .net *"_ivl_6", 0 0, L_0x1245f00;  1 drivers
v0x1244da0_0 .net *"_ivl_8", 0 0, L_0x1245fa0;  1 drivers
v0x1244e80_0 .net "a", 0 0, v0x1243650_0;  1 drivers
v0x1244f20_0 .net "b", 0 0, v0x12436f0_0;  1 drivers
v0x1244fc0_0 .net "c", 0 0, v0x1243790_0;  1 drivers
v0x1245060_0 .var "clk", 0 0;
v0x1245100_0 .net "d", 0 0, v0x12438d0_0;  1 drivers
v0x12451a0_0 .net "q_dut", 0 0, L_0x1245bd0;  1 drivers
v0x1245240_0 .net "q_ref", 0 0, L_0x12458e0;  1 drivers
v0x12452e0_0 .var/2u "stats1", 159 0;
v0x1245380_0 .var/2u "strobe", 0 0;
v0x1245420_0 .net "tb_match", 0 0, L_0x1246240;  1 drivers
v0x12454e0_0 .net "tb_mismatch", 0 0, L_0x1210420;  1 drivers
v0x12455a0_0 .net "wavedrom_enable", 0 0, v0x12439c0_0;  1 drivers
v0x1245640_0 .net "wavedrom_title", 511 0, v0x1243a60_0;  1 drivers
L_0x1245d10 .concat [ 1 0 0 0], L_0x12458e0;
L_0x1245db0 .concat [ 1 0 0 0], L_0x12458e0;
L_0x1245f00 .concat [ 1 0 0 0], L_0x1245bd0;
L_0x1246060 .concat [ 1 0 0 0], L_0x12458e0;
L_0x1246240 .cmp/eeq 1, L_0x1245d10, L_0x1246130;
S_0x1212440 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x12122b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1209ea0 .functor NOT 1, v0x1243650_0, C4<0>, C4<0>, C4<0>;
L_0x121cff0 .functor XOR 1, L_0x1209ea0, v0x12436f0_0, C4<0>, C4<0>;
L_0x1210490 .functor XOR 1, L_0x121cff0, v0x1243790_0, C4<0>, C4<0>;
L_0x12458e0 .functor XOR 1, L_0x1210490, v0x12438d0_0, C4<0>, C4<0>;
v0x1210690_0 .net *"_ivl_0", 0 0, L_0x1209ea0;  1 drivers
v0x1210730_0 .net *"_ivl_2", 0 0, L_0x121cff0;  1 drivers
v0x1209ff0_0 .net *"_ivl_4", 0 0, L_0x1210490;  1 drivers
v0x120a090_0 .net "a", 0 0, v0x1243650_0;  alias, 1 drivers
v0x1242a10_0 .net "b", 0 0, v0x12436f0_0;  alias, 1 drivers
v0x1242b20_0 .net "c", 0 0, v0x1243790_0;  alias, 1 drivers
v0x1242be0_0 .net "d", 0 0, v0x12438d0_0;  alias, 1 drivers
v0x1242ca0_0 .net "q", 0 0, L_0x12458e0;  alias, 1 drivers
S_0x1242e00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x12122b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1243650_0 .var "a", 0 0;
v0x12436f0_0 .var "b", 0 0;
v0x1243790_0 .var "c", 0 0;
v0x1243830_0 .net "clk", 0 0, v0x1245060_0;  1 drivers
v0x12438d0_0 .var "d", 0 0;
v0x12439c0_0 .var "wavedrom_enable", 0 0;
v0x1243a60_0 .var "wavedrom_title", 511 0;
E_0x1217440/0 .event negedge, v0x1243830_0;
E_0x1217440/1 .event posedge, v0x1243830_0;
E_0x1217440 .event/or E_0x1217440/0, E_0x1217440/1;
E_0x1217690 .event posedge, v0x1243830_0;
E_0x12029f0 .event negedge, v0x1243830_0;
S_0x1243150 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1242e00;
 .timescale -12 -12;
v0x1243350_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1243450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1242e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1243bc0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x12122b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1245a10 .functor XOR 1, v0x1243650_0, v0x12436f0_0, C4<0>, C4<0>;
L_0x1245a80 .functor XOR 1, L_0x1245a10, v0x1243790_0, C4<0>, C4<0>;
L_0x1245b10 .functor XOR 1, L_0x1245a80, v0x12438d0_0, C4<0>, C4<0>;
L_0x1245bd0 .functor NOT 1, L_0x1245b10, C4<0>, C4<0>, C4<0>;
v0x1243eb0_0 .net *"_ivl_0", 0 0, L_0x1245a10;  1 drivers
v0x1243f90_0 .net *"_ivl_2", 0 0, L_0x1245a80;  1 drivers
v0x1244070_0 .net *"_ivl_4", 0 0, L_0x1245b10;  1 drivers
v0x1244160_0 .net "a", 0 0, v0x1243650_0;  alias, 1 drivers
v0x1244250_0 .net "b", 0 0, v0x12436f0_0;  alias, 1 drivers
v0x1244390_0 .net "c", 0 0, v0x1243790_0;  alias, 1 drivers
v0x1244480_0 .net "d", 0 0, v0x12438d0_0;  alias, 1 drivers
v0x1244570_0 .net "q", 0 0, L_0x1245bd0;  alias, 1 drivers
S_0x12446d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12122b0;
 .timescale -12 -12;
E_0x12171e0 .event anyedge, v0x1245380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1245380_0;
    %nor/r;
    %assign/vec4 v0x1245380_0, 0;
    %wait E_0x12171e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1242e00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12438d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1243790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12436f0_0, 0;
    %assign/vec4 v0x1243650_0, 0;
    %wait E_0x12029f0;
    %wait E_0x1217690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12438d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1243790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12436f0_0, 0;
    %assign/vec4 v0x1243650_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1217440;
    %load/vec4 v0x1243650_0;
    %load/vec4 v0x12436f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1243790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12438d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12438d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1243790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12436f0_0, 0;
    %assign/vec4 v0x1243650_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1243450;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1217440;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12438d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1243790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12436f0_0, 0;
    %assign/vec4 v0x1243650_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12122b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1245060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1245380_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12122b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1245060_0;
    %inv;
    %store/vec4 v0x1245060_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12122b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1243830_0, v0x12454e0_0, v0x1244e80_0, v0x1244f20_0, v0x1244fc0_0, v0x1245100_0, v0x1245240_0, v0x12451a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12122b0;
T_7 ;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12122b0;
T_8 ;
    %wait E_0x1217440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12452e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12452e0_0, 4, 32;
    %load/vec4 v0x1245420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12452e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12452e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12452e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1245240_0;
    %load/vec4 v0x1245240_0;
    %load/vec4 v0x12451a0_0;
    %xor;
    %load/vec4 v0x1245240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12452e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12452e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12452e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k_zeroshot/machine/circuit2/iter0/response0/top_module.sv";
