rc file Version 1.0

[Design]
COMPILE_PATH=/home/sf10281/UVM-Project/MadhekarAdvait/lab-project-10gEthernetMAC/Advait_Madhekar/sim/verilog_new
VCS_HOME=/usr/synopsys/vcs/U-2023.03-SP2/
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=uvm_custom_install_recording top_tb testcase 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
