TRACE::2020-06-02.19:13:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:28::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:28::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:30::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:30::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.19:13:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-06-02.19:13:32::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP"
		}]
}
TRACE::2020-06-02.19:13:32::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-06-02.19:13:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.19:13:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.19:13:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.19:13:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:32::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:32::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:32::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.19:13:32::SCWPlatform::Generating the sources  .
TRACE::2020-06-02.19:13:32::SCWBDomain::Generating boot domain sources.
TRACE::2020-06-02.19:13:32::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-06-02.19:13:32::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:32::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:32::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.19:13:32::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::mss does not exists at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::Creating sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::Writing mss at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:32::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.19:13:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.19:13:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.19:13:32::SCWBDomain::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.19:13:41::SCWPlatform::Generating sources Done.
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-06-02.19:13:41::SCWMssOS::Could not open the swdb for C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-06-02.19:13:41::SCWMssOS::Could not open the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-06-02.19:13:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.19:13:41::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.19:13:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:13:41::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:13:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.19:13:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.19:13:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::mss does not exists at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::Creating sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::Writing mss at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.19:13:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.19:13:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:42::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:42::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:13:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:42::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:42::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:42::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:42::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:42::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:42::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.19:13:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-06-02.19:13:43::SCWPlatform::Started generating the artifacts platform 20_AXI_TIMER_IP
TRACE::2020-06-02.19:13:43::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.19:13:43::SCWPlatform::Started generating the artifacts for system configuration 20_AXI_TIMER_IP
LOG::2020-06-02.19:13:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.19:13:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.19:13:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.19:13:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-02.19:13:43::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.19:13:43::SCWSystem::Not a boot domain 
LOG::2020-06-02.19:13:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.19:13:43::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.19:13:43::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.19:13:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/qemu/
TRACE::2020-06-02.19:13:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/qemu/
TRACE::2020-06-02.19:13:43::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.19:13:43::SCWMssOS::Could not open the swdb for C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-06-02.19:13:43::SCWMssOS::Could not open the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-06-02.19:13:43::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.19:13:43::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:13:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:13:43::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.19:13:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.19:13:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.19:13:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-02.19:13:43::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-02.19:13:43::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.19:13:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.19:13:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-06-02.19:13:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-06-02.19:13:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.19:13:43::SCWSystem::Completed Processing the sysconfig 20_AXI_TIMER_IP
LOG::2020-06-02.19:13:43::SCWPlatform::Completed generating the artifacts for system configuration 20_AXI_TIMER_IP
TRACE::2020-06-02.19:13:43::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.19:13:43::SCWSystem::Writing the bif file for system config 20_AXI_TIMER_IP
TRACE::2020-06-02.19:13:43::SCWSystem::dir created 
TRACE::2020-06-02.19:13:43::SCWSystem::Writing the bif 
TRACE::2020-06-02.19:13:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.19:13:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.19:13:43::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.19:13:43::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.19:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:44::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:13:45::SCWPlatform::Clearing the existing platform
TRACE::2020-06-02.19:13:45::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-02.19:13:45::SCWBDomain::clearing the fsbl build
TRACE::2020-06-02.19:13:45::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:45::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:45::SCWSystem::Clearing the domains completed.
TRACE::2020-06-02.19:13:45::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-02.19:13:45::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform:: Platform location is C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:45::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:45::SCWPlatform::Removing the HwDB with name C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:45::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWReader::Active system found as  20_AXI_TIMER_IP
TRACE::2020-06-02.19:13:47::SCWReader::Handling sysconfig 20_AXI_TIMER_IP
TRACE::2020-06-02.19:13:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.19:13:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.19:13:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.19:13:47::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.19:13:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:13:47::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-02.19:13:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.19:13:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWReader::No isolation master present  
TRACE::2020-06-02.19:13:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.19:13:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.19:13:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:13:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:13:47::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.19:13:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWReader::No isolation master present  
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:48::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:48::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.19:13:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.19:13:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.19:13:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.19:13:48::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:13:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:13:48::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:48::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:48::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:48::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:48::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:48::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:13:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:13:48::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:13:48::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:13:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:13:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.19:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:13:48::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:13:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:13:48::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:08::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:08::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:08::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:10::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:10::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.19:49:12::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWReader::Active system found as  20_AXI_TIMER_IP
TRACE::2020-06-02.19:49:12::SCWReader::Handling sysconfig 20_AXI_TIMER_IP
TRACE::2020-06-02.19:49:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.19:49:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.19:49:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:12::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:12::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:12::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:12::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.19:49:12::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.19:49:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:12::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:12::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:12::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:12::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:12::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-02.19:49:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.19:49:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWReader::No isolation master present  
TRACE::2020-06-02.19:49:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.19:49:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.19:49:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:13::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.19:49:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWReader::No isolation master present  
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.19:49:13::SCWMssOS::Writing the mss file completed C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:13::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:13::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:13::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:13::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:13::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:14::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:14::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.19:49:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.19:49:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.19:49:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.19:49:14::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:14::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:14::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:14::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:14::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:14::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:14::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:14::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:14::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:14::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:14::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:14::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:14::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:14::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:14::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:17::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:17::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:17::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:17::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:17::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:17::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:17::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:17::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:17::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:17::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:18::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:18::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:18::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:18::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:18::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:18::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:18::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:18::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:18::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:18::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:19::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:19::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:19::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:19::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:19::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:19::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:19::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:19::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3132df6048007f3e830bc972568932d2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:19::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:19::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:19::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:19::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:19::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:20::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:20::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:20::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:20::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:20::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:20::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:20::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:20::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:20::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:20::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:20::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:20::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:20::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:20::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:20::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:20::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.19:49:20::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-02.19:49:21::SCWMssOS::Removing file C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-06-02.19:49:24::SCWPlatform::Started generating the artifacts platform 20_AXI_TIMER_IP
TRACE::2020-06-02.19:49:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.19:49:24::SCWPlatform::Started generating the artifacts for system configuration 20_AXI_TIMER_IP
LOG::2020-06-02.19:49:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.19:49:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.19:49:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.19:49:24::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-06-02.19:49:24::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:24::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:24::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:24::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:24::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:25::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:25::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:49:25::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:49:25::SCWBDomain::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.19:49:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.19:49:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.19:49:25::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl & make 
TRACE::2020-06-02.19:49:25::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-06-02.19:49:25::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.19:49:25::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.19:49:25::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-06-02.19:49:25::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-06-02.19:49:25::SCWBDomain::dcc_v1_6/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.19:49:25::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.19:49:25::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-06-02.19:49:25::SCWBDomain::9_v2_8/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-06-02.19:49:25::SCWBDomain::_v2_8/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-06-02.19:49:25::SCWBDomain::rc'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-06-02.19:49:25::SCWBDomain::rc'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.19:49:25::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.19:49:25::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-06-02.19:49:25::SCWBDomain::_1/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-06-02.19:49:25::SCWBDomain::1/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.19:49:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.19:49:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-06-02.19:49:25::SCWBDomain::rc'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-06-02.19:49:25::SCWBDomain::c'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.19:49:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.19:49:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-02.19:49:25::SCWBDomain::v7_1/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-02.19:49:25::SCWBDomain::v7_1/src/profile'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-02.19:49:25::SCWBDomain::7_1/src/profile'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-02.19:49:25::SCWBDomain::7_1/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-06-02.19:49:25::SCWBDomain::/src'

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.19:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-06-02.19:49:25::SCWBDomain::src'

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-06-02.19:49:26::SCWBDomain::rc'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-06-02.19:49:26::SCWBDomain::/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-06-02.19:49:26::SCWBDomain::src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-06-02.19:49:26::SCWBDomain::/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-06-02.19:49:26::SCWBDomain::src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-06-02.19:49:26::SCWBDomain::/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-06-02.19:49:26::SCWBDomain::src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.19:49:26::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.19:49:26::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-06-02.19:49:26::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-06-02.19:49:26::SCWBDomain::dcc_v1_6/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.19:49:26::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.19:49:26::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-06-02.19:49:26::SCWBDomain::9_v2_8/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-06-02.19:49:26::SCWBDomain::_v2_8/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.19:49:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.19:49:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-06-02.19:49:26::SCWBDomain::src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Compiling ddrps"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-06-02.19:49:26::SCWBDomain::rc'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.19:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-06-02.19:49:26::SCWBDomain::/src'

TRACE::2020-06-02.19:49:26::SCWBDomain::"Compiling devcfg"

TRACE::2020-06-02.19:49:27::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-06-02.19:49:27::SCWBDomain::src'

TRACE::2020-06-02.19:49:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.19:49:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.19:49:27::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.19:49:27::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:27::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-06-02.19:49:27::SCWBDomain::src'

TRACE::2020-06-02.19:49:27::SCWBDomain::"Compiling dmaps"

TRACE::2020-06-02.19:49:27::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-06-02.19:49:27::SCWBDomain::rc'

TRACE::2020-06-02.19:49:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.19:49:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:27::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-06-02.19:49:27::SCWBDomain::/src'

TRACE::2020-06-02.19:49:28::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-02.19:49:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-06-02.19:49:28::SCWBDomain::src'

TRACE::2020-06-02.19:49:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.19:49:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-06-02.19:49:28::SCWBDomain::/src'

TRACE::2020-06-02.19:49:28::SCWBDomain::"Compiling iicps"

TRACE::2020-06-02.19:49:30::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-06-02.19:49:30::SCWBDomain::src'

TRACE::2020-06-02.19:49:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.19:49:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:30::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-06-02.19:49:30::SCWBDomain::/src'

TRACE::2020-06-02.19:49:30::SCWBDomain::"Compiling qspips"

TRACE::2020-06-02.19:49:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-06-02.19:49:31::SCWBDomain::src'

TRACE::2020-06-02.19:49:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.19:49:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-06-02.19:49:31::SCWBDomain::/src'

TRACE::2020-06-02.19:49:31::SCWBDomain::"Compiling scugic"

TRACE::2020-06-02.19:49:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-06-02.19:49:31::SCWBDomain::src'

TRACE::2020-06-02.19:49:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.19:49:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-06-02.19:49:31::SCWBDomain::_1/src'

TRACE::2020-06-02.19:49:32::SCWBDomain::"Compiling scutimer"

TRACE::2020-06-02.19:49:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-06-02.19:49:32::SCWBDomain::1/src'

TRACE::2020-06-02.19:49:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.19:49:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-06-02.19:49:32::SCWBDomain::/src'

TRACE::2020-06-02.19:49:32::SCWBDomain::"Compiling scuwdt"

TRACE::2020-06-02.19:49:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-06-02.19:49:32::SCWBDomain::src'

TRACE::2020-06-02.19:49:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.19:49:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.19:49:32::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.19:49:32::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-02.19:49:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-06-02.19:49:32::SCWBDomain::rc'

TRACE::2020-06-02.19:49:32::SCWBDomain::"Compiling sdps"

TRACE::2020-06-02.19:49:33::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-06-02.19:49:33::SCWBDomain::c'

TRACE::2020-06-02.19:49:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.19:49:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.19:49:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.19:49:33::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:33::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-02.19:49:33::SCWBDomain::v7_1/src'

TRACE::2020-06-02.19:49:33::SCWBDomain::"Compiling standalone"

TRACE::2020-06-02.19:49:37::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-02.19:49:37::SCWBDomain::7_1/src'

TRACE::2020-06-02.19:49:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.19:49:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:37::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-02.19:49:37::SCWBDomain::/src'

TRACE::2020-06-02.19:49:37::SCWBDomain::"Compiling tmrctr"

TRACE::2020-06-02.19:49:38::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-02.19:49:38::SCWBDomain::/src'

TRACE::2020-06-02.19:49:38::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-02.19:49:38::SCWBDomain::src'

TRACE::2020-06-02.19:49:38::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-02.19:49:38::SCWBDomain::src'

TRACE::2020-06-02.19:49:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:38::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-06-02.19:49:38::SCWBDomain::/src'

TRACE::2020-06-02.19:49:38::SCWBDomain::"Compiling uartps"

TRACE::2020-06-02.19:49:39::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-06-02.19:49:39::SCWBDomain::src'

TRACE::2020-06-02.19:49:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.19:49:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.19:49:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:39::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-06-02.19:49:39::SCWBDomain::src'

TRACE::2020-06-02.19:49:39::SCWBDomain::"Compiling usbps"

TRACE::2020-06-02.19:49:40::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-06-02.19:49:40::SCWBDomain::rc'

TRACE::2020-06-02.19:49:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.19:49:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:40::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-06-02.19:49:40::SCWBDomain::/src'

TRACE::2020-06-02.19:49:40::SCWBDomain::"Compiling xadcps"

TRACE::2020-06-02.19:49:41::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-06-02.19:49:41::SCWBDomain::src'

TRACE::2020-06-02.19:49:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.19:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:41::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-06-02.19:49:41::SCWBDomain::/src'

TRACE::2020-06-02.19:49:41::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-02.19:49:43::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-06-02.19:49:43::SCWBDomain::src'

TRACE::2020-06-02.19:49:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.19:49:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:43::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-06-02.19:49:43::SCWBDomain::/src'

TRACE::2020-06-02.19:49:43::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-06-02.19:49:43::SCWBDomain::src'

TRACE::2020-06-02.19:49:43::SCWBDomain::'Finished building libraries'

TRACE::2020-06-02.19:49:43::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-06-02.19:49:43::SCWBDomain::include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.19:49:43::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.19:49:43::SCWBDomain::0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-06-02.19:49:43::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.19:49:43::SCWBDomain::0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-06-02.19:49:43::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.19:49:43::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.19:49:43::SCWBDomain::0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.19:49:43::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.19:49:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-06-02.19:49:43::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-06-02.19:49:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.19:49:44::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.19:49:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-06-02.19:49:44::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.19:49:44::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-06-02.19:49:44::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-06-02.19:49:44::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-06-02.19:49:44::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-06-02.19:49:44::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-06-02.19:49:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.19:49:44::SCWSystem::Not a boot domain 
LOG::2020-06-02.19:49:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.19:49:44::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.19:49:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.19:49:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/qemu/
TRACE::2020-06-02.19:49:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/qemu/
TRACE::2020-06-02.19:49:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.19:49:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:44::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:44::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:49:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:49:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:49:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:49:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:49:44::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.19:49:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.19:49:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.19:49:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.19:49:44::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:44::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:44::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:44::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.19:49:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.19:49:44::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:44::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.19:49:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:49:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.19:49:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.19:49:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-02.19:49:44::SCWMssOS::doing bsp build ... 
TRACE::2020-06-02.19:49:44::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.19:49:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.19:49:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.19:49:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.19:49:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.19:49:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.19:49:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.19:49:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.19:49:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.19:49:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.19:49:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.19:49:45::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.19:49:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.19:49:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.19:49:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.19:49:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.19:49:45::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.19:49:45::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.19:49:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.19:49:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.19:49:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:45::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-02.19:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.19:49:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.19:49:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.19:49:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:46::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-02.19:49:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.19:49:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:47::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-02.19:49:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.19:49:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:48::SCWMssOS::"Compiling iicps"

TRACE::2020-06-02.19:49:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.19:49:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:49::SCWMssOS::"Compiling qspips"

TRACE::2020-06-02.19:49:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.19:49:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:50::SCWMssOS::"Compiling scugic"

TRACE::2020-06-02.19:49:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.19:49:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.19:49:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.19:49:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:51::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-02.19:49:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.19:49:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:51::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-02.19:49:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.19:49:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.19:49:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.19:49:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-02.19:49:52::SCWMssOS::"Compiling sdps"

TRACE::2020-06-02.19:49:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.19:49:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.19:49:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.19:49:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:53::SCWMssOS::"Compiling standalone"

TRACE::2020-06-02.19:49:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.19:49:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:56::SCWMssOS::"Compiling tmrctr"

TRACE::2020-06-02.19:49:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.19:49:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:57::SCWMssOS::"Compiling uartps"

TRACE::2020-06-02.19:49:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.19:49:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.19:49:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.19:49:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.19:49:58::SCWMssOS::"Compiling usbps"

TRACE::2020-06-02.19:49:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.19:49:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.19:49:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.19:49:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.19:49:59::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-02.19:50:00::SCWMssOS::'Finished building libraries'

TRACE::2020-06-02.19:50:00::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.19:50:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.19:50:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-02.19:50:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.19:50:01::SCWSystem::Completed Processing the sysconfig 20_AXI_TIMER_IP
LOG::2020-06-02.19:50:01::SCWPlatform::Completed generating the artifacts for system configuration 20_AXI_TIMER_IP
TRACE::2020-06-02.19:50:01::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.19:50:01::SCWSystem::Writing the bif file for system config 20_AXI_TIMER_IP
TRACE::2020-06-02.19:50:01::SCWSystem::dir created 
TRACE::2020-06-02.19:50:01::SCWSystem::Writing the bif 
TRACE::2020-06-02.19:50:01::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.19:50:01::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.19:50:01::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.19:50:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:50:01::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:50:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:50:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:50:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:50:01::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:50:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:50:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.19:50:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:50:01::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:50:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:50:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:50:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:50:01::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:50:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:50:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:50:01::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c1fd2e8df8e3d63357cfa8f84be6d061",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.19:50:01::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.19:50:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.19:50:01::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.19:50:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.19:50:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.19:50:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.19:50:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.19:50:01::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.19:50:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.19:50:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:21::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl & make clean
TRACE::2020-06-02.20:27:21::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-06-02.20:27:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-06-02.20:27:21::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-06-02.20:27:21::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-06-02.20:27:21::SCWMssOS::cleaning the bsp 
TRACE::2020-06-02.20:27:21::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-06-02.20:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-06-02.20:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-06-02.20:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-06-02.20:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-06-02.20:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-06-02.20:27:22::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-06-02.20:27:23::SCWPlatform::Started generating the artifacts platform 20_AXI_TIMER_IP
TRACE::2020-06-02.20:27:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.20:27:23::SCWPlatform::Started generating the artifacts for system configuration 20_AXI_TIMER_IP
LOG::2020-06-02.20:27:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.20:27:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.20:27:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.20:27:23::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-06-02.20:27:23::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:23::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:23::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:23::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.20:27:23::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.20:27:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.20:27:23::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.20:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.20:27:23::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.20:27:23::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.20:27:23::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.20:27:23::SCWBDomain::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.20:27:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.20:27:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.20:27:23::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl & make 
TRACE::2020-06-02.20:27:23::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-06-02.20:27:23::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.20:27:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.20:27:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.20:27:23::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.20:27:23::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-06-02.20:27:23::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-06-02.20:27:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-06-02.20:27:23::SCWBDomain::dcc_v1_6/src'

TRACE::2020-06-02.20:27:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.20:27:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.20:27:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.20:27:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-06-02.20:27:23::SCWBDomain::9_v2_8/src'

TRACE::2020-06-02.20:27:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-06-02.20:27:23::SCWBDomain::_v2_8/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-06-02.20:27:24::SCWBDomain::rc'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-06-02.20:27:24::SCWBDomain::rc'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.20:27:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.20:27:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-06-02.20:27:24::SCWBDomain::_1/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-06-02.20:27:24::SCWBDomain::1/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.20:27:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.20:27:24::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-06-02.20:27:24::SCWBDomain::rc'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-06-02.20:27:24::SCWBDomain::c'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.20:27:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.20:27:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-02.20:27:24::SCWBDomain::v7_1/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-02.20:27:24::SCWBDomain::v7_1/src/profile'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-02.20:27:24::SCWBDomain::7_1/src/profile'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-02.20:27:24::SCWBDomain::7_1/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-06-02.20:27:24::SCWBDomain::rc'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-06-02.20:27:24::SCWBDomain::/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-06-02.20:27:24::SCWBDomain::src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.20:27:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.20:27:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.20:27:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-06-02.20:27:24::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-06-02.20:27:24::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-06-02.20:27:25::SCWBDomain::dcc_v1_6/src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.20:27:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.20:27:25::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.20:27:25::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-06-02.20:27:25::SCWBDomain::9_v2_8/src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-06-02.20:27:25::SCWBDomain::_v2_8/src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.20:27:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.20:27:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.20:27:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-06-02.20:27:25::SCWBDomain::src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Compiling ddrps"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-06-02.20:27:25::SCWBDomain::rc'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.20:27:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-06-02.20:27:25::SCWBDomain::/src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Compiling devcfg"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-06-02.20:27:25::SCWBDomain::src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.20:27:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.20:27:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.20:27:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-06-02.20:27:25::SCWBDomain::src'

TRACE::2020-06-02.20:27:25::SCWBDomain::"Compiling dmaps"

TRACE::2020-06-02.20:27:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-06-02.20:27:26::SCWBDomain::rc'

TRACE::2020-06-02.20:27:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.20:27:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-06-02.20:27:26::SCWBDomain::/src'

TRACE::2020-06-02.20:27:26::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-02.20:27:27::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-06-02.20:27:27::SCWBDomain::src'

TRACE::2020-06-02.20:27:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.20:27:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:27::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-06-02.20:27:27::SCWBDomain::/src'

TRACE::2020-06-02.20:27:27::SCWBDomain::"Compiling iicps"

TRACE::2020-06-02.20:27:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-06-02.20:27:28::SCWBDomain::src'

TRACE::2020-06-02.20:27:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.20:27:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-06-02.20:27:28::SCWBDomain::/src'

TRACE::2020-06-02.20:27:28::SCWBDomain::"Compiling qspips"

TRACE::2020-06-02.20:27:29::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-06-02.20:27:29::SCWBDomain::src'

TRACE::2020-06-02.20:27:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.20:27:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:29::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-06-02.20:27:29::SCWBDomain::/src'

TRACE::2020-06-02.20:27:29::SCWBDomain::"Compiling scugic"

TRACE::2020-06-02.20:27:30::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-06-02.20:27:30::SCWBDomain::src'

TRACE::2020-06-02.20:27:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.20:27:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:30::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-06-02.20:27:30::SCWBDomain::_1/src'

TRACE::2020-06-02.20:27:30::SCWBDomain::"Compiling scutimer"

TRACE::2020-06-02.20:27:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-06-02.20:27:31::SCWBDomain::1/src'

TRACE::2020-06-02.20:27:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.20:27:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-06-02.20:27:31::SCWBDomain::/src'

TRACE::2020-06-02.20:27:31::SCWBDomain::"Compiling scuwdt"

TRACE::2020-06-02.20:27:31::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-06-02.20:27:31::SCWBDomain::src'

TRACE::2020-06-02.20:27:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.20:27:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.20:27:31::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.20:27:31::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-02.20:27:31::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-06-02.20:27:31::SCWBDomain::rc'

TRACE::2020-06-02.20:27:31::SCWBDomain::"Compiling sdps"

TRACE::2020-06-02.20:27:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-06-02.20:27:32::SCWBDomain::c'

TRACE::2020-06-02.20:27:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.20:27:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.20:27:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.20:27:32::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-02.20:27:32::SCWBDomain::v7_1/src'

TRACE::2020-06-02.20:27:32::SCWBDomain::"Compiling standalone"

TRACE::2020-06-02.20:27:36::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-02.20:27:36::SCWBDomain::7_1/src'

TRACE::2020-06-02.20:27:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.20:27:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:36::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-02.20:27:36::SCWBDomain::/src'

TRACE::2020-06-02.20:27:36::SCWBDomain::"Compiling tmrctr"

TRACE::2020-06-02.20:27:37::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-02.20:27:37::SCWBDomain::/src'

TRACE::2020-06-02.20:27:37::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-02.20:27:37::SCWBDomain::src'

TRACE::2020-06-02.20:27:37::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-02.20:27:37::SCWBDomain::src'

TRACE::2020-06-02.20:27:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.20:27:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:37::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-06-02.20:27:37::SCWBDomain::/src'

TRACE::2020-06-02.20:27:37::SCWBDomain::"Compiling uartps"

TRACE::2020-06-02.20:27:38::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-06-02.20:27:38::SCWBDomain::src'

TRACE::2020-06-02.20:27:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.20:27:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.20:27:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.20:27:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:38::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-06-02.20:27:38::SCWBDomain::src'

TRACE::2020-06-02.20:27:38::SCWBDomain::"Compiling usbps"

TRACE::2020-06-02.20:27:39::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-06-02.20:27:39::SCWBDomain::rc'

TRACE::2020-06-02.20:27:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.20:27:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:39::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-06-02.20:27:39::SCWBDomain::/src'

TRACE::2020-06-02.20:27:39::SCWBDomain::"Compiling xadcps"

TRACE::2020-06-02.20:27:40::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-06-02.20:27:40::SCWBDomain::src'

TRACE::2020-06-02.20:27:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.20:27:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:40::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-06-02.20:27:40::SCWBDomain::/src'

TRACE::2020-06-02.20:27:40::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-02.20:27:41::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-06-02.20:27:41::SCWBDomain::src'

TRACE::2020-06-02.20:27:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.20:27:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:41::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-06-02.20:27:41::SCWBDomain::/src'

TRACE::2020-06-02.20:27:41::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-06-02.20:27:41::SCWBDomain::src'

TRACE::2020-06-02.20:27:41::SCWBDomain::'Finished building libraries'

TRACE::2020-06-02.20:27:41::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.20:27:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-06-02.20:27:41::SCWBDomain::include -I.

TRACE::2020-06-02.20:27:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.20:27:41::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.20:27:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-06-02.20:27:41::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.20:27:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.20:27:41::SCWBDomain::0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-06-02.20:27:42::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.20:27:42::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.20:27:42::SCWBDomain::0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.20:27:42::SCWBDomain::0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.20:27:42::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-06-02.20:27:42::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.20:27:42::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-06-02.20:27:42::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.20:27:42::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-06-02.20:27:42::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-06-02.20:27:42::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-06-02.20:27:42::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-06-02.20:27:42::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-06-02.20:27:42::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.20:27:42::SCWSystem::Not a boot domain 
LOG::2020-06-02.20:27:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.20:27:42::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.20:27:42::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.20:27:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/qemu/
TRACE::2020-06-02.20:27:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/qemu/
TRACE::2020-06-02.20:27:42::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.20:27:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:42::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:42::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:42::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.20:27:42::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.20:27:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.20:27:42::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.20:27:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.20:27:42::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.20:27:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:42::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.20:27:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.20:27:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.20:27:42::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-02.20:27:42::SCWMssOS::doing bsp build ... 
TRACE::2020-06-02.20:27:42::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-02.20:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.20:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.20:27:42::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.20:27:42::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.20:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.20:27:42::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.20:27:42::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.20:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.20:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.20:27:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.20:27:43::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.20:27:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.20:27:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.20:27:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.20:27:43::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.20:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.20:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.20:27:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.20:27:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.20:27:43::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.20:27:43::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.20:27:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.20:27:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-02.20:27:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.20:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:44::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-02.20:27:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.20:27:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.20:27:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.20:27:44::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:44::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-02.20:27:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.20:27:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:45::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-02.20:27:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.20:27:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:46::SCWMssOS::"Compiling iicps"

TRACE::2020-06-02.20:27:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.20:27:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:47::SCWMssOS::"Compiling qspips"

TRACE::2020-06-02.20:27:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.20:27:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:48::SCWMssOS::"Compiling scugic"

TRACE::2020-06-02.20:27:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.20:27:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.20:27:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.20:27:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:49::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-02.20:27:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.20:27:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:49::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-02.20:27:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.20:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.20:27:50::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.20:27:50::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-02.20:27:50::SCWMssOS::"Compiling sdps"

TRACE::2020-06-02.20:27:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.20:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.20:27:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.20:27:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:51::SCWMssOS::"Compiling standalone"

TRACE::2020-06-02.20:27:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-02.20:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:55::SCWMssOS::"Compiling tmrctr"

TRACE::2020-06-02.20:27:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.20:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:55::SCWMssOS::"Compiling uartps"

TRACE::2020-06-02.20:27:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.20:27:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.20:27:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.20:27:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.20:27:56::SCWMssOS::"Compiling usbps"

TRACE::2020-06-02.20:27:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.20:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.20:27:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.20:27:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.20:27:57::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-02.20:27:58::SCWMssOS::'Finished building libraries'

TRACE::2020-06-02.20:27:58::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.20:27:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.20:27:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-02.20:27:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.20:27:58::SCWSystem::Completed Processing the sysconfig 20_AXI_TIMER_IP
LOG::2020-06-02.20:27:58::SCWPlatform::Completed generating the artifacts for system configuration 20_AXI_TIMER_IP
TRACE::2020-06-02.20:27:58::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.20:27:58::SCWSystem::Writing the bif file for system config 20_AXI_TIMER_IP
TRACE::2020-06-02.20:27:58::SCWSystem::dir created 
TRACE::2020-06-02.20:27:59::SCWSystem::Writing the bif 
TRACE::2020-06-02.20:27:59::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.20:27:59::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.20:27:59::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.20:27:59::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.20:27:59::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.20:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.20:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.20:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.20:27:59::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.20:27:59::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.20:27:59::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.20:27:59::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.20:27:59::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.20:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.20:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.20:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.20:27:59::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:59::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.20:27:59::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:59::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c1fd2e8df8e3d63357cfa8f84be6d061",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.20:27:59::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.20:27:59::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-02.20:27:59::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-02.20:27:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.20:27:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-06-02.20:27:59::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-06-02.20:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.20:27:59::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.20:27:59::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.20:27:59::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:42::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:42::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:44::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:44::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWReader::Active system found as  20_AXI_TIMER_IP
TRACE::2020-06-03.10:25:46::SCWReader::Handling sysconfig 20_AXI_TIMER_IP
TRACE::2020-06-03.10:25:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-03.10:25:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-03.10:25:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-03.10:25:46::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-03.10:25:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:25:46::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:46::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:46::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-03.10:25:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-03.10:25:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:46::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWReader::No isolation master present  
TRACE::2020-06-03.10:25:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-03.10:25:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-03.10:25:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:46::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:25:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:25:46::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:46::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:46::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:46::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:47::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:47::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-03.10:25:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-03.10:25:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:47::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:25:47::SCWReader::No isolation master present  
TRACE::2020-06-03.10:25:47::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl & make clean
TRACE::2020-06-03.10:25:47::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-06-03.10:25:47::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-06-03.10:25:47::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-06-03.10:25:47::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-06-03.10:25:47::SCWMssOS::cleaning the bsp 
TRACE::2020-06-03.10:25:47::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-06-03.10:25:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-06-03.10:25:48::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-06-03.10:25:49::SCWPlatform::Started generating the artifacts platform 20_AXI_TIMER_IP
TRACE::2020-06-03.10:25:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-03.10:25:49::SCWPlatform::Started generating the artifacts for system configuration 20_AXI_TIMER_IP
LOG::2020-06-03.10:25:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-03.10:25:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-03.10:25:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-03.10:25:49::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-06-03.10:25:49::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:49::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:49::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:49::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:25:49::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:25:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:25:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:25:49::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:25:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:25:49::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:25:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:25:49::SCWBDomain::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-03.10:25:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-03.10:25:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-03.10:25:49::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl & make 
TRACE::2020-06-03.10:25:49::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-06-03.10:25:49::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-03.10:25:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:25:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-03.10:25:49::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-03.10:25:49::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:49::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-06-03.10:25:49::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-06-03.10:25:49::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-06-03.10:25:49::SCWBDomain::dcc_v1_6/src'

TRACE::2020-06-03.10:25:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:25:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:25:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:25:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:49::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-06-03.10:25:49::SCWBDomain::9_v2_8/src'

TRACE::2020-06-03.10:25:49::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-06-03.10:25:49::SCWBDomain::_v2_8/src'

TRACE::2020-06-03.10:25:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:25:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:25:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:25:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:49::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-06-03.10:25:49::SCWBDomain::src'

TRACE::2020-06-03.10:25:49::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-06-03.10:25:49::SCWBDomain::rc'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:25:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:25:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-06-03.10:25:50::SCWBDomain::rc'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-03.10:25:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-03.10:25:50::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-06-03.10:25:50::SCWBDomain::_1/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-06-03.10:25:50::SCWBDomain::1/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-03.10:25:50::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-03.10:25:50::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-06-03.10:25:50::SCWBDomain::rc'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-06-03.10:25:50::SCWBDomain::c'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-03.10:25:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-03.10:25:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-03.10:25:50::SCWBDomain::v7_1/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-03.10:25:50::SCWBDomain::v7_1/src/profile'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-03.10:25:50::SCWBDomain::7_1/src/profile'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-03.10:25:50::SCWBDomain::7_1/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-06-03.10:25:50::SCWBDomain::/src'

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:25:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:25:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:25:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:50::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-06-03.10:25:50::SCWBDomain::src'

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-06-03.10:25:51::SCWBDomain::rc'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-06-03.10:25:51::SCWBDomain::/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-06-03.10:25:51::SCWBDomain::src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-06-03.10:25:51::SCWBDomain::/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-06-03.10:25:51::SCWBDomain::src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:25:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:25:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-06-03.10:25:51::SCWBDomain::/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-06-03.10:25:51::SCWBDomain::src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:25:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:25:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-06-03.10:25:51::SCWBDomain::_dcc_v1_6/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_
TRACE::2020-06-03.10:25:51::SCWBDomain::dcc_v1_6/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-03.10:25:51::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-03.10:25:51::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-06-03.10:25:51::SCWBDomain::9_v2_8/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9
TRACE::2020-06-03.10:25:51::SCWBDomain::_v2_8/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:25:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:25:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2020-06-03.10:25:51::SCWBDomain::src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Compiling ddrps"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/s
TRACE::2020-06-03.10:25:51::SCWBDomain::rc'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:25:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:25:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:25:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:25:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2020-06-03.10:25:51::SCWBDomain::/src'

TRACE::2020-06-03.10:25:51::SCWBDomain::"Compiling devcfg"

TRACE::2020-06-03.10:25:52::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/
TRACE::2020-06-03.10:25:52::SCWBDomain::src'

TRACE::2020-06-03.10:25:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:25:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:25:52::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:25:52::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:52::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2020-06-03.10:25:52::SCWBDomain::src'

TRACE::2020-06-03.10:25:52::SCWBDomain::"Compiling dmaps"

TRACE::2020-06-03.10:25:53::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/s
TRACE::2020-06-03.10:25:53::SCWBDomain::rc'

TRACE::2020-06-03.10:25:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:25:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:25:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:25:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:25:53::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2020-06-03.10:25:53::SCWBDomain::/src'

TRACE::2020-06-03.10:25:53::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-03.10:25:53::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/
TRACE::2020-06-03.10:25:53::SCWBDomain::src'

TRACE::2020-06-03.10:25:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:25:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:25:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:25:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:25:54::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10
TRACE::2020-06-03.10:25:54::SCWBDomain::/src'

TRACE::2020-06-03.10:25:54::SCWBDomain::"Compiling iicps"

TRACE::2020-06-03.10:25:55::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/
TRACE::2020-06-03.10:25:55::SCWBDomain::src'

TRACE::2020-06-03.10:25:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:25:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:25:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:25:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:25:55::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2020-06-03.10:25:55::SCWBDomain::/src'

TRACE::2020-06-03.10:25:55::SCWBDomain::"Compiling qspips"

TRACE::2020-06-03.10:25:56::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/
TRACE::2020-06-03.10:25:56::SCWBDomain::src'

TRACE::2020-06-03.10:25:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:25:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:25:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:25:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:25:56::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2020-06-03.10:25:56::SCWBDomain::/src'

TRACE::2020-06-03.10:25:56::SCWBDomain::"Compiling scugic"

TRACE::2020-06-03.10:25:56::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/
TRACE::2020-06-03.10:25:56::SCWBDomain::src'

TRACE::2020-06-03.10:25:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:25:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:25:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:25:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-06-03.10:25:57::SCWBDomain::_1/src'

TRACE::2020-06-03.10:25:57::SCWBDomain::"Compiling scutimer"

TRACE::2020-06-03.10:25:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_
TRACE::2020-06-03.10:25:57::SCWBDomain::1/src'

TRACE::2020-06-03.10:25:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:25:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:25:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:25:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:25:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2020-06-03.10:25:57::SCWBDomain::/src'

TRACE::2020-06-03.10:25:57::SCWBDomain::"Compiling scuwdt"

TRACE::2020-06-03.10:25:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/
TRACE::2020-06-03.10:25:57::SCWBDomain::src'

TRACE::2020-06-03.10:25:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:25:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-03.10:25:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-03.10:25:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-03.10:25:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/s
TRACE::2020-06-03.10:25:57::SCWBDomain::rc'

TRACE::2020-06-03.10:25:57::SCWBDomain::"Compiling sdps"

TRACE::2020-06-03.10:25:58::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/sr
TRACE::2020-06-03.10:25:58::SCWBDomain::c'

TRACE::2020-06-03.10:25:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:25:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-03.10:25:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-03.10:25:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:25:58::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-06-03.10:25:58::SCWBDomain::v7_1/src'

TRACE::2020-06-03.10:25:58::SCWBDomain::"Compiling standalone"

TRACE::2020-06-03.10:26:02::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v
TRACE::2020-06-03.10:26:02::SCWBDomain::7_1/src'

TRACE::2020-06-03.10:26:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-03.10:26:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:02::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-03.10:26:02::SCWBDomain::/src'

TRACE::2020-06-03.10:26:02::SCWBDomain::"Compiling tmrctr"

TRACE::2020-06-03.10:26:03::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5
TRACE::2020-06-03.10:26:03::SCWBDomain::/src'

TRACE::2020-06-03.10:26:03::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-03.10:26:03::SCWBDomain::src'

TRACE::2020-06-03.10:26:03::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tmrctr_v4_5/
TRACE::2020-06-03.10:26:03::SCWBDomain::src'

TRACE::2020-06-03.10:26:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:26:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:03::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2020-06-03.10:26:03::SCWBDomain::/src'

TRACE::2020-06-03.10:26:03::SCWBDomain::"Compiling uartps"

TRACE::2020-06-03.10:26:04::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/
TRACE::2020-06-03.10:26:04::SCWBDomain::src'

TRACE::2020-06-03.10:26:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:26:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:26:04::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:26:04::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:04::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/
TRACE::2020-06-03.10:26:04::SCWBDomain::src'

TRACE::2020-06-03.10:26:04::SCWBDomain::"Compiling usbps"

TRACE::2020-06-03.10:26:05::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/s
TRACE::2020-06-03.10:26:05::SCWBDomain::rc'

TRACE::2020-06-03.10:26:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:05::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2020-06-03.10:26:05::SCWBDomain::/src'

TRACE::2020-06-03.10:26:05::SCWBDomain::"Compiling xadcps"

TRACE::2020-06-03.10:26:06::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/
TRACE::2020-06-03.10:26:06::SCWBDomain::src'

TRACE::2020-06-03.10:26:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-03.10:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:06::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2020-06-03.10:26:06::SCWBDomain::/src'

TRACE::2020-06-03.10:26:06::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-03.10:26:08::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/
TRACE::2020-06-03.10:26:08::SCWBDomain::src'

TRACE::2020-06-03.10:26:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-03.10:26:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:08::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2020-06-03.10:26:08::SCWBDomain::/src'

TRACE::2020-06-03.10:26:08::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/
TRACE::2020-06-03.10:26:08::SCWBDomain::src'

TRACE::2020-06-03.10:26:08::SCWBDomain::'Finished building libraries'

TRACE::2020-06-03.10:26:08::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-06-03.10:26:08::SCWBDomain::include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-03.10:26:08::SCWBDomain::9_0/include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-06-03.10:26:08::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-03.10:26:08::SCWBDomain::0/include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-06-03.10:26:08::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-03.10:26:08::SCWBDomain::9_0/include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-03.10:26:08::SCWBDomain::0/include -I.

TRACE::2020-06-03.10:26:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-03.10:26:08::SCWBDomain::0/include -I.

TRACE::2020-06-03.10:26:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-03.10:26:09::SCWBDomain::9_0/include -I.

TRACE::2020-06-03.10:26:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-06-03.10:26:09::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-06-03.10:26:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-03.10:26:09::SCWBDomain::9_0/include -I.

TRACE::2020-06-03.10:26:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-06-03.10:26:09::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-06-03.10:26:09::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-06-03.10:26:09::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-06-03.10:26:09::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-06-03.10:26:09::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-06-03.10:26:09::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-06-03.10:26:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-03.10:26:09::SCWSystem::Not a boot domain 
LOG::2020-06-03.10:26:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-03.10:26:09::SCWDomain::Generating domain artifcats
TRACE::2020-06-03.10:26:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-03.10:26:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/qemu/
TRACE::2020-06-03.10:26:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/qemu/
TRACE::2020-06-03.10:26:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-03.10:26:09::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:09::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:09::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:09::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:26:09::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:26:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:26:09::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:26:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:26:09::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:26:09::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:26:09::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:26:09::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-03.10:26:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:26:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-03.10:26:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-03.10:26:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-03.10:26:09::SCWMssOS::doing bsp build ... 
TRACE::2020-06-03.10:26:09::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-03.10:26:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-03.10:26:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:26:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:26:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:26:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:26:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:26:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:26:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-03.10:26:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-03.10:26:10::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-03.10:26:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-03.10:26:10::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-03.10:26:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-03.10:26:10::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:26:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:26:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:26:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:26:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:26:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-03.10:26:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-03.10:26:10::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:26:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:26:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:10::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-03.10:26:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:26:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:26:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:26:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:11::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-03.10:26:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:26:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:12::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-03.10:26:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:26:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:13::SCWMssOS::"Compiling iicps"

TRACE::2020-06-03.10:26:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:26:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:14::SCWMssOS::"Compiling qspips"

TRACE::2020-06-03.10:26:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:26:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:15::SCWMssOS::"Compiling scugic"

TRACE::2020-06-03.10:26:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:26:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:26:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:26:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:16::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-03.10:26:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:26:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:16::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-03.10:26:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:26:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-03.10:26:17::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-03.10:26:17::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-03.10:26:17::SCWMssOS::"Compiling sdps"

TRACE::2020-06-03.10:26:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:26:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-03.10:26:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-03.10:26:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:18::SCWMssOS::"Compiling standalone"

TRACE::2020-06-03.10:26:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-03.10:26:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:21::SCWMssOS::"Compiling tmrctr"

TRACE::2020-06-03.10:26:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:26:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:22::SCWMssOS::"Compiling uartps"

TRACE::2020-06-03.10:26:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:26:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:26:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:26:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:26:23::SCWMssOS::"Compiling usbps"

TRACE::2020-06-03.10:26:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:26:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:26:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:26:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:26:24::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-03.10:26:25::SCWMssOS::'Finished building libraries'

TRACE::2020-06-03.10:26:25::SCWMssOS::Copying to export directory.
TRACE::2020-06-03.10:26:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-03.10:26:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-03.10:26:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-03.10:26:25::SCWSystem::Completed Processing the sysconfig 20_AXI_TIMER_IP
LOG::2020-06-03.10:26:25::SCWPlatform::Completed generating the artifacts for system configuration 20_AXI_TIMER_IP
TRACE::2020-06-03.10:26:25::SCWPlatform::Started preparing the platform 
TRACE::2020-06-03.10:26:25::SCWSystem::Writing the bif file for system config 20_AXI_TIMER_IP
TRACE::2020-06-03.10:26:25::SCWSystem::dir created 
TRACE::2020-06-03.10:26:25::SCWSystem::Writing the bif 
TRACE::2020-06-03.10:26:25::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-03.10:26:25::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-03.10:26:25::SCWPlatform::Completed generating the platform
TRACE::2020-06-03.10:26:25::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:26:25::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:26:25::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:26:25::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:26:25::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:26:25::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:26:25::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:26:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:26:25::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:26:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:26:25::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:26:25::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:26:25::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:26:25::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c1fd2e8df8e3d63357cfa8f84be6d061",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-03.10:26:25::SCWPlatform::updated the xpfm file.
TRACE::2020-06-03.10:26:25::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:25::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:26::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:26::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:26:26::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:26:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:26:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-06-03.10:26:26::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-06-03.10:26:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:26:26::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:26:26::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:26:26::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:37::SCWPlatform::Clearing the existing platform
TRACE::2020-06-03.10:39:37::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-03.10:39:37::SCWBDomain::clearing the fsbl build
TRACE::2020-06-03.10:39:37::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:37::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:37::SCWSystem::Clearing the domains completed.
TRACE::2020-06-03.10:39:37::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-03.10:39:37::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform:: Platform location is C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:37::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:37::SCWPlatform::Removing the HwDB with name C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:37::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWReader::Active system found as  20_AXI_TIMER_IP
TRACE::2020-06-03.10:39:39::SCWReader::Handling sysconfig 20_AXI_TIMER_IP
TRACE::2020-06-03.10:39:39::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-03.10:39:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-03.10:39:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:39::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:39::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:39::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-03.10:39:39::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-03.10:39:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:39::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:39::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:39::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:39::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:39::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-03.10:39:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-03.10:39:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:39::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:39::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWReader::No isolation master present  
TRACE::2020-06-03.10:39:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-03.10:39:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-03.10:39:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:39:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:40::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-03.10:39:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWReader::No isolation master present  
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::In reload Mss file.
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-03.10:39:40::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-03.10:39:40::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-03.10:39:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-03.10:39:40::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:39:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:40::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:40::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:40::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:40::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::In reload Mss file.
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:39:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:41::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:41::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:41::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:41::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:42::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:42::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:42::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:42::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:42::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:42::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:42::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:42::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:42::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:42::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:39:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:42::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c1fd2e8df8e3d63357cfa8f84be6d061",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"axi_timer_0":	"none:",
						"changedCells":	["axi_timer_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::In reload Mss file.
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:39:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:51::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:51::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:51::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:51::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:39:51::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:39:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:39:52::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:52::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:39:52::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:52::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:52::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:52::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:39:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:39:52::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:39:52::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-03.10:39:52::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-03.10:39:54::SCWMssOS::Removing file C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-06-03.10:40:00::SCWPlatform::Started generating the artifacts platform 20_AXI_TIMER_IP
TRACE::2020-06-03.10:40:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-03.10:40:00::SCWPlatform::Started generating the artifacts for system configuration 20_AXI_TIMER_IP
LOG::2020-06-03.10:40:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-03.10:40:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-03.10:40:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-03.10:40:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-03.10:40:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-03.10:40:00::SCWSystem::Not a boot domain 
LOG::2020-06-03.10:40:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-03.10:40:00::SCWDomain::Generating domain artifcats
TRACE::2020-06-03.10:40:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-03.10:40:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/qemu/
TRACE::2020-06-03.10:40:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/qemu/
TRACE::2020-06-03.10:40:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-03.10:40:00::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:00::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:00::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:00::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:00::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:00::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:00::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:00::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-03.10:40:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-03.10:40:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-03.10:40:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-03.10:40:00::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:00::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:00::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:00::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:40:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:40:00::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:00::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-03.10:40:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-03.10:40:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-03.10:40:00::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-06-03.10:40:00::SCWMssOS::doing bsp build ... 
TRACE::2020-06-03.10:40:00::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-03.10:40:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-03.10:40:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:40:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:40:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:40:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:40:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:40:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:40:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-03.10:40:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-03.10:40:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-03.10:40:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-03.10:40:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-03.10:40:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-03.10:40:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:40:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:40:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:40:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:40:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:40:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:40:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-03.10:40:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-03.10:40:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:40:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:40:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:01::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-03.10:40:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:40:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:40:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:40:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:02::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-03.10:40:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:40:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:03::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-03.10:40:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:40:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:04::SCWMssOS::"Compiling iicps"

TRACE::2020-06-03.10:40:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:40:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:05::SCWMssOS::"Compiling qspips"

TRACE::2020-06-03.10:40:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:40:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:06::SCWMssOS::"Compiling scugic"

TRACE::2020-06-03.10:40:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:40:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:40:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:40:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:07::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-03.10:40:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:40:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:07::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-03.10:40:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:40:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-03.10:40:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-03.10:40:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-03.10:40:07::SCWMssOS::"Compiling sdps"

TRACE::2020-06-03.10:40:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:40:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-03.10:40:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-03.10:40:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:08::SCWMssOS::"Compiling standalone"

TRACE::2020-06-03.10:40:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:40:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:12::SCWMssOS::"Compiling uartps"

TRACE::2020-06-03.10:40:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:40:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:40:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:40:13::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:40:13::SCWMssOS::"Compiling usbps"

TRACE::2020-06-03.10:40:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:40:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:40:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:40:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:40:14::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-03.10:40:15::SCWMssOS::'Finished building libraries'

TRACE::2020-06-03.10:40:15::SCWMssOS::Copying to export directory.
TRACE::2020-06-03.10:40:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-03.10:40:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-03.10:40:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-03.10:40:15::SCWSystem::Completed Processing the sysconfig 20_AXI_TIMER_IP
LOG::2020-06-03.10:40:15::SCWPlatform::Completed generating the artifacts for system configuration 20_AXI_TIMER_IP
TRACE::2020-06-03.10:40:15::SCWPlatform::Started preparing the platform 
TRACE::2020-06-03.10:40:15::SCWSystem::Writing the bif file for system config 20_AXI_TIMER_IP
TRACE::2020-06-03.10:40:15::SCWSystem::dir created 
TRACE::2020-06-03.10:40:15::SCWSystem::Writing the bif 
TRACE::2020-06-03.10:40:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-03.10:40:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-03.10:40:15::SCWPlatform::Completed generating the platform
TRACE::2020-06-03.10:40:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:15::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:15::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:40:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:40:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:15::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:15::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:15::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b0250f792de8dbe8f7031d1a089c49a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"axi_timer_0":	"none:",
						"changedCells":	["axi_timer_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-03.10:40:15::SCWPlatform::updated the xpfm file.
TRACE::2020-06-03.10:40:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:15::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:15::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:47::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:47::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:47::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:47::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:47::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:47::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:47::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:47::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:47::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0b0250f792de8dbe8f7031d1a089c49a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"axi_timer_0":	"tmrctr:4.5",
						"changedCells":	["axi_timer_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::In reload Mss file.
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:40:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:40:57::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::Removing the swdes entry for  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:40:57::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:40:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:40:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:40:57::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:40:57::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:57::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:40:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:40:58::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:40:58::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-03.10:40:58::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-03.10:40:59::SCWMssOS::Removing file C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-06-03.10:41:26::SCWPlatform::Started generating the artifacts platform 20_AXI_TIMER_IP
TRACE::2020-06-03.10:41:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-03.10:41:26::SCWPlatform::Started generating the artifacts for system configuration 20_AXI_TIMER_IP
LOG::2020-06-03.10:41:26::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-03.10:41:26::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-03.10:41:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-03.10:41:26::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-03.10:41:26::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-03.10:41:26::SCWSystem::Not a boot domain 
LOG::2020-06-03.10:41:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-03.10:41:26::SCWDomain::Generating domain artifcats
TRACE::2020-06-03.10:41:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-03.10:41:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/qemu/
TRACE::2020-06-03.10:41:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/qemu/
TRACE::2020-06-03.10:41:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-03.10:41:26::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:26::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:26::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:26::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:41:26::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:41:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:41:26::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:41:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:41:26::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:26::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-03.10:41:26::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-03.10:41:26::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-03.10:41:26::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-03.10:41:26::SCWMssOS::No sw design opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:26::SCWMssOS::mss exists loading the mss file  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:26::SCWMssOS::Opened the sw design from mss  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:26::SCWMssOS::Adding the swdes entry C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-03.10:41:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-03.10:41:27::SCWMssOS::Opened the sw design.  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:27::SCWMssOS::Completed writing the mss file at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-03.10:41:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-03.10:41:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-03.10:41:27::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-06-03.10:41:27::SCWMssOS::doing bsp build ... 
TRACE::2020-06-03.10:41:27::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-03.10:41:27::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-03.10:41:27::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:41:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:41:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:41:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:41:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:41:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:41:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-03.10:41:27::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-03.10:41:27::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-03.10:41:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-03.10:41:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-03.10:41:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-03.10:41:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:41:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:41:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:41:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:41:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-03.10:41:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-03.10:41:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-03.10:41:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-03.10:41:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-03.10:41:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-03.10:41:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-03.10:41:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-03.10:41:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-03.10:41:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:41:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:41:28::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-03.10:41:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:28::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-03.10:41:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-03.10:41:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:41:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:41:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:29::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-03.10:41:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-03.10:41:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:29::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-03.10:41:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-03.10:41:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:30::SCWMssOS::"Compiling iicps"

TRACE::2020-06-03.10:41:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-03.10:41:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:32::SCWMssOS::"Compiling qspips"

TRACE::2020-06-03.10:41:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-03.10:41:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:33::SCWMssOS::"Compiling scugic"

TRACE::2020-06-03.10:41:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-03.10:41:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-03.10:41:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-03.10:41:33::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:33::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-03.10:41:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-03.10:41:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:34::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-03.10:41:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-03.10:41:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-03.10:41:34::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-03.10:41:34::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-03.10:41:34::SCWMssOS::"Compiling sdps"

TRACE::2020-06-03.10:41:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-03.10:41:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-03.10:41:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-03.10:41:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:35::SCWMssOS::"Compiling standalone"

TRACE::2020-06-03.10:41:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-06-03.10:41:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:39::SCWMssOS::"Compiling tmrctr"

TRACE::2020-06-03.10:41:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-03.10:41:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:40::SCWMssOS::"Compiling uartps"

TRACE::2020-06-03.10:41:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-03.10:41:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-03.10:41:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-03.10:41:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-03.10:41:41::SCWMssOS::"Compiling usbps"

TRACE::2020-06-03.10:41:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-03.10:41:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-03.10:41:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-03.10:41:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-03.10:41:42::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-03.10:41:43::SCWMssOS::'Finished building libraries'

TRACE::2020-06-03.10:41:43::SCWMssOS::Copying to export directory.
TRACE::2020-06-03.10:41:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-03.10:41:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-03.10:41:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-03.10:41:43::SCWSystem::Completed Processing the sysconfig 20_AXI_TIMER_IP
LOG::2020-06-03.10:41:43::SCWPlatform::Completed generating the artifacts for system configuration 20_AXI_TIMER_IP
TRACE::2020-06-03.10:41:43::SCWPlatform::Started preparing the platform 
TRACE::2020-06-03.10:41:43::SCWSystem::Writing the bif file for system config 20_AXI_TIMER_IP
TRACE::2020-06-03.10:41:43::SCWSystem::dir created 
TRACE::2020-06-03.10:41:43::SCWSystem::Writing the bif 
TRACE::2020-06-03.10:41:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-03.10:41:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-03.10:41:43::SCWPlatform::Completed generating the platform
TRACE::2020-06-03.10:41:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:41:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:41:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:41:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:41:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-03.10:41:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:41:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:41:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:41:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:43::SCWWriter::formatted JSON is {
	"platformName":	"20_AXI_TIMER_IP",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"20_AXI_TIMER_IP",
	"platHandOff":	"C:/eFPGA/20_AXI_TIMER_IP/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"20_AXI_TIMER_IP",
	"systems":	[{
			"systemName":	"20_AXI_TIMER_IP",
			"systemDesc":	"20_AXI_TIMER_IP",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"20_AXI_TIMER_IP",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"76e94cb43f987fbbf9398c2c88f38f8b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c1fd2e8df8e3d63357cfa8f84be6d061",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"axi_timer_0":	"tmrctr:4.5",
						"changedCells":	["axi_timer_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-03.10:41:43::SCWPlatform::updated the xpfm file.
TRACE::2020-06-03.10:41:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA given C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA absoulate path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform::DSA directory C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw
TRACE::2020-06-03.10:41:43::SCWPlatform:: Platform Path C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/hw/design_1_wrapper.xsa
TRACE::2020-06-03.10:41:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-03.10:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-06-03.10:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-06-03.10:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-03.10:41:43::SCWMssOS::Checking the sw design at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-03.10:41:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-03.10:41:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss
