[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sat Apr 15 19:41:00 2023
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/c_testsuite/friscv_testbench.vcd"
[dumpfile_mtime] "Sat Apr 15 19:23:58 2023"
[dumpfile_size] 6596775
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_core_verilator.gtkw"
[timestart] 1000
[size] 2560 1324
[pos] -1 -1
*-4.246881 1074 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk2.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.csrs.
[sst_width] 335
[signals_width] 526
[sst_expanded] 1
[sst_vpaned_height] 386
@c00200
-Testbench
@24
friscv_testbench.friscv_testbench.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.AXI_DMEM_MASK[31:0]
friscv_testbench.friscv_testbench.AXI_DMEM_W[31:0]
friscv_testbench.friscv_testbench.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.AXI_IMEM_MASK[31:0]
friscv_testbench.friscv_testbench.AXI_IMEM_W[31:0]
friscv_testbench.friscv_testbench.BOOT_ADDR[31:0]
friscv_testbench.friscv_testbench.CACHE_EN[31:0]
friscv_testbench.friscv_testbench.DCACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.DCACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.DCACHE_PREFETCH_EN[31:0]
friscv_testbench.friscv_testbench.F_EXTENSION[31:0]
friscv_testbench.friscv_testbench.ICACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.ICACHE_DEPTH[31:0]
friscv_testbench.friscv_testbench.ICACHE_PREFETCH_EN[31:0]
friscv_testbench.friscv_testbench.ILEN[31:0]
friscv_testbench.friscv_testbench.INST_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.MIN_PC[31:0]
friscv_testbench.friscv_testbench.M_EXTENSION[31:0]
friscv_testbench.friscv_testbench.PROCESSING_BUS_PIPELINE[31:0]
friscv_testbench.friscv_testbench.PROCESSING_QUEUE_DEPTH[31:0]
friscv_testbench.friscv_testbench.RV32E[31:0]
friscv_testbench.friscv_testbench.TB_CHOICE[63:0]
friscv_testbench.friscv_testbench.TIMEOUT[31:0]
friscv_testbench.friscv_testbench.XLEN[31:0]
@22
friscv_testbench.friscv_testbench.TIMEOUT[31:0]
friscv_testbench.friscv_testbench.timer[31:0]
@1401200
-Testbench
@200
-
@c00200
-AXI4-lite RAM
@200
-
-
-
-
-
-
-
-
-
@1401200
-AXI4-lite RAM
@200
-
@c00200
-iCache
@200
-
-
-
-
-
-
-
@800200
-iCache Blocks
@200
-
-
-
-
-
-
-
@1000200
-iCache Blocks
@800200
-memctrl
@200
-
-
@1000200
-memctrl
@1401200
-iCache
@200
-
@c00200
-ISA regs
@1401200
-ISA regs
@c00200
-CSRs
@1401200
-CSRs
@c00200
-Control
@200
-
-
@800200
-axi4-lite
@200
-
@1000200
-axi4-lite
@200
-
-
-
-
-
-
-
-
-
-
-
@1401200
-Control
@200
-
@c00200
-processing
@200
-
-
@1401200
-processing
@c00200
-dCache
@1401200
-dCache
@200
-
@c00200
-Memfy
@200
-
-
-
-
-
-
-
-
-
-
-
@1401200
-Memfy
@200
-
@c00200
-dCache Pusher
@200
-
-
-
-
-
-
-
-
-
-
-
@1401200
-dCache POusher
@200
-
@c00200
-dCache MemCtrl
@200
-
-
-
-
-
-
-
-
-
@1401200
-dCache MemCtrl
@c00200
-dCache
@1401200
-dCache
@200
-
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.NB_BUS[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.REG_W[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.aclk
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.aresetn
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.srst
@22
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.perfs[287:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.valid[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.bus_perf.ready[2:0]
@200
-
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.inst_arvalid_s
friscv_testbench.friscv_testbench.genblk2.dut.inst_arready_s
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.csrs.instreq_perf_active[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.csrs.instreq_perf_sleep[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.csrs.instreq_perf_stall[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.inst_rvalid_s
friscv_testbench.friscv_testbench.genblk2.dut.inst_rready_s
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.csrs.instcpl_perf_active[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.csrs.instcpl_perf_sleep[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.csrs.instcpl_perf_stall[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.proc_valid
friscv_testbench.friscv_testbench.genblk2.dut.proc_ready
friscv_testbench.friscv_testbench.genblk2.dut.proc_busy
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.csrs.proc_perf_active[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.csrs.proc_perf_sleep[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.csrs.proc_perf_stall[31:0]
[pattern_trace] 1
[pattern_trace] 0
