$date
	Thu Apr 14 12:01:41 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeclock_metade_frequencia $end
$var wire 1 ! clk $end
$upscope $end
$scope module testeclock_metade_frequencia $end
$var wire 1 " p1 $end
$upscope $end
$scope module testeclock_metade_frequencia $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#15
1"
#30
0"
1#
1!
#45
1"
#60
0"
0!
#75
1"
#90
0"
1!
0#
#105
1"
#120
0"
0!
#135
1"
#150
0"
1!
#165
1"
#180
0"
0!
1#
#195
1"
#210
0"
1!
#225
1"
#240
0"
0!
#255
1"
#270
0"
1!
#285
1"
#300
0"
0!
0#
#315
1"
#330
0"
1!
#345
1"
#360
0"
0!
#375
1"
#390
0"
1!
#405
1"
#420
0"
0!
#435
1"
#450
0"
1!
1#
#465
1"
#480
0"
0!
#495
1"
#510
0"
1!
#525
1"
#540
0"
0!
#555
1"
#570
0"
1!
#585
1"
#600
0"
0!
#615
1"
#630
0"
1!
0#
#645
1"
#660
0"
0!
#675
1"
#690
0"
1!
#705
1"
#720
0"
0!
#735
1"
#750
0"
1!
#765
1"
#780
0"
0!
#795
1"
#810
0"
1!
#825
1"
#826
