// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv2d_fix_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state9 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] SeparableConv2D_2_b_s_address0;
reg    SeparableConv2D_2_b_s_ce0;
wire   [12:0] SeparableConv2D_2_b_s_q0;
reg   [8:0] indvar_flatten20_reg_266;
reg   [2:0] out_h_0_reg_277;
reg   [6:0] indvar_flatten_reg_288;
reg   [2:0] out_w_0_reg_299;
reg   [21:0] buffer_0_reg_310;
reg   [3:0] in_d_0_reg_320;
wire   [8:0] add_ln19_fu_331_p2;
reg   [8:0] add_ln19_reg_839;
wire    ap_CS_fsm_state2;
wire   [3:0] out_d_fu_343_p2;
reg   [3:0] out_d_reg_847;
wire   [0:0] icmp_ln19_fu_337_p2;
wire   [2:0] trunc_ln29_fu_354_p1;
reg   [2:0] trunc_ln29_reg_857;
wire  signed [21:0] sext_ln29_fu_358_p1;
reg  signed [21:0] sext_ln29_reg_862;
wire    ap_CS_fsm_state3;
wire   [5:0] shl_ln_fu_362_p3;
reg   [5:0] shl_ln_reg_869;
wire   [0:0] icmp_ln20_fu_401_p2;
reg   [0:0] icmp_ln20_reg_874;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln20_reg_874_pp0_iter1_reg;
reg   [0:0] icmp_ln20_reg_874_pp0_iter2_reg;
reg   [0:0] icmp_ln20_reg_874_pp0_iter3_reg;
wire   [8:0] add_ln20_fu_407_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln21_fu_419_p2;
reg   [0:0] icmp_ln21_reg_883;
reg   [0:0] icmp_ln21_reg_883_pp0_iter1_reg;
reg   [0:0] icmp_ln21_reg_883_pp0_iter2_reg;
reg   [0:0] icmp_ln21_reg_883_pp0_iter3_reg;
wire  signed [6:0] select_ln29_7_fu_455_p3;
reg  signed [6:0] select_ln29_7_reg_888;
reg  signed [6:0] select_ln29_7_reg_888_pp0_iter1_reg;
wire   [0:0] and_ln29_fu_483_p2;
reg   [0:0] and_ln29_reg_893;
reg   [0:0] and_ln29_reg_893_pp0_iter1_reg;
reg   [0:0] and_ln29_reg_893_pp0_iter2_reg;
reg   [0:0] and_ln29_reg_893_pp0_iter3_reg;
wire   [2:0] select_ln20_fu_489_p3;
wire   [3:0] select_ln24_6_fu_509_p3;
reg   [3:0] select_ln24_6_reg_903;
reg   [3:0] select_ln24_6_reg_903_pp0_iter1_reg;
wire   [2:0] select_ln24_7_fu_517_p3;
reg   [2:0] select_ln24_7_reg_909;
reg   [2:0] select_ln24_7_reg_909_pp0_iter1_reg;
wire   [6:0] select_ln24_8_fu_535_p3;
reg  signed [6:0] select_ln24_8_reg_915;
wire   [3:0] in_d_fu_543_p2;
reg   [3:0] in_d_reg_920;
reg   [3:0] in_d_reg_920_pp0_iter1_reg;
wire   [6:0] select_ln21_fu_555_p3;
reg  signed [15:0] input_load_reg_936;
wire   [15:0] merge_i_fu_591_p66;
reg  signed [15:0] merge_i_reg_941;
wire   [0:0] icmp_ln24_3_fu_725_p2;
reg   [0:0] icmp_ln24_3_reg_946;
reg   [0:0] icmp_ln24_3_reg_946_pp0_iter3_reg;
wire   [9:0] add_ln34_1_fu_740_p2;
reg   [9:0] add_ln34_1_reg_950;
reg   [9:0] add_ln34_1_reg_950_pp0_iter3_reg;
wire  signed [31:0] mul_ln29_2_fu_833_p2;
reg  signed [31:0] mul_ln29_2_reg_955;
wire   [21:0] buffer_fu_777_p2;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [3:0] out_d_0_reg_243;
wire    ap_CS_fsm_state9;
reg   [8:0] phi_mul_reg_254;
reg   [2:0] ap_phi_mux_out_w_0_phi_fu_303_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_in_d_0_phi_fu_324_p4;
wire   [63:0] zext_ln23_fu_349_p1;
wire   [63:0] zext_ln29_7_fu_572_p1;
wire   [63:0] zext_ln34_fu_819_p1;
wire   [5:0] shl_ln29_4_fu_373_p3;
wire   [6:0] zext_ln29_12_fu_381_p1;
wire   [6:0] zext_ln29_fu_369_p1;
wire   [6:0] sub_ln29_fu_385_p2;
wire   [6:0] zext_ln24_3_fu_391_p1;
wire   [2:0] out_h_fu_413_p2;
wire   [5:0] shl_ln29_4_mid1_fu_437_p3;
wire   [6:0] zext_ln29_14_fu_445_p1;
wire   [6:0] zext_ln29_13_fu_433_p1;
wire   [6:0] sub_ln29_3_fu_449_p2;
wire   [6:0] add_ln29_fu_395_p2;
wire   [0:0] icmp_ln24_fu_477_p2;
wire   [0:0] xor_ln29_fu_471_p2;
wire   [2:0] select_ln29_fu_425_p3;
wire   [0:0] or_ln24_fu_503_p2;
wire   [2:0] out_w_fu_497_p2;
wire   [6:0] zext_ln24_4_fu_525_p1;
wire   [6:0] add_ln29_7_fu_529_p2;
wire   [6:0] select_ln29_8_fu_463_p3;
wire   [6:0] add_ln21_fu_549_p2;
wire  signed [9:0] grp_fu_824_p3;
wire  signed [31:0] sext_ln29_8_fu_569_p1;
wire   [5:0] zext_ln29_16_fu_583_p1;
wire   [5:0] merge_i_fu_591_p65;
wire   [8:0] zext_ln24_fu_580_p1;
wire   [8:0] add_ln34_fu_730_p2;
wire   [9:0] zext_ln34_3_fu_736_p1;
wire  signed [9:0] sext_ln29_7_fu_577_p1;
wire   [21:0] select_ln29_6_fu_752_p3;
wire   [17:0] trunc_ln_fu_764_p4;
wire  signed [21:0] sext_ln29_9_fu_773_p1;
wire   [21:0] select_ln24_fu_758_p3;
wire   [0:0] tmp_3_fu_783_p3;
wire   [0:0] xor_ln33_fu_795_p2;
wire   [15:0] select_ln33_fu_801_p3;
wire   [15:0] trunc_ln33_fu_791_p1;
wire  signed [31:0] sext_ln34_fu_816_p1;
wire   [3:0] grp_fu_824_p0;
wire   [6:0] grp_fu_824_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_824_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

pointwise_conv2d_fix_2_SeparableConv2D_2_b_s #(
    .DataWidth( 13 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
SeparableConv2D_2_b_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_2_b_s_address0),
    .ce0(SeparableConv2D_2_b_s_ce0),
    .q0(SeparableConv2D_2_b_s_q0)
);

network_mux_646_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
network_mux_646_16_1_1_U100(
    .din0(16'd10898),
    .din1(16'd6361),
    .din2(16'd62016),
    .din3(16'd3573),
    .din4(16'd57771),
    .din5(16'd65383),
    .din6(16'd10043),
    .din7(16'd6976),
    .din8(16'd573),
    .din9(16'd58348),
    .din10(16'd6348),
    .din11(16'd56160),
    .din12(16'd56346),
    .din13(16'd60123),
    .din14(16'd64660),
    .din15(16'd65496),
    .din16(16'd57212),
    .din17(16'd2097),
    .din18(16'd56049),
    .din19(16'd58901),
    .din20(16'd607),
    .din21(16'd57455),
    .din22(16'd7867),
    .din23(16'd60070),
    .din24(16'd11547),
    .din25(16'd8413),
    .din26(16'd63801),
    .din27(16'd8485),
    .din28(16'd2665),
    .din29(16'd3423),
    .din30(16'd64622),
    .din31(16'd4560),
    .din32(16'd59488),
    .din33(16'd7028),
    .din34(16'd59718),
    .din35(16'd9405),
    .din36(16'd6586),
    .din37(16'd4944),
    .din38(16'd7540),
    .din39(16'd8629),
    .din40(16'd6564),
    .din41(16'd54916),
    .din42(16'd63753),
    .din43(16'd5899),
    .din44(16'd57260),
    .din45(16'd12149),
    .din46(16'd2883),
    .din47(16'd60808),
    .din48(16'd9628),
    .din49(16'd8093),
    .din50(16'd733),
    .din51(16'd9047),
    .din52(16'd61262),
    .din53(16'd64311),
    .din54(16'd58905),
    .din55(16'd61810),
    .din56(16'd1720),
    .din57(16'd2151),
    .din58(16'd63606),
    .din59(16'd5081),
    .din60(16'd65127),
    .din61(16'd59644),
    .din62(16'd61499),
    .din63(16'd1956),
    .din64(merge_i_fu_591_p65),
    .dout(merge_i_fu_591_p66)
);

network_mac_muladd_4ns_7ns_7s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
network_mac_muladd_4ns_7ns_7s_10_1_1_U101(
    .din0(grp_fu_824_p0),
    .din1(grp_fu_824_p1),
    .din2(select_ln24_8_reg_915),
    .dout(grp_fu_824_p3)
);

network_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
network_mul_mul_16s_16s_32_1_1_U102(
    .din0(merge_i_reg_941),
    .din1(input_load_reg_936),
    .dout(mul_ln29_2_fu_833_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_874_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        buffer_0_reg_310 <= buffer_fu_777_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buffer_0_reg_310 <= sext_ln29_fu_358_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_874 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        in_d_0_reg_320 <= in_d_reg_920;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_d_0_reg_320 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten20_reg_266 <= add_ln20_fu_407_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten20_reg_266 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_288 <= select_ln21_fu_555_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_288 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_d_0_reg_243 <= out_d_reg_847;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_d_0_reg_243 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        out_h_0_reg_277 <= select_ln20_fu_489_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_0_reg_277 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_874 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_w_0_reg_299 <= select_ln24_7_reg_909;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_w_0_reg_299 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        phi_mul_reg_254 <= add_ln19_reg_839;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_254 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln19_reg_839 <= add_ln19_fu_331_p2;
        out_d_reg_847 <= out_d_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln24_3_fu_725_p2 == 1'd1))) begin
        add_ln34_1_reg_950 <= add_ln34_1_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln34_1_reg_950_pp0_iter3_reg <= add_ln34_1_reg_950;
        and_ln29_reg_893_pp0_iter2_reg <= and_ln29_reg_893_pp0_iter1_reg;
        and_ln29_reg_893_pp0_iter3_reg <= and_ln29_reg_893_pp0_iter2_reg;
        icmp_ln20_reg_874_pp0_iter2_reg <= icmp_ln20_reg_874_pp0_iter1_reg;
        icmp_ln20_reg_874_pp0_iter3_reg <= icmp_ln20_reg_874_pp0_iter2_reg;
        icmp_ln21_reg_883_pp0_iter2_reg <= icmp_ln21_reg_883_pp0_iter1_reg;
        icmp_ln21_reg_883_pp0_iter3_reg <= icmp_ln21_reg_883_pp0_iter2_reg;
        icmp_ln24_3_reg_946_pp0_iter3_reg <= icmp_ln24_3_reg_946;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln29_reg_893 <= and_ln29_fu_483_p2;
        icmp_ln21_reg_883 <= icmp_ln21_fu_419_p2;
        select_ln24_6_reg_903 <= select_ln24_6_fu_509_p3;
        select_ln24_8_reg_915 <= select_ln24_8_fu_535_p3;
        select_ln29_7_reg_888 <= select_ln29_7_fu_455_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln29_reg_893_pp0_iter1_reg <= and_ln29_reg_893;
        icmp_ln20_reg_874 <= icmp_ln20_fu_401_p2;
        icmp_ln20_reg_874_pp0_iter1_reg <= icmp_ln20_reg_874;
        icmp_ln21_reg_883_pp0_iter1_reg <= icmp_ln21_reg_883;
        in_d_reg_920_pp0_iter1_reg <= in_d_reg_920;
        select_ln24_6_reg_903_pp0_iter1_reg <= select_ln24_6_reg_903;
        select_ln24_7_reg_909_pp0_iter1_reg <= select_ln24_7_reg_909;
        select_ln29_7_reg_888_pp0_iter1_reg <= select_ln29_7_reg_888;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_874_pp0_iter1_reg == 1'd0))) begin
        icmp_ln24_3_reg_946 <= icmp_ln24_3_fu_725_p2;
        input_load_reg_936 <= input_r_q0;
        merge_i_reg_941 <= merge_i_fu_591_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_fu_401_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_d_reg_920 <= in_d_fu_543_p2;
        select_ln24_7_reg_909 <= select_ln24_7_fu_517_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln20_reg_874_pp0_iter2_reg == 1'd0))) begin
        mul_ln29_2_reg_955 <= mul_ln29_2_fu_833_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln29_reg_862 <= sext_ln29_fu_358_p1;
        shl_ln_reg_869[5 : 3] <= shl_ln_fu_362_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln19_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln29_reg_857 <= trunc_ln29_fu_354_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_2_b_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_2_b_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln20_fu_401_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln19_fu_337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_874 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_in_d_0_phi_fu_324_p4 = in_d_reg_920;
    end else begin
        ap_phi_mux_in_d_0_phi_fu_324_p4 = in_d_0_reg_320;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_874 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_out_w_0_phi_fu_303_p4 = select_ln24_7_reg_909;
    end else begin
        ap_phi_mux_out_w_0_phi_fu_303_p4 = out_w_0_reg_299;
    end
end

always @ (*) begin
    if (((icmp_ln19_fu_337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln24_3_reg_946_pp0_iter3_reg == 1'd1))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln19_fu_337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln20_fu_401_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln20_fu_401_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SeparableConv2D_2_b_s_address0 = zext_ln23_fu_349_p1;

assign add_ln19_fu_331_p2 = (phi_mul_reg_254 + 9'd49);

assign add_ln20_fu_407_p2 = (indvar_flatten20_reg_266 + 9'd1);

assign add_ln21_fu_549_p2 = (indvar_flatten_reg_288 + 7'd1);

assign add_ln29_7_fu_529_p2 = ($signed(select_ln29_7_fu_455_p3) + $signed(zext_ln24_4_fu_525_p1));

assign add_ln29_fu_395_p2 = (sub_ln29_fu_385_p2 + zext_ln24_3_fu_391_p1);

assign add_ln34_1_fu_740_p2 = ($signed(zext_ln34_3_fu_736_p1) + $signed(sext_ln29_7_fu_577_p1));

assign add_ln34_fu_730_p2 = (phi_mul_reg_254 + zext_ln24_fu_580_p1);

assign and_ln29_fu_483_p2 = (xor_ln29_fu_471_p2 & icmp_ln24_fu_477_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buffer_fu_777_p2 = ($signed(sext_ln29_9_fu_773_p1) + $signed(select_ln24_fu_758_p3));

assign grp_fu_824_p0 = grp_fu_824_p00;

assign grp_fu_824_p00 = select_ln24_6_reg_903;

assign grp_fu_824_p1 = 10'd49;

assign icmp_ln19_fu_337_p2 = ((out_d_0_reg_243 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_401_p2 = ((indvar_flatten20_reg_266 == 9'd392) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_419_p2 = ((indvar_flatten_reg_288 == 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln24_3_fu_725_p2 = ((in_d_reg_920_pp0_iter1_reg == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_477_p2 = ((ap_phi_mux_in_d_0_phi_fu_324_p4 == 4'd8) ? 1'b1 : 1'b0);

assign in_d_fu_543_p2 = (select_ln24_6_fu_509_p3 + 4'd1);

assign input_r_address0 = zext_ln29_7_fu_572_p1;

assign merge_i_fu_591_p65 = (zext_ln29_16_fu_583_p1 + shl_ln_reg_869);

assign or_ln24_fu_503_p2 = (icmp_ln21_fu_419_p2 | and_ln29_fu_483_p2);

assign out_d_fu_343_p2 = (out_d_0_reg_243 + 4'd1);

assign out_h_fu_413_p2 = (out_h_0_reg_277 + 3'd1);

assign out_w_fu_497_p2 = (select_ln29_fu_425_p3 + 3'd1);

assign output_r_address0 = zext_ln34_fu_819_p1;

assign output_r_d0 = (trunc_ln33_fu_791_p1 & select_ln33_fu_801_p3);

assign select_ln20_fu_489_p3 = ((icmp_ln21_fu_419_p2[0:0] === 1'b1) ? out_h_fu_413_p2 : out_h_0_reg_277);

assign select_ln21_fu_555_p3 = ((icmp_ln21_fu_419_p2[0:0] === 1'b1) ? 7'd1 : add_ln21_fu_549_p2);

assign select_ln24_6_fu_509_p3 = ((or_ln24_fu_503_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_in_d_0_phi_fu_324_p4);

assign select_ln24_7_fu_517_p3 = ((and_ln29_fu_483_p2[0:0] === 1'b1) ? out_w_fu_497_p2 : select_ln29_fu_425_p3);

assign select_ln24_8_fu_535_p3 = ((and_ln29_fu_483_p2[0:0] === 1'b1) ? add_ln29_7_fu_529_p2 : select_ln29_8_fu_463_p3);

assign select_ln24_fu_758_p3 = ((and_ln29_reg_893_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln29_reg_862 : select_ln29_6_fu_752_p3);

assign select_ln29_6_fu_752_p3 = ((icmp_ln21_reg_883_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln29_reg_862 : buffer_0_reg_310);

assign select_ln29_7_fu_455_p3 = ((icmp_ln21_fu_419_p2[0:0] === 1'b1) ? sub_ln29_3_fu_449_p2 : sub_ln29_fu_385_p2);

assign select_ln29_8_fu_463_p3 = ((icmp_ln21_fu_419_p2[0:0] === 1'b1) ? sub_ln29_3_fu_449_p2 : add_ln29_fu_395_p2);

assign select_ln29_fu_425_p3 = ((icmp_ln21_fu_419_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_out_w_0_phi_fu_303_p4);

assign select_ln33_fu_801_p3 = ((xor_ln33_fu_795_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign sext_ln29_7_fu_577_p1 = select_ln29_7_reg_888_pp0_iter1_reg;

assign sext_ln29_8_fu_569_p1 = grp_fu_824_p3;

assign sext_ln29_9_fu_773_p1 = $signed(trunc_ln_fu_764_p4);

assign sext_ln29_fu_358_p1 = $signed(SeparableConv2D_2_b_s_q0);

assign sext_ln34_fu_816_p1 = $signed(add_ln34_1_reg_950_pp0_iter3_reg);

assign shl_ln29_4_fu_373_p3 = {{out_h_0_reg_277}, {3'd0}};

assign shl_ln29_4_mid1_fu_437_p3 = {{out_h_fu_413_p2}, {3'd0}};

assign shl_ln_fu_362_p3 = {{trunc_ln29_reg_857}, {3'd0}};

assign sub_ln29_3_fu_449_p2 = (zext_ln29_14_fu_445_p1 - zext_ln29_13_fu_433_p1);

assign sub_ln29_fu_385_p2 = (zext_ln29_12_fu_381_p1 - zext_ln29_fu_369_p1);

assign tmp_3_fu_783_p3 = buffer_fu_777_p2[32'd15];

assign trunc_ln29_fu_354_p1 = out_d_0_reg_243[2:0];

assign trunc_ln33_fu_791_p1 = buffer_fu_777_p2[15:0];

assign trunc_ln_fu_764_p4 = {{mul_ln29_2_reg_955[31:14]}};

assign xor_ln29_fu_471_p2 = (icmp_ln21_fu_419_p2 ^ 1'd1);

assign xor_ln33_fu_795_p2 = (tmp_3_fu_783_p3 ^ 1'd1);

assign zext_ln23_fu_349_p1 = out_d_0_reg_243;

assign zext_ln24_3_fu_391_p1 = ap_phi_mux_out_w_0_phi_fu_303_p4;

assign zext_ln24_4_fu_525_p1 = out_w_fu_497_p2;

assign zext_ln24_fu_580_p1 = select_ln24_7_reg_909_pp0_iter1_reg;

assign zext_ln29_12_fu_381_p1 = shl_ln29_4_fu_373_p3;

assign zext_ln29_13_fu_433_p1 = out_h_fu_413_p2;

assign zext_ln29_14_fu_445_p1 = shl_ln29_4_mid1_fu_437_p3;

assign zext_ln29_16_fu_583_p1 = select_ln24_6_reg_903_pp0_iter1_reg;

assign zext_ln29_7_fu_572_p1 = $unsigned(sext_ln29_8_fu_569_p1);

assign zext_ln29_fu_369_p1 = out_h_0_reg_277;

assign zext_ln34_3_fu_736_p1 = add_ln34_fu_730_p2;

assign zext_ln34_fu_819_p1 = $unsigned(sext_ln34_fu_816_p1);

always @ (posedge ap_clk) begin
    shl_ln_reg_869[2:0] <= 3'b000;
end

endmodule //pointwise_conv2d_fix_2
