{
  "name": "core_arch::x86::avx512f::_mm256_maskz_cvt_roundps_ph",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vcvtps2ph256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::simd::i16x8": [
      "Plain"
    ],
    "core_arch::x86::__m128i": [
      "Plain"
    ]
  },
  "path": 7969,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:15179:1: 15186:2",
  "src": "pub fn _mm256_maskz_cvt_roundps_ph<const IMM8: i32>(k: __mmask8, a: __m256) -> __m128i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_f32x8();\n        let r = vcvtps2ph256(a, IMM8, i16x8::ZERO, k);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_maskz_cvt_roundps_ph(_1: u8, _2: core_arch::x86::__m256) -> core_arch::x86::__m128i {\n    let mut _0: core_arch::x86::__m128i;\n    let  _3: core_arch::simd::f32x8;\n    let  _4: core_arch::simd::i16x8;\n    debug k => _1;\n    debug a => _2;\n    debug a => _3;\n    debug r => _4;\n    bb0: {\n        _3 = core_arch::x86::__m256::as_f32x8(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::avx512f::vcvtps2ph256(_3, IMM8, core_arch::simd::i16x8::ZERO, _1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = _4 as core_arch::x86::__m128i;\n        return;\n    }\n}\n",
  "doc": " Convert packed single-precision (32-bit) floating-point elements in a to packed half-precision (16-bit) floating-point elements, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\\\n Rounding is done according to the imm8\\[2:0\\] parameter, which can be one of:\\\n * [`_MM_FROUND_TO_NEAREST_INT`] | [`_MM_FROUND_NO_EXC`] : round to nearest and suppress exceptions\n * [`_MM_FROUND_TO_NEG_INF`] | [`_MM_FROUND_NO_EXC`] : round down and suppress exceptions\n * [`_MM_FROUND_TO_POS_INF`] | [`_MM_FROUND_NO_EXC`] : round up and suppress exceptions\n * [`_MM_FROUND_TO_ZERO`] | [`_MM_FROUND_NO_EXC`] : truncate and suppress exceptions\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_cvt_roundps_ph&expand=1353)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}