[16:02:43.832] <TB3>     INFO: *** Welcome to pxar ***
[16:02:43.832] <TB3>     INFO: *** Today: 2016/09/06
[16:02:43.839] <TB3>     INFO: *** Version: 47bc-dirty
[16:02:43.839] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C15.dat
[16:02:43.840] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:02:43.840] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//defaultMaskFile.dat
[16:02:43.840] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters_C15.dat
[16:02:43.917] <TB3>     INFO:         clk: 4
[16:02:43.917] <TB3>     INFO:         ctr: 4
[16:02:43.917] <TB3>     INFO:         sda: 19
[16:02:43.917] <TB3>     INFO:         tin: 9
[16:02:43.917] <TB3>     INFO:         level: 15
[16:02:43.917] <TB3>     INFO:         triggerdelay: 0
[16:02:43.917] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:02:43.917] <TB3>     INFO: Log level: DEBUG
[16:02:43.928] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:02:43.946] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:02:43.949] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:02:43.952] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:02:45.505] <TB3>     INFO: DUT info: 
[16:02:45.505] <TB3>     INFO: The DUT currently contains the following objects:
[16:02:45.505] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:02:45.505] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:02:45.505] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:02:45.506] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:02:45.506] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:02:45.506] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:02:45.507] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:02:45.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:02:45.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:02:45.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:02:45.510] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31305728
[16:02:45.510] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x171f310
[16:02:45.510] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1691770
[16:02:45.510] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f662dd94010
[16:02:45.510] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6633fff510
[16:02:45.510] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31371264 fPxarMemory = 0x7f662dd94010
[16:02:45.511] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 362.6mA
[16:02:45.513] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[16:02:45.513] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[16:02:45.513] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:02:45.914] <TB3>     INFO: enter 'restricted' command line mode
[16:02:45.914] <TB3>     INFO: enter test to run
[16:02:45.914] <TB3>     INFO:   test: FPIXTest no parameter change
[16:02:45.914] <TB3>     INFO:   running: fpixtest
[16:02:45.914] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:02:45.918] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:02:45.918] <TB3>     INFO: ######################################################################
[16:02:45.918] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:02:45.918] <TB3>     INFO: ######################################################################
[16:02:45.921] <TB3>     INFO: ######################################################################
[16:02:45.921] <TB3>     INFO: PixTestPretest::doTest()
[16:02:45.921] <TB3>     INFO: ######################################################################
[16:02:45.924] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:45.924] <TB3>     INFO:    PixTestPretest::programROC() 
[16:02:45.924] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:03.940] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:03:03.940] <TB3>     INFO: IA differences per ROC:  16.9 18.5 16.9 18.5 19.3 16.9 16.9 16.1 17.7 17.7 17.7 17.7 17.7 19.3 17.7 16.9
[16:03:04.010] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:04.010] <TB3>     INFO:    PixTestPretest::checkIdig() 
[16:03:04.010] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:05.263] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[16:03:05.765] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 3.2 mA
[16:03:06.266] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[16:03:06.768] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[16:03:07.269] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:03:07.771] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[16:03:08.273] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[16:03:08.774] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[16:03:09.276] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[16:03:09.777] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:03:10.279] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[16:03:10.781] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:03:11.282] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[16:03:11.784] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[16:03:12.285] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:03:12.787] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[16:03:13.041] <TB3>     INFO: Idig [mA/ROC]: 2.4 3.2 2.4 1.6 2.4 1.6 1.6 2.4 2.4 2.4 2.4 2.4 1.6 1.6 2.4 1.6 
[16:03:13.041] <TB3>     INFO: Test took 9034 ms.
[16:03:13.041] <TB3>     INFO: PixTestPretest::checkIdig() done.
[16:03:13.073] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:13.073] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:03:13.073] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:13.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[16:03:13.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3187 mA
[16:03:13.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 24.5188 mA
[16:03:13.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  92 Ia 24.5188 mA
[16:03:13.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  90 Ia 23.7188 mA
[16:03:13.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  92 Ia 24.5188 mA
[16:03:13.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  90 Ia 23.7188 mA
[16:03:13.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  92 Ia 24.5188 mA
[16:03:13.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  90 Ia 23.7188 mA
[16:03:14.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  92 Ia 24.5188 mA
[16:03:14.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  90 Ia 23.7188 mA
[16:03:14.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  92 Ia 24.5188 mA
[16:03:14.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  90 Ia 23.7188 mA
[16:03:14.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[16:03:14.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.3187 mA
[16:03:14.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 22.9188 mA
[16:03:14.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 25.3187 mA
[16:03:14.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 22.9188 mA
[16:03:14.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.3187 mA
[16:03:15.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 22.9188 mA
[16:03:15.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 25.3187 mA
[16:03:15.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 22.9188 mA
[16:03:15.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 25.3187 mA
[16:03:15.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 22.9188 mA
[16:03:15.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 24.5188 mA
[16:03:15.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[16:03:15.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[16:03:15.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  87 Ia 23.7188 mA
[16:03:15.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  89 Ia 24.5188 mA
[16:03:16.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  87 Ia 23.7188 mA
[16:03:16.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  89 Ia 24.5188 mA
[16:03:16.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  87 Ia 24.5188 mA
[16:03:16.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  85 Ia 23.7188 mA
[16:03:16.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  87 Ia 24.5188 mA
[16:03:16.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[16:03:16.705] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  87 Ia 23.7188 mA
[16:03:16.806] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  89 Ia 24.5188 mA
[16:03:16.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.9188 mA
[16:03:17.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  85 Ia 25.3187 mA
[16:03:17.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  78 Ia 22.9188 mA
[16:03:17.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  85 Ia 25.3187 mA
[16:03:17.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 22.9188 mA
[16:03:17.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 25.3187 mA
[16:03:17.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 22.9188 mA
[16:03:17.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  85 Ia 25.3187 mA
[16:03:17.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 22.9188 mA
[16:03:17.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 25.3187 mA
[16:03:17.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 22.9188 mA
[16:03:18.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  85 Ia 25.3187 mA
[16:03:18.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7188 mA
[16:03:18.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 24.5188 mA
[16:03:18.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 23.7188 mA
[16:03:18.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 24.5188 mA
[16:03:18.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.7188 mA
[16:03:18.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 25.3187 mA
[16:03:18.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  73 Ia 22.9188 mA
[16:03:18.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  80 Ia 24.5188 mA
[16:03:18.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 23.7188 mA
[16:03:19.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 24.5188 mA
[16:03:19.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.7188 mA
[16:03:19.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 24.5188 mA
[16:03:19.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.3187 mA
[16:03:19.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  94 Ia 25.3187 mA
[16:03:19.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 23.7188 mA
[16:03:19.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  89 Ia 23.7188 mA
[16:03:19.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  91 Ia 23.7188 mA
[16:03:19.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  93 Ia 24.5188 mA
[16:03:19.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  91 Ia 24.5188 mA
[16:03:20.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  89 Ia 23.7188 mA
[16:03:20.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  91 Ia 24.5188 mA
[16:03:20.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  89 Ia 23.7188 mA
[16:03:20.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  91 Ia 24.5188 mA
[16:03:20.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  89 Ia 23.7188 mA
[16:03:20.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[16:03:20.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  89 Ia 24.5188 mA
[16:03:20.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  87 Ia 23.7188 mA
[16:03:20.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  89 Ia 24.5188 mA
[16:03:20.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  87 Ia 24.5188 mA
[16:03:21.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 23.7188 mA
[16:03:21.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  87 Ia 23.7188 mA
[16:03:21.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  89 Ia 23.7188 mA
[16:03:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  91 Ia 24.5188 mA
[16:03:21.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  89 Ia 24.5188 mA
[16:03:21.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  87 Ia 23.7188 mA
[16:03:21.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  89 Ia 23.7188 mA
[16:03:21.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 20.5187 mA
[16:03:21.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  99 Ia 25.3187 mA
[16:03:21.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  92 Ia 23.7188 mA
[16:03:22.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  94 Ia 23.7188 mA
[16:03:22.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  96 Ia 24.5188 mA
[16:03:22.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  94 Ia 23.7188 mA
[16:03:22.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  96 Ia 24.5188 mA
[16:03:22.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  94 Ia 23.7188 mA
[16:03:22.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  96 Ia 24.5188 mA
[16:03:22.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  94 Ia 23.7188 mA
[16:03:22.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  96 Ia 24.5188 mA
[16:03:22.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  94 Ia 23.7188 mA
[16:03:22.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.9188 mA
[16:03:23.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  85 Ia 25.3187 mA
[16:03:23.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  78 Ia 22.9188 mA
[16:03:23.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 25.3187 mA
[16:03:23.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 22.9188 mA
[16:03:23.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 24.5188 mA
[16:03:23.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  83 Ia 24.5188 mA
[16:03:23.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  81 Ia 23.7188 mA
[16:03:23.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 24.5188 mA
[16:03:23.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  81 Ia 23.7188 mA
[16:03:23.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 24.5188 mA
[16:03:24.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  81 Ia 23.7188 mA
[16:03:24.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[16:03:24.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 25.3187 mA
[16:03:24.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 22.1188 mA
[16:03:24.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  89 Ia 25.3187 mA
[16:03:24.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  82 Ia 23.7188 mA
[16:03:24.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 24.5188 mA
[16:03:24.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 23.7188 mA
[16:03:24.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  84 Ia 24.5188 mA
[16:03:24.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  82 Ia 23.7188 mA
[16:03:25.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  84 Ia 24.5188 mA
[16:03:25.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 23.7188 mA
[16:03:25.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 24.5188 mA
[16:03:25.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[16:03:25.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.5188 mA
[16:03:25.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 24.5188 mA
[16:03:25.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 23.7188 mA
[16:03:25.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 24.5188 mA
[16:03:25.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 24.5188 mA
[16:03:25.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 23.7188 mA
[16:03:26.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 23.7188 mA
[16:03:26.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  87 Ia 24.5188 mA
[16:03:26.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.7188 mA
[16:03:26.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 24.5188 mA
[16:03:26.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  85 Ia 23.7188 mA
[16:03:26.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.3187 mA
[16:03:26.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  94 Ia 25.3187 mA
[16:03:26.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  87 Ia 23.7188 mA
[16:03:26.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  89 Ia 23.7188 mA
[16:03:26.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  91 Ia 24.5188 mA
[16:03:27.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  89 Ia 24.5188 mA
[16:03:27.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  87 Ia 23.7188 mA
[16:03:27.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  89 Ia 24.5188 mA
[16:03:27.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 23.7188 mA
[16:03:27.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  89 Ia 23.7188 mA
[16:03:27.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  91 Ia 24.5188 mA
[16:03:27.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  89 Ia 23.7188 mA
[16:03:27.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[16:03:27.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 25.3187 mA
[16:03:27.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  82 Ia 23.7188 mA
[16:03:28.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.5188 mA
[16:03:28.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  82 Ia 23.7188 mA
[16:03:28.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 24.5188 mA
[16:03:28.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  82 Ia 23.7188 mA
[16:03:28.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  84 Ia 23.7188 mA
[16:03:28.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  86 Ia 24.5188 mA
[16:03:28.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  84 Ia 23.7188 mA
[16:03:28.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  86 Ia 24.5188 mA
[16:03:28.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  84 Ia 24.5188 mA
[16:03:29.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.5188 mA
[16:03:29.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  76 Ia 23.7188 mA
[16:03:29.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 24.5188 mA
[16:03:29.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  76 Ia 23.7188 mA
[16:03:29.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 24.5188 mA
[16:03:29.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  76 Ia 23.7188 mA
[16:03:29.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 24.5188 mA
[16:03:29.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  76 Ia 23.7188 mA
[16:03:29.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  78 Ia 24.5188 mA
[16:03:29.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  76 Ia 23.7188 mA
[16:03:30.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 24.5188 mA
[16:03:30.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  76 Ia 23.7188 mA
[16:03:30.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[16:03:30.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.5188 mA
[16:03:30.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 25.3187 mA
[16:03:30.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  80 Ia 22.9188 mA
[16:03:30.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  87 Ia 24.5188 mA
[16:03:30.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 23.7188 mA
[16:03:30.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  87 Ia 24.5188 mA
[16:03:30.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  85 Ia 24.5188 mA
[16:03:31.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  83 Ia 23.7188 mA
[16:03:31.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 24.5188 mA
[16:03:31.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 23.7188 mA
[16:03:31.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  85 Ia 23.7188 mA
[16:03:31.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[16:03:31.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[16:03:31.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 24.5188 mA
[16:03:31.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 23.7188 mA
[16:03:31.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  87 Ia 24.5188 mA
[16:03:31.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 23.7188 mA
[16:03:32.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  87 Ia 24.5188 mA
[16:03:32.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  85 Ia 23.7188 mA
[16:03:32.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  87 Ia 24.5188 mA
[16:03:32.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.7188 mA
[16:03:32.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  87 Ia 24.5188 mA
[16:03:32.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  85 Ia 23.7188 mA
[16:03:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  90
[16:03:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[16:03:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  89
[16:03:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  85
[16:03:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[16:03:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  89
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  89
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  94
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  89
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  84
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  76
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[16:03:32.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  85
[16:03:34.390] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 394.7 mA = 24.6687 mA/ROC
[16:03:34.390] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.9  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  19.3
[16:03:34.421] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:34.421] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:03:34.421] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:34.557] <TB3>     INFO: Expecting 231680 events.
[16:03:42.821] <TB3>     INFO: 231680 events read in total (7547ms).
[16:03:42.970] <TB3>     INFO: Test took 8546ms.
[16:03:43.172] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 63
[16:03:43.176] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 126 and Delta(CalDel) = 59
[16:03:43.180] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 64
[16:03:43.183] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 109 and Delta(CalDel) = 62
[16:03:43.186] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 63
[16:03:43.190] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 62
[16:03:43.193] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 114 and Delta(CalDel) = 62
[16:03:43.197] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 63
[16:03:43.200] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 77 and Delta(CalDel) = 59
[16:03:43.203] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 62
[16:03:43.207] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 61
[16:03:43.210] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 93 and Delta(CalDel) = 62
[16:03:43.214] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 86 and Delta(CalDel) = 65
[16:03:43.217] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 109 and Delta(CalDel) = 67
[16:03:43.220] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 63
[16:03:43.224] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:03:43.264] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:03:43.301] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:43.302] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:03:43.302] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:43.438] <TB3>     INFO: Expecting 231680 events.
[16:03:51.725] <TB3>     INFO: 231680 events read in total (7572ms).
[16:03:51.730] <TB3>     INFO: Test took 8424ms.
[16:03:51.753] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 32
[16:03:52.066] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[16:03:52.070] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[16:03:52.074] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31.5
[16:03:52.078] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[16:03:52.082] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30
[16:03:52.086] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31.5
[16:03:52.090] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[16:03:52.094] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29.5
[16:03:52.098] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[16:03:52.102] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[16:03:52.105] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[16:03:52.109] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 32.5
[16:03:52.113] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 33
[16:03:52.117] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[16:03:52.121] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[16:03:52.160] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:03:52.160] <TB3>     INFO: CalDel:      139   120   155   127   149   138   127   136   110   130   127   129   159   171   131   114
[16:03:52.160] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    53    51    51    51    51    52    51    52    51    51
[16:03:52.164] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C0.dat
[16:03:52.164] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C1.dat
[16:03:52.164] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C2.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C3.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C4.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C5.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C6.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C7.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C8.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C9.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C10.dat
[16:03:52.165] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C11.dat
[16:03:52.166] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C12.dat
[16:03:52.166] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C13.dat
[16:03:52.166] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C14.dat
[16:03:52.166] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters_C15.dat
[16:03:52.166] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:03:52.166] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:03:52.166] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[16:03:52.166] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:03:52.250] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:03:52.250] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:03:52.250] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:03:52.250] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:03:52.253] <TB3>     INFO: ######################################################################
[16:03:52.253] <TB3>     INFO: PixTestTiming::doTest()
[16:03:52.253] <TB3>     INFO: ######################################################################
[16:03:52.253] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:52.253] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[16:03:52.253] <TB3>     INFO:    ----------------------------------------------------------------------
[16:03:52.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:03:59.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:04:01.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:04:03.759] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:04:06.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:04:08.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:04:10.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:04:12.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:04:15.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:04:22.472] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:04:24.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:04:27.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:04:29.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:04:31.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:04:33.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:04:36.113] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:04:38.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:04:50.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:04:52.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:05:03.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:05:05.516] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:05:07.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:05:18.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:05:20.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:05:21.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:05:24.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:05:28.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:05:32.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:05:35.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:05:40.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:05:44.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:05:48.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:05:52.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:05:55.225] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:06:07.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:06:19.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:06:32.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:06:44.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:06:56.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:07:09.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:07:21.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:07:24.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:07:27.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:07:29.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:07:31.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:07:34.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:07:36.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:07:38.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:07:40.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:07:42.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:07:45.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:07:47.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:07:49.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:07:51.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:07:54.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:07:56.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:07:58.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:08:02.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:08:05.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:08:07.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:08:09.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:08:12.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:08:14.310] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:08:16.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:08:18.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:08:26.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:08:28.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:08:30.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:08:33.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:08:35.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:08:37.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:08:40.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:08:42.334] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:08:49.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:08:52.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:08:54.419] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:08:56.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:08:58.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:09:01.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:09:03.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:09:05.785] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:09:24.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:09:26.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:09:27.645] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:09:29.164] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:09:30.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:09:32.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:09:33.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:09:35.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:10:01.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:10:03.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:10:04.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:10:06.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:10:07.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:10:09.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:10:11.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:10:12.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:10:23.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:10:25.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:10:26.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:10:28.334] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:10:29.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:10:31.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:10:32.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:10:34.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:10:43.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:10:45.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:10:47.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:10:50.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:10:52.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:10:54.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:10:56.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:10:59.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:11:18.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:11:20.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:11:23.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:11:25.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:11:27.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:11:29.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:11:32.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:11:34.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:11:42.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:11:44.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:11:46.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:11:49.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:11:51.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:11:53.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:11:56.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:11:58.697] <TB3>     INFO: TBM Phase Settings: 240
[16:11:58.697] <TB3>     INFO: 400MHz Phase: 4
[16:11:58.697] <TB3>     INFO: 160MHz Phase: 7
[16:11:58.697] <TB3>     INFO: Functional Phase Area: 5
[16:11:58.700] <TB3>     INFO: Test took 486447 ms.
[16:11:58.700] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:11:58.700] <TB3>     INFO:    ----------------------------------------------------------------------
[16:11:58.700] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[16:11:58.700] <TB3>     INFO:    ----------------------------------------------------------------------
[16:11:58.700] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:11:59.848] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:12:01.933] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:12:03.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:12:05.724] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:12:07.620] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:12:09.514] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:12:11.411] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:12:14.810] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:12:19.149] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:12:24.619] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:12:29.521] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:12:34.432] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:12:39.148] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:12:43.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:12:48.203] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:12:52.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:12:54.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:12:56.901] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:12:59.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:13:01.456] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:13:03.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:13:06.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:13:08.279] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:13:09.799] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:13:11.320] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:13:13.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:13:15.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:13:18.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:13:20.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:13:22.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:13:24.961] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:13:26.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:13:27.999] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:13:30.461] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:13:32.734] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:13:35.007] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:13:37.281] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:13:39.553] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:13:41.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:13:43.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:13:44.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:13:46.951] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:13:49.233] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:13:51.506] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:13:53.779] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:13:56.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:13:58.327] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:13:59.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:14:01.375] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:14:03.462] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:14:05.735] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:14:08.008] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:14:10.293] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:14:12.575] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:14:14.847] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:14:16.369] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:14:17.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:14:20.540] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:14:22.060] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:14:23.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:14:25.103] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:14:26.625] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:14:28.146] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:14:30.048] <TB3>     INFO: ROC Delay Settings: 228
[16:14:30.048] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:14:30.048] <TB3>     INFO: ROC Port 0 Delay: 4
[16:14:30.048] <TB3>     INFO: ROC Port 1 Delay: 4
[16:14:30.048] <TB3>     INFO: Functional ROC Area: 5
[16:14:30.052] <TB3>     INFO: Test took 151352 ms.
[16:14:30.052] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:14:30.052] <TB3>     INFO:    ----------------------------------------------------------------------
[16:14:30.052] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:14:30.052] <TB3>     INFO:    ----------------------------------------------------------------------
[16:14:31.191] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c8 e062 c000 a101 80c0 40c8 40c8 40c8 40c9 40c8 40c9 40cb 40c8 e062 c000 
[16:14:31.191] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c9 40cb 40c9 40cb 40c9 40cb 40cb 40c8 e022 c000 a102 8000 40c9 40c9 40c9 40c8 40c9 40c8 40c9 40c9 e022 c000 
[16:14:31.191] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40cb 40c8 40cb 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8040 40cb 40cb 40cb 40ca 40cb 40ca 40c9 40cb e022 c000 
[16:14:31.191] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:14:45.281] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:45.281] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:14:59.245] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:59.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:15:13.100] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:13.100] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:15:27.219] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:27.219] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:15:41.407] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:41.407] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:15:55.379] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:55.379] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:16:09.347] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:09.347] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:16:23.111] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:23.111] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:16:37.272] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:37.273] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:16:51.245] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:51.629] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:51.642] <TB3>     INFO: Decoding statistics:
[16:16:51.642] <TB3>     INFO:   General information:
[16:16:51.642] <TB3>     INFO: 	 16bit words read:         240000000
[16:16:51.642] <TB3>     INFO: 	 valid events total:       20000000
[16:16:51.642] <TB3>     INFO: 	 empty events:             20000000
[16:16:51.642] <TB3>     INFO: 	 valid events with pixels: 0
[16:16:51.642] <TB3>     INFO: 	 valid pixel hits:         0
[16:16:51.642] <TB3>     INFO:   Event errors: 	           0
[16:16:51.642] <TB3>     INFO: 	 start marker:             0
[16:16:51.642] <TB3>     INFO: 	 stop marker:              0
[16:16:51.642] <TB3>     INFO: 	 overflow:                 0
[16:16:51.642] <TB3>     INFO: 	 invalid 5bit words:       0
[16:16:51.642] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:16:51.643] <TB3>     INFO:   TBM errors: 		           0
[16:16:51.643] <TB3>     INFO: 	 flawed TBM headers:       0
[16:16:51.643] <TB3>     INFO: 	 flawed TBM trailers:      0
[16:16:51.643] <TB3>     INFO: 	 event ID mismatches:      0
[16:16:51.643] <TB3>     INFO:   ROC errors: 		           0
[16:16:51.643] <TB3>     INFO: 	 missing ROC header(s):    0
[16:16:51.643] <TB3>     INFO: 	 misplaced readback start: 0
[16:16:51.643] <TB3>     INFO:   Pixel decoding errors:	   0
[16:16:51.643] <TB3>     INFO: 	 pixel data incomplete:    0
[16:16:51.643] <TB3>     INFO: 	 pixel address:            0
[16:16:51.643] <TB3>     INFO: 	 pulse height fill bit:    0
[16:16:51.643] <TB3>     INFO: 	 buffer corruption:        0
[16:16:51.643] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.643] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:16:51.643] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.643] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.643] <TB3>     INFO:    Read back bit status: 1
[16:16:51.643] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.643] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.643] <TB3>     INFO:    Timings are good!
[16:16:51.643] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.643] <TB3>     INFO: Test took 141591 ms.
[16:16:51.643] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:16:51.643] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:16:51.643] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:16:51.643] <TB3>     INFO: PixTestTiming::doTest took 779393 ms.
[16:16:51.643] <TB3>     INFO: PixTestTiming::doTest() done
[16:16:51.643] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:16:51.643] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:16:51.644] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:16:51.644] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:16:51.644] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:16:51.644] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:16:51.644] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:16:51.995] <TB3>     INFO: ######################################################################
[16:16:51.995] <TB3>     INFO: PixTestAlive::doTest()
[16:16:51.995] <TB3>     INFO: ######################################################################
[16:16:51.998] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.998] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:16:51.998] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:51.999] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:16:52.350] <TB3>     INFO: Expecting 41600 events.
[16:16:56.412] <TB3>     INFO: 41600 events read in total (3347ms).
[16:16:56.412] <TB3>     INFO: Test took 4413ms.
[16:16:56.421] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:56.421] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:16:56.421] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:16:56.796] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:16:56.796] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[16:16:56.796] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[16:16:56.799] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:56.799] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:16:56.799] <TB3>     INFO:    ----------------------------------------------------------------------
[16:16:56.800] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:16:57.147] <TB3>     INFO: Expecting 41600 events.
[16:17:00.109] <TB3>     INFO: 41600 events read in total (2247ms).
[16:17:00.109] <TB3>     INFO: Test took 3309ms.
[16:17:00.109] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:00.109] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:17:00.109] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:17:00.109] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:17:00.515] <TB3>     INFO: PixTestAlive::maskTest() done
[16:17:00.515] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:17:00.518] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:00.518] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:17:00.518] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:00.519] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:17:00.869] <TB3>     INFO: Expecting 41600 events.
[16:17:04.929] <TB3>     INFO: 41600 events read in total (3346ms).
[16:17:04.929] <TB3>     INFO: Test took 4410ms.
[16:17:04.937] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:04.937] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:17:04.937] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:17:05.314] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:17:05.314] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:17:05.314] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:17:05.315] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:17:05.322] <TB3>     INFO: ######################################################################
[16:17:05.323] <TB3>     INFO: PixTestTrim::doTest()
[16:17:05.323] <TB3>     INFO: ######################################################################
[16:17:05.326] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:05.326] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:17:05.326] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:05.402] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:17:05.402] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:17:05.415] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:17:05.415] <TB3>     INFO:     run 1 of 1
[16:17:05.415] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:05.758] <TB3>     INFO: Expecting 5025280 events.
[16:17:50.428] <TB3>     INFO: 1415032 events read in total (43955ms).
[16:18:34.597] <TB3>     INFO: 2816096 events read in total (88124ms).
[16:19:18.846] <TB3>     INFO: 4222384 events read in total (132373ms).
[16:19:44.122] <TB3>     INFO: 5025280 events read in total (157649ms).
[16:19:44.163] <TB3>     INFO: Test took 158748ms.
[16:19:44.221] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:44.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:19:45.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:47.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:48.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:50.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:19:51.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:19:53.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:19:54.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:19:56.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:19:57.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:19:59.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:00.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:01.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:03.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:20:04.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:20:06.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:20:07.578] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239869952
[16:20:07.581] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3536 minThrLimit = 88.3342 minThrNLimit = 108.022 -> result = 88.3536 -> 88
[16:20:07.582] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.991 minThrLimit = 106.974 minThrNLimit = 138.103 -> result = 106.991 -> 106
[16:20:07.582] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2357 minThrLimit = 86.2293 minThrNLimit = 107.891 -> result = 86.2357 -> 86
[16:20:07.583] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.319 minThrLimit = 110.283 minThrNLimit = 141.266 -> result = 110.319 -> 110
[16:20:07.583] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.076 minThrLimit = 103.065 minThrNLimit = 129.277 -> result = 103.076 -> 103
[16:20:07.583] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8177 minThrLimit = 94.7974 minThrNLimit = 116.545 -> result = 94.8177 -> 94
[16:20:07.584] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.786 minThrLimit = 101.773 minThrNLimit = 122.167 -> result = 101.786 -> 101
[16:20:07.584] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.664 minThrLimit = 102.649 minThrNLimit = 123.599 -> result = 102.664 -> 102
[16:20:07.585] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0001 minThrLimit = 96.9884 minThrNLimit = 122.41 -> result = 97.0001 -> 97
[16:20:07.585] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.721 minThrLimit = 102.707 minThrNLimit = 130.445 -> result = 102.721 -> 102
[16:20:07.586] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6619 minThrLimit = 98.6494 minThrNLimit = 121.092 -> result = 98.6619 -> 98
[16:20:07.586] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.258 minThrLimit = 100.223 minThrNLimit = 121.218 -> result = 100.258 -> 100
[16:20:07.587] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1724 minThrLimit = 94.0795 minThrNLimit = 114.923 -> result = 94.1724 -> 94
[16:20:07.587] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7902 minThrLimit = 99.7613 minThrNLimit = 120.542 -> result = 99.7902 -> 99
[16:20:07.587] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.939 minThrLimit = 101.928 minThrNLimit = 124.276 -> result = 101.939 -> 101
[16:20:07.588] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4867 minThrLimit = 97.4375 minThrNLimit = 118.9 -> result = 97.4867 -> 97
[16:20:07.588] <TB3>     INFO: ROC 0 VthrComp = 88
[16:20:07.588] <TB3>     INFO: ROC 1 VthrComp = 106
[16:20:07.588] <TB3>     INFO: ROC 2 VthrComp = 86
[16:20:07.588] <TB3>     INFO: ROC 3 VthrComp = 110
[16:20:07.588] <TB3>     INFO: ROC 4 VthrComp = 103
[16:20:07.588] <TB3>     INFO: ROC 5 VthrComp = 94
[16:20:07.589] <TB3>     INFO: ROC 6 VthrComp = 101
[16:20:07.589] <TB3>     INFO: ROC 7 VthrComp = 102
[16:20:07.589] <TB3>     INFO: ROC 8 VthrComp = 97
[16:20:07.589] <TB3>     INFO: ROC 9 VthrComp = 102
[16:20:07.589] <TB3>     INFO: ROC 10 VthrComp = 98
[16:20:07.589] <TB3>     INFO: ROC 11 VthrComp = 100
[16:20:07.590] <TB3>     INFO: ROC 12 VthrComp = 94
[16:20:07.590] <TB3>     INFO: ROC 13 VthrComp = 99
[16:20:07.590] <TB3>     INFO: ROC 14 VthrComp = 101
[16:20:07.590] <TB3>     INFO: ROC 15 VthrComp = 97
[16:20:07.590] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:20:07.590] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:20:07.602] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:20:07.602] <TB3>     INFO:     run 1 of 1
[16:20:07.602] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:07.946] <TB3>     INFO: Expecting 5025280 events.
[16:20:44.246] <TB3>     INFO: 892072 events read in total (35585ms).
[16:21:18.645] <TB3>     INFO: 1781472 events read in total (69984ms).
[16:21:53.877] <TB3>     INFO: 2669928 events read in total (105217ms).
[16:22:27.540] <TB3>     INFO: 3548352 events read in total (138879ms).
[16:23:02.556] <TB3>     INFO: 4420840 events read in total (173895ms).
[16:23:26.879] <TB3>     INFO: 5025280 events read in total (198218ms).
[16:23:26.951] <TB3>     INFO: Test took 199349ms.
[16:23:27.127] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:23:27.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:23:29.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:23:30.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:23:32.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:23:33.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:23:35.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:23:37.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:23:38.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:23:40.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:23:41.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:23:43.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:23:45.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:23:46.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:23:48.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:23:49.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:23:51.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:23:53.079] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311005184
[16:23:53.082] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.353 for pixel 4/1 mean/min/max = 47.7412/33.1163/62.366
[16:23:53.083] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 63.0728 for pixel 0/0 mean/min/max = 48.8785/34.545/63.2121
[16:23:53.083] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.9915 for pixel 2/5 mean/min/max = 45.5209/31.8602/59.1817
[16:23:53.084] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.5684 for pixel 6/79 mean/min/max = 47.0948/34.5442/59.6454
[16:23:53.084] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.7647 for pixel 28/79 mean/min/max = 43.1663/31.4647/54.8679
[16:23:53.084] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.943 for pixel 19/22 mean/min/max = 45.431/33.7744/57.0876
[16:23:53.085] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.4079 for pixel 25/42 mean/min/max = 45.0013/32.4409/57.5617
[16:23:53.085] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.5484 for pixel 22/0 mean/min/max = 46.8634/32.9774/60.7494
[16:23:53.085] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.9748 for pixel 23/79 mean/min/max = 43.8716/31.7001/56.0432
[16:23:53.085] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.6565 for pixel 6/16 mean/min/max = 46.0247/32.385/59.6644
[16:23:53.086] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8403 for pixel 12/5 mean/min/max = 44.8074/31.6419/57.9728
[16:23:53.086] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 64.9086 for pixel 3/1 mean/min/max = 48.1968/31.451/64.9427
[16:23:53.087] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.9924 for pixel 0/4 mean/min/max = 46.4649/31.9281/61.0016
[16:23:53.087] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 66.8322 for pixel 22/2 mean/min/max = 49.6578/31.9854/67.3303
[16:23:53.087] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.6561 for pixel 0/61 mean/min/max = 45.1834/32.5138/57.8531
[16:23:53.088] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.6995 for pixel 9/24 mean/min/max = 44.7962/31.7983/57.794
[16:23:53.088] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:53.220] <TB3>     INFO: Expecting 411648 events.
[16:24:00.971] <TB3>     INFO: 411648 events read in total (7032ms).
[16:24:00.977] <TB3>     INFO: Expecting 411648 events.
[16:24:08.571] <TB3>     INFO: 411648 events read in total (6927ms).
[16:24:08.581] <TB3>     INFO: Expecting 411648 events.
[16:24:16.161] <TB3>     INFO: 411648 events read in total (6921ms).
[16:24:16.173] <TB3>     INFO: Expecting 411648 events.
[16:24:23.806] <TB3>     INFO: 411648 events read in total (6973ms).
[16:24:23.820] <TB3>     INFO: Expecting 411648 events.
[16:24:31.404] <TB3>     INFO: 411648 events read in total (6926ms).
[16:24:31.421] <TB3>     INFO: Expecting 411648 events.
[16:24:39.417] <TB3>     INFO: 411648 events read in total (7335ms).
[16:24:39.437] <TB3>     INFO: Expecting 411648 events.
[16:24:47.366] <TB3>     INFO: 411648 events read in total (7285ms).
[16:24:47.389] <TB3>     INFO: Expecting 411648 events.
[16:24:54.892] <TB3>     INFO: 411648 events read in total (6858ms).
[16:24:54.916] <TB3>     INFO: Expecting 411648 events.
[16:25:02.517] <TB3>     INFO: 411648 events read in total (6955ms).
[16:25:02.543] <TB3>     INFO: Expecting 411648 events.
[16:25:10.163] <TB3>     INFO: 411648 events read in total (6977ms).
[16:25:10.194] <TB3>     INFO: Expecting 411648 events.
[16:25:17.721] <TB3>     INFO: 411648 events read in total (6893ms).
[16:25:17.751] <TB3>     INFO: Expecting 411648 events.
[16:25:25.311] <TB3>     INFO: 411648 events read in total (6921ms).
[16:25:25.345] <TB3>     INFO: Expecting 411648 events.
[16:25:32.870] <TB3>     INFO: 411648 events read in total (6888ms).
[16:25:32.905] <TB3>     INFO: Expecting 411648 events.
[16:25:40.421] <TB3>     INFO: 411648 events read in total (6881ms).
[16:25:40.461] <TB3>     INFO: Expecting 411648 events.
[16:25:47.953] <TB3>     INFO: 411648 events read in total (6863ms).
[16:25:47.994] <TB3>     INFO: Expecting 411648 events.
[16:25:55.489] <TB3>     INFO: 411648 events read in total (6864ms).
[16:25:55.531] <TB3>     INFO: Test took 122443ms.
[16:25:56.032] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1942 < 35 for itrim = 118; old thr = 33.7219 ... break
[16:25:56.068] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3653 < 35 for itrim = 136; old thr = 33.871 ... break
[16:25:56.105] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.032 < 35 for itrim = 104; old thr = 34.8991 ... break
[16:25:56.144] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1394 < 35 for itrim = 115; old thr = 34.6846 ... break
[16:25:56.182] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.07 < 35 for itrim = 100; old thr = 34.7035 ... break
[16:25:56.220] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2867 < 35 for itrim = 106; old thr = 33.7379 ... break
[16:25:56.259] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0773 < 35 for itrim+1 = 109; old thr = 34.9907 ... break
[16:25:56.289] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5301 < 35 for itrim = 104; old thr = 33.149 ... break
[16:25:56.330] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1863 < 35 for itrim = 103; old thr = 34.1651 ... break
[16:25:56.371] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6931 < 35 for itrim = 115; old thr = 34.1819 ... break
[16:25:56.406] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5687 < 35 for itrim+1 = 99; old thr = 34.4587 ... break
[16:25:56.433] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2211 < 35 for itrim = 127; old thr = 34.7593 ... break
[16:25:56.460] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3991 < 35 for itrim = 104; old thr = 34.3393 ... break
[16:25:56.492] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6959 < 35 for itrim+1 = 128; old thr = 34.8135 ... break
[16:25:56.516] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5587 < 35 for itrim = 87; old thr = 33.6895 ... break
[16:25:56.554] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7878 < 35 for itrim+1 = 100; old thr = 34.6294 ... break
[16:25:56.632] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:25:56.642] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:25:56.642] <TB3>     INFO:     run 1 of 1
[16:25:56.642] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:25:56.985] <TB3>     INFO: Expecting 5025280 events.
[16:26:32.475] <TB3>     INFO: 872888 events read in total (34775ms).
[16:27:07.125] <TB3>     INFO: 1744128 events read in total (69425ms).
[16:27:41.933] <TB3>     INFO: 2614352 events read in total (104233ms).
[16:28:15.349] <TB3>     INFO: 3473416 events read in total (137649ms).
[16:28:49.361] <TB3>     INFO: 4327544 events read in total (171661ms).
[16:29:16.922] <TB3>     INFO: 5025280 events read in total (199222ms).
[16:29:16.997] <TB3>     INFO: Test took 200355ms.
[16:29:17.174] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:17.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:19.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:20.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:22.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:23.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:25.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:26.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:28.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:29.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:31.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:32.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:29:34.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:29:35.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:29:37.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:29:39.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:29:40.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:29:42.191] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252149760
[16:29:42.192] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.177410 .. 255.000000
[16:29:42.268] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[16:29:42.278] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:29:42.278] <TB3>     INFO:     run 1 of 1
[16:29:42.278] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:42.621] <TB3>     INFO: Expecting 8486400 events.
[16:30:16.263] <TB3>     INFO: 825424 events read in total (32927ms).
[16:30:49.971] <TB3>     INFO: 1651064 events read in total (66635ms).
[16:31:22.751] <TB3>     INFO: 2476376 events read in total (99415ms).
[16:31:56.488] <TB3>     INFO: 3301576 events read in total (133152ms).
[16:32:29.350] <TB3>     INFO: 4127344 events read in total (166014ms).
[16:33:03.345] <TB3>     INFO: 4952768 events read in total (200009ms).
[16:33:37.495] <TB3>     INFO: 5777048 events read in total (234159ms).
[16:34:11.747] <TB3>     INFO: 6600280 events read in total (268411ms).
[16:34:44.510] <TB3>     INFO: 7422408 events read in total (301174ms).
[16:35:18.275] <TB3>     INFO: 8244120 events read in total (334939ms).
[16:35:28.333] <TB3>     INFO: 8486400 events read in total (344997ms).
[16:35:28.428] <TB3>     INFO: Test took 346149ms.
[16:35:28.733] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:29.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:31.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:33.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:35:34.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:35:36.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:35:38.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:35:40.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:35:42.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:44.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:46.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:48.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:50.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:52.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:54.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:56.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:58.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:36:00.373] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320770048
[16:36:00.454] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 9.456645 .. 45.752390
[16:36:00.530] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:36:00.540] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:36:00.540] <TB3>     INFO:     run 1 of 1
[16:36:00.540] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:00.882] <TB3>     INFO: Expecting 1564160 events.
[16:36:41.322] <TB3>     INFO: 1134248 events read in total (39722ms).
[16:36:56.814] <TB3>     INFO: 1564160 events read in total (55215ms).
[16:36:56.837] <TB3>     INFO: Test took 56297ms.
[16:36:56.875] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:36:56.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:36:57.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:36:58.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:36:59.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:00.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:01.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:02.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:37:03.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:37:04.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:37:05.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:37:06.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:37:07.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:37:08.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:37:09.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:37:10.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:37:11.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:37:12.233] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233783296
[16:37:12.315] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 16.588608 .. 42.881561
[16:37:12.390] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 6 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:37:12.400] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:37:12.400] <TB3>     INFO:     run 1 of 1
[16:37:12.400] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:37:12.743] <TB3>     INFO: Expecting 1564160 events.
[16:37:53.500] <TB3>     INFO: 1198264 events read in total (40042ms).
[16:38:06.569] <TB3>     INFO: 1564160 events read in total (53111ms).
[16:38:06.581] <TB3>     INFO: Test took 54181ms.
[16:38:06.612] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:06.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:07.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:38:08.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:38:09.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:38:10.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:38:11.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:38:12.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:13.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:14.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:15.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:16.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:17.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:18.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:19.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:20.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:21.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:22.049] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291221504
[16:38:22.129] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 19.483232 .. 42.135058
[16:38:22.204] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 9 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:38:22.214] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:38:22.214] <TB3>     INFO:     run 1 of 1
[16:38:22.214] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:38:22.556] <TB3>     INFO: Expecting 1464320 events.
[16:39:03.866] <TB3>     INFO: 1175856 events read in total (40595ms).
[16:39:14.190] <TB3>     INFO: 1464320 events read in total (50919ms).
[16:39:14.208] <TB3>     INFO: Test took 51994ms.
[16:39:14.240] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:14.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:39:15.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:16.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:17.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:18.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:19.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:39:20.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:39:21.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:39:22.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:39:23.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:24.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:25.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:26.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:27.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:28.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:29.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:30.133] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316678144
[16:39:30.215] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:39:30.215] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:39:30.225] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:39:30.225] <TB3>     INFO:     run 1 of 1
[16:39:30.225] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:30.569] <TB3>     INFO: Expecting 1364480 events.
[16:40:10.754] <TB3>     INFO: 1075216 events read in total (39470ms).
[16:40:21.786] <TB3>     INFO: 1364480 events read in total (50502ms).
[16:40:21.802] <TB3>     INFO: Test took 51578ms.
[16:40:21.837] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:21.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:40:22.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:40:23.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:40:24.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:40:25.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:40:26.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:40:27.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:40:28.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:40:29.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:40:30.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:40:31.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:40:32.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:40:33.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:40:34.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:40:35.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:40:36.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:40:37.446] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324018176
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C0.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C1.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C2.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C3.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C4.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C5.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C6.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C7.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C8.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C9.dat
[16:40:37.481] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C10.dat
[16:40:37.482] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C11.dat
[16:40:37.482] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C12.dat
[16:40:37.482] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C13.dat
[16:40:37.482] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C14.dat
[16:40:37.482] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C15.dat
[16:40:37.482] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C0.dat
[16:40:37.489] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C1.dat
[16:40:37.496] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C2.dat
[16:40:37.503] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C3.dat
[16:40:37.509] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C4.dat
[16:40:37.516] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C5.dat
[16:40:37.523] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C6.dat
[16:40:37.530] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C7.dat
[16:40:37.536] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C8.dat
[16:40:37.543] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C9.dat
[16:40:37.550] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C10.dat
[16:40:37.557] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C11.dat
[16:40:37.564] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C12.dat
[16:40:37.571] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C13.dat
[16:40:37.577] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C14.dat
[16:40:37.584] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//trimParameters35_C15.dat
[16:40:37.591] <TB3>     INFO: PixTestTrim::trimTest() done
[16:40:37.591] <TB3>     INFO: vtrim:     118 136 104 115 100 106 109 104 103 115  99 127 104 128  87 100 
[16:40:37.591] <TB3>     INFO: vthrcomp:   88 106  86 110 103  94 101 102  97 102  98 100  94  99 101  97 
[16:40:37.591] <TB3>     INFO: vcal mean:  34.92  35.04  34.92  34.95  34.92  34.92  35.01  34.97  34.92  34.98  34.91  34.92  34.89  34.92  34.92  35.03 
[16:40:37.591] <TB3>     INFO: vcal RMS:    1.02   0.85   0.84   0.81   0.84   0.83   0.89   1.13   0.81   0.87   0.87   0.95   0.86   0.94   0.83   0.87 
[16:40:37.591] <TB3>     INFO: bits mean:   9.03   8.10   9.44   8.62  10.37   9.37   9.87   8.77   9.99   9.48   9.71   9.37   8.99   8.98   9.31   9.73 
[16:40:37.591] <TB3>     INFO: bits RMS:    2.62   2.68   2.82   2.65   2.49   2.58   2.51   2.83   2.66   2.63   2.74   2.60   2.95   2.68   2.76   2.75 
[16:40:37.600] <TB3>     INFO:    ----------------------------------------------------------------------
[16:40:37.600] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:40:37.600] <TB3>     INFO:    ----------------------------------------------------------------------
[16:40:37.603] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:40:37.603] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:40:37.614] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:40:37.614] <TB3>     INFO:     run 1 of 1
[16:40:37.614] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:40:37.962] <TB3>     INFO: Expecting 4160000 events.
[16:41:25.104] <TB3>     INFO: 1192670 events read in total (46428ms).
[16:42:11.963] <TB3>     INFO: 2369775 events read in total (93287ms).
[16:42:58.254] <TB3>     INFO: 3533880 events read in total (139578ms).
[16:43:23.485] <TB3>     INFO: 4160000 events read in total (164809ms).
[16:43:23.543] <TB3>     INFO: Test took 165929ms.
[16:43:23.660] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:23.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:43:25.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:43:27.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:43:29.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:43:31.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:43:33.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:43:35.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:43:37.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:43:39.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:43:41.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:43:42.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:43:44.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:43:46.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:43:48.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:43:50.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:43:52.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:43:54.195] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382660608
[16:43:54.196] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:43:54.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:43:54.269] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[16:43:54.280] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:43:54.280] <TB3>     INFO:     run 1 of 1
[16:43:54.280] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:43:54.624] <TB3>     INFO: Expecting 3640000 events.
[16:44:43.580] <TB3>     INFO: 1231675 events read in total (48241ms).
[16:45:30.959] <TB3>     INFO: 2442355 events read in total (95620ms).
[16:46:17.407] <TB3>     INFO: 3640000 events read in total (142068ms).
[16:46:17.451] <TB3>     INFO: Test took 143171ms.
[16:46:17.541] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:17.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:46:19.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:46:21.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:46:22.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:46:24.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:46:26.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:46:28.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:46:29.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:46:31.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:46:33.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:46:35.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:46:36.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:46:38.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:46:40.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:46:42.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:46:43.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:46:45.523] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382660608
[16:46:45.524] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:46:45.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:46:45.597] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[16:46:45.607] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:46:45.607] <TB3>     INFO:     run 1 of 1
[16:46:45.607] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:45.950] <TB3>     INFO: Expecting 3452800 events.
[16:47:35.731] <TB3>     INFO: 1274490 events read in total (49066ms).
[16:48:23.860] <TB3>     INFO: 2523160 events read in total (97195ms).
[16:49:00.143] <TB3>     INFO: 3452800 events read in total (133478ms).
[16:49:00.180] <TB3>     INFO: Test took 134573ms.
[16:49:00.258] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:00.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:02.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:03.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:49:05.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:49:07.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:49:08.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:49:10.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:49:12.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:49:13.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:49:15.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:49:17.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:49:18.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:49:20.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:49:22.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:49:23.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:49:25.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:49:27.005] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382660608
[16:49:27.006] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:49:27.080] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:49:27.080] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[16:49:27.092] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:49:27.092] <TB3>     INFO:     run 1 of 1
[16:49:27.092] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:49:27.443] <TB3>     INFO: Expecting 3432000 events.
[16:50:17.310] <TB3>     INFO: 1279650 events read in total (49152ms).
[16:51:05.996] <TB3>     INFO: 2532960 events read in total (97838ms).
[16:51:41.010] <TB3>     INFO: 3432000 events read in total (132852ms).
[16:51:41.044] <TB3>     INFO: Test took 133952ms.
[16:51:41.120] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:51:41.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:51:43.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:51:44.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:51:46.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:51:48.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:51:49.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:51:51.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:51:53.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:51:54.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:51:56.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:51:58.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:51:59.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:52:01.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:52:03.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:52:04.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:52:06.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:52:08.442] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382660608
[16:52:08.443] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:52:08.518] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:52:08.518] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[16:52:08.528] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:52:08.528] <TB3>     INFO:     run 1 of 1
[16:52:08.528] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:08.884] <TB3>     INFO: Expecting 3432000 events.
[16:52:58.664] <TB3>     INFO: 1279815 events read in total (49065ms).
[16:53:47.365] <TB3>     INFO: 2532775 events read in total (97766ms).
[16:54:22.331] <TB3>     INFO: 3432000 events read in total (132732ms).
[16:54:22.365] <TB3>     INFO: Test took 133837ms.
[16:54:22.442] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:22.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:24.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:25.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:27.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:29.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:30.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:32.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:34.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:35.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:37.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:39.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:40.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:42.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:44.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:45.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:47.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:49.088] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382660608
[16:54:49.089] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.39126, thr difference RMS: 1.59778
[16:54:49.089] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.31901, thr difference RMS: 1.25338
[16:54:49.089] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.06149, thr difference RMS: 1.55643
[16:54:49.089] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.4156, thr difference RMS: 1.42675
[16:54:49.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.00443, thr difference RMS: 1.71268
[16:54:49.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.34903, thr difference RMS: 1.68365
[16:54:49.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.3874, thr difference RMS: 1.27251
[16:54:49.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1317, thr difference RMS: 1.31103
[16:54:49.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.76144, thr difference RMS: 1.64401
[16:54:49.091] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.99313, thr difference RMS: 1.43024
[16:54:49.091] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.60134, thr difference RMS: 1.72679
[16:54:49.091] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.6154, thr difference RMS: 1.27649
[16:54:49.091] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.19043, thr difference RMS: 1.76917
[16:54:49.091] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.1479, thr difference RMS: 1.25262
[16:54:49.092] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.3347, thr difference RMS: 1.22661
[16:54:49.092] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.91417, thr difference RMS: 1.86753
[16:54:49.092] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.272, thr difference RMS: 1.62479
[16:54:49.092] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.21207, thr difference RMS: 1.22624
[16:54:49.092] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.95119, thr difference RMS: 1.54625
[16:54:49.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.38144, thr difference RMS: 1.42916
[16:54:49.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.97057, thr difference RMS: 1.73965
[16:54:49.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.25424, thr difference RMS: 1.67222
[16:54:49.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.383, thr difference RMS: 1.23336
[16:54:49.093] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0426, thr difference RMS: 1.30258
[16:54:49.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.6277, thr difference RMS: 1.62369
[16:54:49.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.88815, thr difference RMS: 1.42399
[16:54:49.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.61191, thr difference RMS: 1.75676
[16:54:49.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.4964, thr difference RMS: 1.29216
[16:54:49.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.07332, thr difference RMS: 1.7434
[16:54:49.094] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.0609, thr difference RMS: 1.27518
[16:54:49.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.4264, thr difference RMS: 1.24297
[16:54:49.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.96229, thr difference RMS: 1.85371
[16:54:49.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.22941, thr difference RMS: 1.59179
[16:54:49.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.31901, thr difference RMS: 1.23074
[16:54:49.095] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.93519, thr difference RMS: 1.53792
[16:54:49.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.36983, thr difference RMS: 1.4236
[16:54:49.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.98197, thr difference RMS: 1.72634
[16:54:49.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.2222, thr difference RMS: 1.68004
[16:54:49.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.3879, thr difference RMS: 1.2461
[16:54:49.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0774, thr difference RMS: 1.28256
[16:54:49.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.62041, thr difference RMS: 1.63954
[16:54:49.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.8178, thr difference RMS: 1.41995
[16:54:49.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.63882, thr difference RMS: 1.72437
[16:54:49.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.5047, thr difference RMS: 1.28516
[16:54:49.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.05277, thr difference RMS: 1.72232
[16:54:49.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.9642, thr difference RMS: 1.22209
[16:54:49.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.6259, thr difference RMS: 1.22792
[16:54:49.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.00128, thr difference RMS: 1.80531
[16:54:49.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.17395, thr difference RMS: 1.57573
[16:54:49.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.41496, thr difference RMS: 1.23049
[16:54:49.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.85708, thr difference RMS: 1.56556
[16:54:49.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.41449, thr difference RMS: 1.42001
[16:54:49.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.04456, thr difference RMS: 1.72332
[16:54:49.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.14891, thr difference RMS: 1.68441
[16:54:49.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.4923, thr difference RMS: 1.23143
[16:54:49.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.99889, thr difference RMS: 1.29997
[16:54:49.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.62014, thr difference RMS: 1.63107
[16:54:49.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.75697, thr difference RMS: 1.42786
[16:54:49.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.68627, thr difference RMS: 1.74003
[16:54:49.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.5048, thr difference RMS: 1.26699
[16:54:49.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.98549, thr difference RMS: 1.73206
[16:54:49.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.8471, thr difference RMS: 1.21873
[16:54:49.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.8294, thr difference RMS: 1.24684
[16:54:49.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.97166, thr difference RMS: 1.8456
[16:54:49.204] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:54:49.208] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2263 seconds
[16:54:49.208] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:54:49.911] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:54:49.911] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:54:49.914] <TB3>     INFO: ######################################################################
[16:54:49.914] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:54:49.915] <TB3>     INFO: ######################################################################
[16:54:49.915] <TB3>     INFO:    ----------------------------------------------------------------------
[16:54:49.915] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:54:49.915] <TB3>     INFO:    ----------------------------------------------------------------------
[16:54:49.915] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:54:49.926] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:54:49.926] <TB3>     INFO:     run 1 of 1
[16:54:49.926] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:50.269] <TB3>     INFO: Expecting 59072000 events.
[16:55:19.452] <TB3>     INFO: 1072600 events read in total (28468ms).
[16:55:47.533] <TB3>     INFO: 2141200 events read in total (56549ms).
[16:56:15.571] <TB3>     INFO: 3210000 events read in total (84587ms).
[16:56:43.590] <TB3>     INFO: 4282200 events read in total (112606ms).
[16:57:11.753] <TB3>     INFO: 5350800 events read in total (140769ms).
[16:57:40.049] <TB3>     INFO: 6421200 events read in total (169065ms).
[16:58:08.406] <TB3>     INFO: 7492200 events read in total (197422ms).
[16:58:36.427] <TB3>     INFO: 8560600 events read in total (225443ms).
[16:59:04.824] <TB3>     INFO: 9630600 events read in total (253840ms).
[16:59:33.009] <TB3>     INFO: 10701400 events read in total (282025ms).
[17:00:01.062] <TB3>     INFO: 11769400 events read in total (310078ms).
[17:00:29.367] <TB3>     INFO: 12839200 events read in total (338383ms).
[17:00:57.378] <TB3>     INFO: 13910200 events read in total (366394ms).
[17:01:25.304] <TB3>     INFO: 14978800 events read in total (394320ms).
[17:01:53.523] <TB3>     INFO: 16047800 events read in total (422539ms).
[17:02:21.645] <TB3>     INFO: 17118800 events read in total (450661ms).
[17:02:49.754] <TB3>     INFO: 18187600 events read in total (478770ms).
[17:03:18.176] <TB3>     INFO: 19257800 events read in total (507192ms).
[17:03:46.275] <TB3>     INFO: 20328800 events read in total (535291ms).
[17:04:14.481] <TB3>     INFO: 21396600 events read in total (563497ms).
[17:04:43.015] <TB3>     INFO: 22465000 events read in total (592031ms).
[17:05:10.971] <TB3>     INFO: 23537400 events read in total (619987ms).
[17:05:39.070] <TB3>     INFO: 24606600 events read in total (648086ms).
[17:06:07.482] <TB3>     INFO: 25677600 events read in total (676498ms).
[17:06:35.851] <TB3>     INFO: 26747400 events read in total (704867ms).
[17:07:04.104] <TB3>     INFO: 27815800 events read in total (733120ms).
[17:07:32.352] <TB3>     INFO: 28886600 events read in total (761368ms).
[17:08:00.670] <TB3>     INFO: 29957000 events read in total (789686ms).
[17:08:28.774] <TB3>     INFO: 31025400 events read in total (817790ms).
[17:08:56.837] <TB3>     INFO: 32095800 events read in total (845853ms).
[17:09:24.000] <TB3>     INFO: 33165600 events read in total (874016ms).
[17:09:53.212] <TB3>     INFO: 34234000 events read in total (902228ms).
[17:10:21.324] <TB3>     INFO: 35302800 events read in total (930340ms).
[17:10:49.520] <TB3>     INFO: 36374000 events read in total (958536ms).
[17:11:17.494] <TB3>     INFO: 37442400 events read in total (986510ms).
[17:11:45.523] <TB3>     INFO: 38511000 events read in total (1014539ms).
[17:12:13.624] <TB3>     INFO: 39583200 events read in total (1042640ms).
[17:12:40.998] <TB3>     INFO: 40651800 events read in total (1070014ms).
[17:13:09.094] <TB3>     INFO: 41720000 events read in total (1098110ms).
[17:13:37.134] <TB3>     INFO: 42791400 events read in total (1126150ms).
[17:14:04.955] <TB3>     INFO: 43860200 events read in total (1153971ms).
[17:14:32.460] <TB3>     INFO: 44928400 events read in total (1181476ms).
[17:15:00.574] <TB3>     INFO: 46000600 events read in total (1209590ms).
[17:15:28.630] <TB3>     INFO: 47068800 events read in total (1237646ms).
[17:15:56.699] <TB3>     INFO: 48137000 events read in total (1265715ms).
[17:16:24.793] <TB3>     INFO: 49209200 events read in total (1293809ms).
[17:16:52.929] <TB3>     INFO: 50278000 events read in total (1321945ms).
[17:17:20.926] <TB3>     INFO: 51345400 events read in total (1349942ms).
[17:17:48.918] <TB3>     INFO: 52413400 events read in total (1377934ms).
[17:18:17.068] <TB3>     INFO: 53484400 events read in total (1406084ms).
[17:18:45.361] <TB3>     INFO: 54552000 events read in total (1434377ms).
[17:19:13.624] <TB3>     INFO: 55620400 events read in total (1462640ms).
[17:19:41.644] <TB3>     INFO: 56689400 events read in total (1490660ms).
[17:20:09.890] <TB3>     INFO: 57759600 events read in total (1518906ms).
[17:20:37.913] <TB3>     INFO: 58827800 events read in total (1546929ms).
[17:20:44.750] <TB3>     INFO: 59072000 events read in total (1553766ms).
[17:20:44.770] <TB3>     INFO: Test took 1554844ms.
[17:20:44.828] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:20:44.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:20:44.956] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:46.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:20:46.120] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:47.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:20:47.281] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:48.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:20:48.412] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:49.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:20:49.569] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:50.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:20:50.719] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:51.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:20:51.889] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:53.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:20:53.084] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:54.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:20:54.274] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:55.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:20:55.482] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:56.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:20:56.677] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:57.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:20:57.899] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:20:59.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:20:59.116] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:21:00.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:21:00.333] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:21:01.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:21:01.533] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:21:02.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:21:02.711] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:21:03.884] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 510992384
[17:21:03.916] <TB3>     INFO: PixTestScurves::scurves() done 
[17:21:03.916] <TB3>     INFO: Vcal mean:  35.13  35.14  35.07  35.11  35.08  35.07  35.15  35.08  35.06  35.11  35.04  35.03  35.04  35.09  35.06  35.12 
[17:21:03.916] <TB3>     INFO: Vcal RMS:    0.92   0.72   0.70   0.68   0.70   0.68   0.76   1.48   0.69   0.73   0.74   0.84   0.73   0.83   0.68   0.74 
[17:21:03.916] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:21:03.990] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:21:03.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:21:03.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:21:03.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:21:03.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:21:03.990] <TB3>     INFO: ######################################################################
[17:21:03.990] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:21:03.990] <TB3>     INFO: ######################################################################
[17:21:03.993] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:21:04.336] <TB3>     INFO: Expecting 41600 events.
[17:21:08.400] <TB3>     INFO: 41600 events read in total (3346ms).
[17:21:08.401] <TB3>     INFO: Test took 4408ms.
[17:21:08.409] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:21:08.409] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[17:21:08.409] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:21:08.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 5, 7] has eff 0/10
[17:21:08.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 5, 7]
[17:21:08.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 47, 79] has eff 0/10
[17:21:08.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 47, 79]
[17:21:08.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 37, 72] has eff 0/10
[17:21:08.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 37, 72]
[17:21:08.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[17:21:08.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:21:08.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:21:08.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:21:08.754] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:21:09.110] <TB3>     INFO: Expecting 41600 events.
[17:21:13.219] <TB3>     INFO: 41600 events read in total (3395ms).
[17:21:13.220] <TB3>     INFO: Test took 4466ms.
[17:21:13.228] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:21:13.228] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[17:21:13.228] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:21:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.282
[17:21:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 183
[17:21:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.929
[17:21:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[17:21:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.07
[17:21:13.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 170
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.046
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.913
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.34
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.173
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.932
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.814
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 192
[17:21:13.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.977
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,12] phvalue 171
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.005
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.717
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.507
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.06
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 171
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.509
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.449
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [20 ,5] phvalue 179
[17:21:13.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:21:13.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:21:13.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:21:13.317] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:21:13.661] <TB3>     INFO: Expecting 41600 events.
[17:21:17.785] <TB3>     INFO: 41600 events read in total (3409ms).
[17:21:17.785] <TB3>     INFO: Test took 4468ms.
[17:21:17.793] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:21:17.793] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:21:17.793] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:21:17.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 43minph_roc = 11
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7909
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,67] phvalue 73
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7602
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 65
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.068
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 62
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9483
[17:21:17.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 87
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.879
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 74
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2653
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5179
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 60
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7438
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 68
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.648
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 84
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4122
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5665
[17:21:17.799] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.8472
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 48
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0316
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 76
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3514
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 62
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1914
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,25] phvalue 64
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.561
[17:21:17.800] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 76
[17:21:17.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 67, 0 0
[17:21:18.209] <TB3>     INFO: Expecting 2560 events.
[17:21:19.166] <TB3>     INFO: 2560 events read in total (242ms).
[17:21:19.167] <TB3>     INFO: Test took 1365ms.
[17:21:19.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:19.167] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[17:21:19.674] <TB3>     INFO: Expecting 2560 events.
[17:21:20.633] <TB3>     INFO: 2560 events read in total (244ms).
[17:21:20.633] <TB3>     INFO: Test took 1466ms.
[17:21:20.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:20.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[17:21:21.141] <TB3>     INFO: Expecting 2560 events.
[17:21:22.097] <TB3>     INFO: 2560 events read in total (241ms).
[17:21:22.098] <TB3>     INFO: Test took 1464ms.
[17:21:22.098] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:22.098] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[17:21:22.605] <TB3>     INFO: Expecting 2560 events.
[17:21:23.562] <TB3>     INFO: 2560 events read in total (242ms).
[17:21:23.562] <TB3>     INFO: Test took 1464ms.
[17:21:23.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:23.562] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 4 4
[17:21:24.070] <TB3>     INFO: Expecting 2560 events.
[17:21:25.029] <TB3>     INFO: 2560 events read in total (244ms).
[17:21:25.029] <TB3>     INFO: Test took 1466ms.
[17:21:25.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:25.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[17:21:25.537] <TB3>     INFO: Expecting 2560 events.
[17:21:26.494] <TB3>     INFO: 2560 events read in total (242ms).
[17:21:26.494] <TB3>     INFO: Test took 1464ms.
[17:21:26.494] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:26.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 6 6
[17:21:26.001] <TB3>     INFO: Expecting 2560 events.
[17:21:27.959] <TB3>     INFO: 2560 events read in total (243ms).
[17:21:27.959] <TB3>     INFO: Test took 1464ms.
[17:21:27.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:27.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 7 7
[17:21:28.467] <TB3>     INFO: Expecting 2560 events.
[17:21:29.426] <TB3>     INFO: 2560 events read in total (244ms).
[17:21:29.427] <TB3>     INFO: Test took 1468ms.
[17:21:29.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:29.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 8 8
[17:21:29.934] <TB3>     INFO: Expecting 2560 events.
[17:21:30.892] <TB3>     INFO: 2560 events read in total (243ms).
[17:21:30.893] <TB3>     INFO: Test took 1466ms.
[17:21:30.893] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:30.893] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[17:21:31.400] <TB3>     INFO: Expecting 2560 events.
[17:21:32.358] <TB3>     INFO: 2560 events read in total (243ms).
[17:21:32.358] <TB3>     INFO: Test took 1465ms.
[17:21:32.358] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:32.359] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[17:21:32.866] <TB3>     INFO: Expecting 2560 events.
[17:21:33.824] <TB3>     INFO: 2560 events read in total (243ms).
[17:21:33.825] <TB3>     INFO: Test took 1466ms.
[17:21:33.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:33.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 11 11
[17:21:34.332] <TB3>     INFO: Expecting 2560 events.
[17:21:35.292] <TB3>     INFO: 2560 events read in total (245ms).
[17:21:35.292] <TB3>     INFO: Test took 1467ms.
[17:21:35.292] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:35.292] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[17:21:35.800] <TB3>     INFO: Expecting 2560 events.
[17:21:36.757] <TB3>     INFO: 2560 events read in total (242ms).
[17:21:36.758] <TB3>     INFO: Test took 1466ms.
[17:21:36.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:36.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[17:21:37.265] <TB3>     INFO: Expecting 2560 events.
[17:21:38.225] <TB3>     INFO: 2560 events read in total (245ms).
[17:21:38.225] <TB3>     INFO: Test took 1467ms.
[17:21:38.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:38.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 25, 14 14
[17:21:38.733] <TB3>     INFO: Expecting 2560 events.
[17:21:39.692] <TB3>     INFO: 2560 events read in total (244ms).
[17:21:39.693] <TB3>     INFO: Test took 1467ms.
[17:21:39.693] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:39.693] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[17:21:40.200] <TB3>     INFO: Expecting 2560 events.
[17:21:41.159] <TB3>     INFO: 2560 events read in total (244ms).
[17:21:41.159] <TB3>     INFO: Test took 1466ms.
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC9
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[17:21:41.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:21:41.162] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:21:41.669] <TB3>     INFO: Expecting 655360 events.
[17:21:53.483] <TB3>     INFO: 655360 events read in total (11100ms).
[17:21:53.493] <TB3>     INFO: Expecting 655360 events.
[17:22:05.103] <TB3>     INFO: 655360 events read in total (11054ms).
[17:22:05.117] <TB3>     INFO: Expecting 655360 events.
[17:22:16.707] <TB3>     INFO: 655360 events read in total (11038ms).
[17:22:16.727] <TB3>     INFO: Expecting 655360 events.
[17:22:28.277] <TB3>     INFO: 655360 events read in total (11009ms).
[17:22:28.301] <TB3>     INFO: Expecting 655360 events.
[17:22:39.852] <TB3>     INFO: 655360 events read in total (11010ms).
[17:22:39.880] <TB3>     INFO: Expecting 655360 events.
[17:22:51.427] <TB3>     INFO: 655360 events read in total (11010ms).
[17:22:51.458] <TB3>     INFO: Expecting 655360 events.
[17:23:02.835] <TB3>     INFO: 655360 events read in total (10843ms).
[17:23:02.871] <TB3>     INFO: Expecting 655360 events.
[17:23:14.207] <TB3>     INFO: 655360 events read in total (10804ms).
[17:23:14.251] <TB3>     INFO: Expecting 655360 events.
[17:23:25.626] <TB3>     INFO: 655360 events read in total (10844ms).
[17:23:25.676] <TB3>     INFO: Expecting 655360 events.
[17:23:37.294] <TB3>     INFO: 655360 events read in total (11092ms).
[17:23:37.348] <TB3>     INFO: Expecting 655360 events.
[17:23:48.956] <TB3>     INFO: 655360 events read in total (11081ms).
[17:23:49.008] <TB3>     INFO: Expecting 655360 events.
[17:24:00.738] <TB3>     INFO: 655360 events read in total (11203ms).
[17:24:00.802] <TB3>     INFO: Expecting 655360 events.
[17:24:12.372] <TB3>     INFO: 655360 events read in total (11044ms).
[17:24:12.441] <TB3>     INFO: Expecting 655360 events.
[17:24:24.033] <TB3>     INFO: 655360 events read in total (11065ms).
[17:24:24.098] <TB3>     INFO: Expecting 655360 events.
[17:24:35.636] <TB3>     INFO: 655360 events read in total (11011ms).
[17:24:35.715] <TB3>     INFO: Expecting 655360 events.
[17:24:47.035] <TB3>     INFO: 655360 events read in total (10793ms).
[17:24:47.110] <TB3>     INFO: Test took 185948ms.
[17:24:47.204] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:47.511] <TB3>     INFO: Expecting 655360 events.
[17:24:59.166] <TB3>     INFO: 655360 events read in total (10940ms).
[17:24:59.177] <TB3>     INFO: Expecting 655360 events.
[17:25:10.633] <TB3>     INFO: 655360 events read in total (10907ms).
[17:25:10.648] <TB3>     INFO: Expecting 655360 events.
[17:25:22.296] <TB3>     INFO: 655360 events read in total (11096ms).
[17:25:22.315] <TB3>     INFO: Expecting 655360 events.
[17:25:33.868] <TB3>     INFO: 655360 events read in total (11011ms).
[17:25:33.892] <TB3>     INFO: Expecting 655360 events.
[17:25:45.257] <TB3>     INFO: 655360 events read in total (10823ms).
[17:25:45.285] <TB3>     INFO: Expecting 655360 events.
[17:25:56.792] <TB3>     INFO: 655360 events read in total (10969ms).
[17:25:56.827] <TB3>     INFO: Expecting 655360 events.
[17:26:08.447] <TB3>     INFO: 655360 events read in total (11082ms).
[17:26:08.487] <TB3>     INFO: Expecting 655360 events.
[17:26:20.073] <TB3>     INFO: 655360 events read in total (11055ms).
[17:26:20.119] <TB3>     INFO: Expecting 655360 events.
[17:26:31.782] <TB3>     INFO: 655360 events read in total (11137ms).
[17:26:31.830] <TB3>     INFO: Expecting 655360 events.
[17:26:43.406] <TB3>     INFO: 655360 events read in total (11050ms).
[17:26:43.456] <TB3>     INFO: Expecting 655360 events.
[17:26:55.121] <TB3>     INFO: 655360 events read in total (11138ms).
[17:26:55.174] <TB3>     INFO: Expecting 655360 events.
[17:27:06.764] <TB3>     INFO: 655360 events read in total (11064ms).
[17:27:06.821] <TB3>     INFO: Expecting 655360 events.
[17:27:18.104] <TB3>     INFO: 655360 events read in total (10757ms).
[17:27:18.166] <TB3>     INFO: Expecting 655360 events.
[17:27:29.477] <TB3>     INFO: 655360 events read in total (10785ms).
[17:27:29.543] <TB3>     INFO: Expecting 655360 events.
[17:27:41.115] <TB3>     INFO: 655360 events read in total (11045ms).
[17:27:41.184] <TB3>     INFO: Expecting 655360 events.
[17:27:52.779] <TB3>     INFO: 655360 events read in total (11068ms).
[17:27:52.853] <TB3>     INFO: Test took 185649ms.
[17:27:53.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:27:53.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:27:53.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:27:53.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:27:53.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:27:53.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:27:53.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:27:53.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:27:53.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:27:53.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:27:53.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:27:53.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:27:53.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:27:53.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:27:53.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:27:53.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:27:53.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:27:53.035] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.042] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:27:53.049] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:27:53.056] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:27:53.063] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:27:53.069] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:27:53.076] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:27:53.083] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.090] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.097] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.103] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.110] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.117] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.124] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.131] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.137] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.144] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.151] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.158] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.165] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.171] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.178] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:27:53.185] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:27:53.192] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:27:53.199] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:27:53.205] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:27:53.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:27:53.243] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C0.dat
[17:27:53.243] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C1.dat
[17:27:53.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C2.dat
[17:27:53.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C3.dat
[17:27:53.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C4.dat
[17:27:53.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C5.dat
[17:27:53.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C6.dat
[17:27:53.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C7.dat
[17:27:53.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C8.dat
[17:27:53.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C9.dat
[17:27:53.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C10.dat
[17:27:53.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C11.dat
[17:27:53.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C12.dat
[17:27:53.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C13.dat
[17:27:53.246] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C14.dat
[17:27:53.246] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//dacParameters35_C15.dat
[17:27:53.595] <TB3>     INFO: Expecting 41600 events.
[17:27:57.430] <TB3>     INFO: 41600 events read in total (3120ms).
[17:27:57.430] <TB3>     INFO: Test took 4180ms.
[17:27:58.080] <TB3>     INFO: Expecting 41600 events.
[17:28:01.920] <TB3>     INFO: 41600 events read in total (3125ms).
[17:28:01.921] <TB3>     INFO: Test took 4187ms.
[17:28:02.568] <TB3>     INFO: Expecting 41600 events.
[17:28:06.388] <TB3>     INFO: 41600 events read in total (3105ms).
[17:28:06.389] <TB3>     INFO: Test took 4164ms.
[17:28:06.693] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:06.824] <TB3>     INFO: Expecting 2560 events.
[17:28:07.781] <TB3>     INFO: 2560 events read in total (242ms).
[17:28:07.781] <TB3>     INFO: Test took 1088ms.
[17:28:07.783] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:08.289] <TB3>     INFO: Expecting 2560 events.
[17:28:09.249] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:09.250] <TB3>     INFO: Test took 1467ms.
[17:28:09.251] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:09.757] <TB3>     INFO: Expecting 2560 events.
[17:28:10.715] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:10.715] <TB3>     INFO: Test took 1464ms.
[17:28:10.717] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:11.224] <TB3>     INFO: Expecting 2560 events.
[17:28:12.183] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:12.184] <TB3>     INFO: Test took 1467ms.
[17:28:12.186] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:12.692] <TB3>     INFO: Expecting 2560 events.
[17:28:13.651] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:13.652] <TB3>     INFO: Test took 1466ms.
[17:28:13.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:14.162] <TB3>     INFO: Expecting 2560 events.
[17:28:15.120] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:15.120] <TB3>     INFO: Test took 1466ms.
[17:28:15.122] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:15.629] <TB3>     INFO: Expecting 2560 events.
[17:28:16.587] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:16.588] <TB3>     INFO: Test took 1466ms.
[17:28:16.590] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:17.095] <TB3>     INFO: Expecting 2560 events.
[17:28:18.053] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:18.053] <TB3>     INFO: Test took 1463ms.
[17:28:18.055] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:18.562] <TB3>     INFO: Expecting 2560 events.
[17:28:19.520] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:19.520] <TB3>     INFO: Test took 1465ms.
[17:28:19.522] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:20.029] <TB3>     INFO: Expecting 2560 events.
[17:28:20.988] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:20.988] <TB3>     INFO: Test took 1466ms.
[17:28:20.990] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:21.497] <TB3>     INFO: Expecting 2560 events.
[17:28:22.455] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:22.456] <TB3>     INFO: Test took 1466ms.
[17:28:22.458] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:22.964] <TB3>     INFO: Expecting 2560 events.
[17:28:23.924] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:23.924] <TB3>     INFO: Test took 1466ms.
[17:28:23.926] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:24.432] <TB3>     INFO: Expecting 2560 events.
[17:28:25.391] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:25.392] <TB3>     INFO: Test took 1466ms.
[17:28:25.394] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:25.900] <TB3>     INFO: Expecting 2560 events.
[17:28:26.858] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:26.859] <TB3>     INFO: Test took 1465ms.
[17:28:26.861] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:27.367] <TB3>     INFO: Expecting 2560 events.
[17:28:28.327] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:28.327] <TB3>     INFO: Test took 1466ms.
[17:28:28.330] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:28.836] <TB3>     INFO: Expecting 2560 events.
[17:28:29.792] <TB3>     INFO: 2560 events read in total (241ms).
[17:28:29.793] <TB3>     INFO: Test took 1463ms.
[17:28:29.795] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:30.301] <TB3>     INFO: Expecting 2560 events.
[17:28:31.261] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:31.262] <TB3>     INFO: Test took 1467ms.
[17:28:31.264] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:31.769] <TB3>     INFO: Expecting 2560 events.
[17:28:32.728] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:32.728] <TB3>     INFO: Test took 1464ms.
[17:28:32.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:33.237] <TB3>     INFO: Expecting 2560 events.
[17:28:34.195] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:34.195] <TB3>     INFO: Test took 1465ms.
[17:28:34.197] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:34.704] <TB3>     INFO: Expecting 2560 events.
[17:28:35.662] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:35.663] <TB3>     INFO: Test took 1467ms.
[17:28:35.665] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:36.171] <TB3>     INFO: Expecting 2560 events.
[17:28:37.130] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:37.131] <TB3>     INFO: Test took 1466ms.
[17:28:37.133] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:37.639] <TB3>     INFO: Expecting 2560 events.
[17:28:38.597] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:38.598] <TB3>     INFO: Test took 1465ms.
[17:28:38.599] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:39.106] <TB3>     INFO: Expecting 2560 events.
[17:28:40.066] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:40.066] <TB3>     INFO: Test took 1467ms.
[17:28:40.068] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:40.575] <TB3>     INFO: Expecting 2560 events.
[17:28:41.532] <TB3>     INFO: 2560 events read in total (242ms).
[17:28:41.532] <TB3>     INFO: Test took 1464ms.
[17:28:41.534] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:42.040] <TB3>     INFO: Expecting 2560 events.
[17:28:42.999] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:42.999] <TB3>     INFO: Test took 1465ms.
[17:28:43.002] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:43.507] <TB3>     INFO: Expecting 2560 events.
[17:28:44.465] <TB3>     INFO: 2560 events read in total (243ms).
[17:28:44.466] <TB3>     INFO: Test took 1465ms.
[17:28:44.468] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:44.974] <TB3>     INFO: Expecting 2560 events.
[17:28:45.934] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:45.935] <TB3>     INFO: Test took 1468ms.
[17:28:45.936] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:46.443] <TB3>     INFO: Expecting 2560 events.
[17:28:47.403] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:47.403] <TB3>     INFO: Test took 1467ms.
[17:28:47.406] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:47.912] <TB3>     INFO: Expecting 2560 events.
[17:28:48.870] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:48.871] <TB3>     INFO: Test took 1466ms.
[17:28:48.872] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:49.379] <TB3>     INFO: Expecting 2560 events.
[17:28:50.338] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:50.339] <TB3>     INFO: Test took 1467ms.
[17:28:50.340] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:50.847] <TB3>     INFO: Expecting 2560 events.
[17:28:51.807] <TB3>     INFO: 2560 events read in total (245ms).
[17:28:51.807] <TB3>     INFO: Test took 1467ms.
[17:28:51.809] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:28:52.316] <TB3>     INFO: Expecting 2560 events.
[17:28:53.275] <TB3>     INFO: 2560 events read in total (244ms).
[17:28:53.276] <TB3>     INFO: Test took 1467ms.
[17:28:54.295] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[17:28:54.295] <TB3>     INFO: PH scale (per ROC):    79  73  78  70  80  78  74  77  82  79  79  73  75  69  69  73
[17:28:54.295] <TB3>     INFO: PH offset (per ROC):  176 186 184 170 174 184 189 180 164 186 175 203 175 189 189 176
[17:28:54.468] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:28:54.471] <TB3>     INFO: ######################################################################
[17:28:54.471] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:28:54.471] <TB3>     INFO: ######################################################################
[17:28:54.471] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:28:54.483] <TB3>     INFO: scanning low vcal = 10
[17:28:54.828] <TB3>     INFO: Expecting 41600 events.
[17:28:58.542] <TB3>     INFO: 41600 events read in total (3000ms).
[17:28:58.542] <TB3>     INFO: Test took 4059ms.
[17:28:58.544] <TB3>     INFO: scanning low vcal = 20
[17:28:59.050] <TB3>     INFO: Expecting 41600 events.
[17:29:02.763] <TB3>     INFO: 41600 events read in total (2998ms).
[17:29:02.763] <TB3>     INFO: Test took 4219ms.
[17:29:02.769] <TB3>     INFO: scanning low vcal = 30
[17:29:03.276] <TB3>     INFO: Expecting 41600 events.
[17:29:07.011] <TB3>     INFO: 41600 events read in total (3020ms).
[17:29:07.012] <TB3>     INFO: Test took 4243ms.
[17:29:07.013] <TB3>     INFO: scanning low vcal = 40
[17:29:07.524] <TB3>     INFO: Expecting 41600 events.
[17:29:11.756] <TB3>     INFO: 41600 events read in total (3517ms).
[17:29:11.757] <TB3>     INFO: Test took 4744ms.
[17:29:11.760] <TB3>     INFO: scanning low vcal = 50
[17:29:12.177] <TB3>     INFO: Expecting 41600 events.
[17:29:16.427] <TB3>     INFO: 41600 events read in total (3535ms).
[17:29:16.427] <TB3>     INFO: Test took 4667ms.
[17:29:16.430] <TB3>     INFO: scanning low vcal = 60
[17:29:16.848] <TB3>     INFO: Expecting 41600 events.
[17:29:21.115] <TB3>     INFO: 41600 events read in total (3552ms).
[17:29:21.116] <TB3>     INFO: Test took 4686ms.
[17:29:21.119] <TB3>     INFO: scanning low vcal = 70
[17:29:21.537] <TB3>     INFO: Expecting 41600 events.
[17:29:25.812] <TB3>     INFO: 41600 events read in total (3560ms).
[17:29:25.813] <TB3>     INFO: Test took 4694ms.
[17:29:25.816] <TB3>     INFO: scanning low vcal = 80
[17:29:26.234] <TB3>     INFO: Expecting 41600 events.
[17:29:30.513] <TB3>     INFO: 41600 events read in total (3564ms).
[17:29:30.514] <TB3>     INFO: Test took 4698ms.
[17:29:30.516] <TB3>     INFO: scanning low vcal = 90
[17:29:30.931] <TB3>     INFO: Expecting 41600 events.
[17:29:35.198] <TB3>     INFO: 41600 events read in total (3552ms).
[17:29:35.198] <TB3>     INFO: Test took 4682ms.
[17:29:35.202] <TB3>     INFO: scanning low vcal = 100
[17:29:35.617] <TB3>     INFO: Expecting 41600 events.
[17:29:40.006] <TB3>     INFO: 41600 events read in total (3674ms).
[17:29:40.007] <TB3>     INFO: Test took 4805ms.
[17:29:40.009] <TB3>     INFO: scanning low vcal = 110
[17:29:40.428] <TB3>     INFO: Expecting 41600 events.
[17:29:44.705] <TB3>     INFO: 41600 events read in total (3562ms).
[17:29:44.706] <TB3>     INFO: Test took 4697ms.
[17:29:44.709] <TB3>     INFO: scanning low vcal = 120
[17:29:45.126] <TB3>     INFO: Expecting 41600 events.
[17:29:49.403] <TB3>     INFO: 41600 events read in total (3562ms).
[17:29:49.403] <TB3>     INFO: Test took 4694ms.
[17:29:49.406] <TB3>     INFO: scanning low vcal = 130
[17:29:49.824] <TB3>     INFO: Expecting 41600 events.
[17:29:54.100] <TB3>     INFO: 41600 events read in total (3561ms).
[17:29:54.101] <TB3>     INFO: Test took 4695ms.
[17:29:54.103] <TB3>     INFO: scanning low vcal = 140
[17:29:54.521] <TB3>     INFO: Expecting 41600 events.
[17:29:58.779] <TB3>     INFO: 41600 events read in total (3544ms).
[17:29:58.779] <TB3>     INFO: Test took 4676ms.
[17:29:58.782] <TB3>     INFO: scanning low vcal = 150
[17:29:59.199] <TB3>     INFO: Expecting 41600 events.
[17:30:03.472] <TB3>     INFO: 41600 events read in total (3559ms).
[17:30:03.473] <TB3>     INFO: Test took 4691ms.
[17:30:03.476] <TB3>     INFO: scanning low vcal = 160
[17:30:03.892] <TB3>     INFO: Expecting 41600 events.
[17:30:08.149] <TB3>     INFO: 41600 events read in total (3542ms).
[17:30:08.149] <TB3>     INFO: Test took 4673ms.
[17:30:08.152] <TB3>     INFO: scanning low vcal = 170
[17:30:08.566] <TB3>     INFO: Expecting 41600 events.
[17:30:12.848] <TB3>     INFO: 41600 events read in total (3567ms).
[17:30:12.849] <TB3>     INFO: Test took 4697ms.
[17:30:12.853] <TB3>     INFO: scanning low vcal = 180
[17:30:13.269] <TB3>     INFO: Expecting 41600 events.
[17:30:17.537] <TB3>     INFO: 41600 events read in total (3553ms).
[17:30:17.538] <TB3>     INFO: Test took 4685ms.
[17:30:17.541] <TB3>     INFO: scanning low vcal = 190
[17:30:17.957] <TB3>     INFO: Expecting 41600 events.
[17:30:22.227] <TB3>     INFO: 41600 events read in total (3556ms).
[17:30:22.227] <TB3>     INFO: Test took 4686ms.
[17:30:22.230] <TB3>     INFO: scanning low vcal = 200
[17:30:22.646] <TB3>     INFO: Expecting 41600 events.
[17:30:26.903] <TB3>     INFO: 41600 events read in total (3542ms).
[17:30:26.904] <TB3>     INFO: Test took 4674ms.
[17:30:26.906] <TB3>     INFO: scanning low vcal = 210
[17:30:27.323] <TB3>     INFO: Expecting 41600 events.
[17:30:31.579] <TB3>     INFO: 41600 events read in total (3541ms).
[17:30:31.580] <TB3>     INFO: Test took 4674ms.
[17:30:31.582] <TB3>     INFO: scanning low vcal = 220
[17:30:31.999] <TB3>     INFO: Expecting 41600 events.
[17:30:36.271] <TB3>     INFO: 41600 events read in total (3557ms).
[17:30:36.272] <TB3>     INFO: Test took 4689ms.
[17:30:36.275] <TB3>     INFO: scanning low vcal = 230
[17:30:36.693] <TB3>     INFO: Expecting 41600 events.
[17:30:40.953] <TB3>     INFO: 41600 events read in total (3545ms).
[17:30:40.953] <TB3>     INFO: Test took 4678ms.
[17:30:40.956] <TB3>     INFO: scanning low vcal = 240
[17:30:41.374] <TB3>     INFO: Expecting 41600 events.
[17:30:45.630] <TB3>     INFO: 41600 events read in total (3541ms).
[17:30:45.631] <TB3>     INFO: Test took 4675ms.
[17:30:45.634] <TB3>     INFO: scanning low vcal = 250
[17:30:46.051] <TB3>     INFO: Expecting 41600 events.
[17:30:50.314] <TB3>     INFO: 41600 events read in total (3548ms).
[17:30:50.314] <TB3>     INFO: Test took 4680ms.
[17:30:50.318] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:30:50.735] <TB3>     INFO: Expecting 41600 events.
[17:30:54.989] <TB3>     INFO: 41600 events read in total (3540ms).
[17:30:54.989] <TB3>     INFO: Test took 4671ms.
[17:30:54.992] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:30:55.413] <TB3>     INFO: Expecting 41600 events.
[17:30:59.697] <TB3>     INFO: 41600 events read in total (3569ms).
[17:30:59.697] <TB3>     INFO: Test took 4705ms.
[17:30:59.700] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:31:00.117] <TB3>     INFO: Expecting 41600 events.
[17:31:04.365] <TB3>     INFO: 41600 events read in total (3533ms).
[17:31:04.366] <TB3>     INFO: Test took 4666ms.
[17:31:04.369] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:31:04.786] <TB3>     INFO: Expecting 41600 events.
[17:31:09.038] <TB3>     INFO: 41600 events read in total (3537ms).
[17:31:09.039] <TB3>     INFO: Test took 4670ms.
[17:31:09.041] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:31:09.460] <TB3>     INFO: Expecting 41600 events.
[17:31:13.718] <TB3>     INFO: 41600 events read in total (3544ms).
[17:31:13.719] <TB3>     INFO: Test took 4678ms.
[17:31:14.255] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:31:14.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:31:14.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:31:14.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:31:14.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:31:14.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:31:14.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:31:14.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:31:14.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:31:14.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:31:14.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:31:52.583] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:31:52.583] <TB3>     INFO: non-linearity mean:  0.964 0.945 0.946 0.954 0.960 0.949 0.955 0.963 0.955 0.956 0.960 0.964 0.954 0.959 0.957 0.964
[17:31:52.583] <TB3>     INFO: non-linearity RMS:   0.004 0.007 0.008 0.007 0.005 0.008 0.007 0.007 0.006 0.006 0.006 0.005 0.008 0.007 0.006 0.006
[17:31:52.583] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:31:52.606] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:31:52.629] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:31:52.652] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:31:52.675] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:31:52.698] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:31:52.721] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:31:52.744] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:31:52.766] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:31:52.789] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:31:52.812] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:31:52.835] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:31:52.858] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:31:52.880] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:31:52.903] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:31:52.926] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-46_FPIXTest-17C-Nebraska-160906-1600-150V_2016-09-06_16h00m_1473195605//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:31:52.949] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:31:52.949] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:31:52.956] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:31:52.956] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:31:52.959] <TB3>     INFO: ######################################################################
[17:31:52.959] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:31:52.959] <TB3>     INFO: ######################################################################
[17:31:52.961] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:31:52.971] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:31:52.971] <TB3>     INFO:     run 1 of 1
[17:31:52.971] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:31:53.313] <TB3>     INFO: Expecting 3120000 events.
[17:32:43.759] <TB3>     INFO: 1271080 events read in total (49731ms).
[17:33:33.543] <TB3>     INFO: 2541045 events read in total (99515ms).
[17:33:56.331] <TB3>     INFO: 3120000 events read in total (122304ms).
[17:33:56.376] <TB3>     INFO: Test took 123406ms.
[17:33:56.454] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:56.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:33:57.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:33:59.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:34:00.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:34:02.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:34:03.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:34:05.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:34:06.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:34:08.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:34:09.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:34:11.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:34:12.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:34:14.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:34:15.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:34:17.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:34:18.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:34:20.224] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402890752
[17:34:20.257] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:34:20.257] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.6268, RMS = 1.8231
[17:34:20.257] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:34:20.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:34:20.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8779, RMS = 2.20014
[17:34:20.258] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:34:20.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:34:20.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7289, RMS = 1.94035
[17:34:20.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:34:20.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:34:20.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7777, RMS = 2.02894
[17:34:20.259] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:34:20.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:34:20.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2625, RMS = 1.01374
[17:34:20.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:34:20.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:34:20.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9695, RMS = 1.42933
[17:34:20.260] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:34:20.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:34:20.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.8945, RMS = 1.60052
[17:34:20.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[17:34:20.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:34:20.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.8819, RMS = 1.8063
[17:34:20.261] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[17:34:20.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:34:20.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5327, RMS = 1.9995
[17:34:20.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:34:20.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:34:20.262] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2521, RMS = 1.8908
[17:34:20.263] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:34:20.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:34:20.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7195, RMS = 1.07642
[17:34:20.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:34:20.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:34:20.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1958, RMS = 1.12577
[17:34:20.264] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:34:20.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:34:20.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5113, RMS = 1.835
[17:34:20.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:34:20.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:34:20.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1215, RMS = 1.597
[17:34:20.265] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:34:20.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:34:20.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0488, RMS = 1.85698
[17:34:20.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:34:20.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:34:20.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6542, RMS = 1.85046
[17:34:20.266] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:34:20.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:34:20.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0451, RMS = 1.22209
[17:34:20.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:34:20.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:34:20.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1305, RMS = 1.00895
[17:34:20.267] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:34:20.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:34:20.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1783, RMS = 2.00227
[17:34:20.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:34:20.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:34:20.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7239, RMS = 1.52881
[17:34:20.269] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:34:20.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:34:20.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2851, RMS = 1.6903
[17:34:20.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:34:20.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:34:20.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2792, RMS = 1.1081
[17:34:20.270] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:34:20.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:34:20.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9463, RMS = 1.42105
[17:34:20.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:34:20.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:34:20.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1242, RMS = 1.24257
[17:34:20.271] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:34:20.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:34:20.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9238, RMS = 1.03755
[17:34:20.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:34:20.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:34:20.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9237, RMS = 1.97972
[17:34:20.272] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:34:20.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:34:20.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4042, RMS = 1.76529
[17:34:20.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:34:20.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:34:20.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6225, RMS = 1.64395
[17:34:20.273] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:34:20.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:34:20.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5179, RMS = 1.83874
[17:34:20.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:34:20.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:34:20.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3522, RMS = 1.64072
[17:34:20.274] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:34:20.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:34:20.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.512, RMS = 1.71047
[17:34:20.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:34:20.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:34:20.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9698, RMS = 1.15755
[17:34:20.276] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:34:20.279] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[17:34:20.279] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0   13    0   52    0    0    0    0    3    6    0    0
[17:34:20.279] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:34:20.376] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:34:20.376] <TB3>     INFO: enter test to run
[17:34:20.376] <TB3>     INFO:   test:  no parameter change
[17:34:20.376] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 396.3mA
[17:34:20.377] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[17:34:20.377] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[17:34:20.377] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:34:20.855] <TB3>    QUIET: Connection to board 24 closed.
[17:34:20.856] <TB3>     INFO: pXar: this is the end, my friend
[17:34:20.857] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
