From f80c0aa61f32f8a49c3f6ec4d0ce38b6a71714a9 Mon Sep 17 00:00:00 2001
From: "wenbiao.zhang" <wenbiao.zhang@amlogic.com>
Date: Sat, 1 Mar 2014 19:39:40 +0800
Subject: [PATCH 3570/5965] [M6] set pwm_d output as wifi 32k clock

---
 drivers/amlogic/wifi/wifi_dt.c | 15 +++++++++++----
 1 file changed, 11 insertions(+), 4 deletions(-)

diff --git a/drivers/amlogic/wifi/wifi_dt.c b/drivers/amlogic/wifi/wifi_dt.c
index 7372bf71bc8a..a2f5ad39aecd 100755
--- a/drivers/amlogic/wifi/wifi_dt.c
+++ b/drivers/amlogic/wifi/wifi_dt.c
@@ -285,10 +285,17 @@ void wifi_request_32k_clk(int is_on, const char *requestor)
 #ifdef CONFIG_ARCH_MESON8
 			aml_set_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<22);//set mode GPIOX_10-->CLK_OUT3
 #else
-			aml_set_reg32_mask(P_HHI_GEN_CLK_CNTL2,1<<22);//set clk source
-			aml_clr_reg32_mask(P_HHI_GEN_CLK_CNTL2,0x3f<<13);//set div ==1
-			aml_set_reg32_mask(P_HHI_GEN_CLK_CNTL2,1<<21);//set enable clk
-			aml_set_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<21);//set mode GPIOX_12-->CLK_OUT3
+            if(wifi_info.clock_32k_pin == 96) { // GPIOD_1, as PWM_D output
+                aml_write_reg32(P_PERIPHS_PIN_MUX_2, aml_read_reg32(P_PERIPHS_PIN_MUX_2) | (1<<3)); //pwm_D pinmux£¬D13£¬GPIOD_1
+                aml_write_reg32(P_PWM_MISC_REG_CD, (aml_read_reg32(P_PWM_MISC_REG_CD) & ~(0x7f<<16)) | ((1 << 23) | (0<<16) | (3<<6) | (1<<1)));//
+                aml_set_reg32_bits(P_PWM_PWM_D, 0x27bc-1, 0, 16);   //pwm low
+                aml_set_reg32_bits(P_PWM_PWM_D, 0x27bd-1, 16, 16); //pwm high
+            } else {
+                aml_set_reg32_mask(P_HHI_GEN_CLK_CNTL2,1<<22);//set clk source
+                aml_clr_reg32_mask(P_HHI_GEN_CLK_CNTL2,0x3f<<13);//set div ==1
+                aml_set_reg32_mask(P_HHI_GEN_CLK_CNTL2,1<<21);//set enable clk
+                aml_set_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<21);//set mode GPIOX_12-->CLK_OUT3
+            }
 #endif
 			udelay(200);
 		}
-- 
2.19.0

