#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BDUFN08

# Sat Dec  4 12:03:45 2021

#Implementation: platform1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys VHDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_vhd.vhd":4:7:4:19|Top entity is set to platform1_vhd.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_vhd.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)


Process completed successfully.
# Sat Dec  4 12:03:45 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_top.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_top.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\system_conf.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v" (library work)
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":62:31:62:43|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":90:54:90:66|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":126:53:126:65|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":150:50:150:62|User defined pragma syn_black_box detected

@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\typeb.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\typea.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_lm32.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_addsub.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_adder.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v" (library work)
@W: CS141 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":652:9:652:17|Unrecognized synthesis directive attribute. Verify the correct directive name.
@W: CS141 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":653:9:653:17|Unrecognized synthesis directive attribute. Verify the correct directive name.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_functions.v" (library work)
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1969:7:1969:9|Net q_d is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2003:7:2003:9|Net q_m is not declared.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2773:13:2773:25|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2786:13:2786:24|Read directive translate_on.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v" (library work)
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":343:7:343:12|Net op_add is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":344:7:344:12|Net op_and is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":345:7:345:14|Net op_andhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":346:7:346:10|Net op_b is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":347:7:347:11|Net op_bi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":348:7:348:11|Net op_be is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":349:7:349:11|Net op_bg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":350:7:350:12|Net op_bge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":351:7:351:13|Net op_bgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":352:7:352:12|Net op_bgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":353:7:353:12|Net op_bne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":354:7:354:13|Net op_call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":355:7:355:14|Net op_calli is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":356:7:356:13|Net op_cmpe is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":357:7:357:13|Net op_cmpg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":358:7:358:14|Net op_cmpge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":359:7:359:15|Net op_cmpgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":360:7:360:14|Net op_cmpgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":361:7:361:14|Net op_cmpne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":363:7:363:13|Net op_divu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":365:7:365:11|Net op_lb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":366:7:366:12|Net op_lbu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":367:7:367:11|Net op_lh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":368:7:368:12|Net op_lhu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":369:7:369:11|Net op_lw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":371:7:371:13|Net op_modu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":374:7:374:12|Net op_mul is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":376:7:376:12|Net op_nor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":377:7:377:11|Net op_or is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":378:7:378:13|Net op_orhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":379:7:379:14|Net op_raise is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":380:7:380:13|Net op_rcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":381:7:381:11|Net op_sb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":383:7:383:14|Net op_sextb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":384:7:384:14|Net op_sexth is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":386:7:386:11|Net op_sh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":388:7:388:11|Net op_sl is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":390:7:390:11|Net op_sr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":391:7:391:12|Net op_sru is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":392:7:392:12|Net op_sub is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":393:7:393:11|Net op_sw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":394:7:394:13|Net op_user is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":395:7:395:13|Net op_wcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":396:7:396:13|Net op_xnor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":397:7:397:12|Net op_xor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":400:7:400:11|Net arith is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":401:7:401:13|Net logical is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":402:7:402:9|Net cmp is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":405:7:405:9|Net bra is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":406:7:406:10|Net call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":408:7:408:11|Net shift is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":418:7:418:10|Net sext is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":421:7:421:14|Net multiply is not declared.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v" (library work)
@W: CS141 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":130:9:130:17|Unrecognized synthesis directive attribute. Verify the correct directive name.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":156:7:156:22|Net ie_csr_read_data is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":165:7:165:22|Net ip_csr_read_data is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":166:7:166:22|Net im_csr_read_data is not declared.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v" (library work)
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":678:25:678:37|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":681:25:681:36|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":811:13:811:25|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":825:13:825:24|Read directive translate_on.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_logic_op.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_mc_arithmetic.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_multiplier.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_shifter.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v" (library work)
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":833:16:833:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":876:16:876:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":953:16:953:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":996:16:996:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1168:16:1168:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1243:16:1243:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1353:16:1353:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1428:16:1428:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1697:16:1697:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1772:16:1772:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1881:16:1881:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1956:16:1956:27|Read directive translate_on.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_trace.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v" (library work)
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":252:12:252:18|ipd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":262:15:262:21|jpd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":273:15:273:21|kpd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":284:15:284:21|lpd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":390:12:390:19|iopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":400:15:400:22|jopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":411:15:411:22|kopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":422:15:422:22|lopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":432:12:432:19|mopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":442:15:442:22|nopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":453:15:453:22|oopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":464:15:464:22|popd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":645:9:645:11|iti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":672:12:672:14|jti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":700:12:700:14|kti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":728:12:728:14|lti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1112:12:1112:17|im_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1122:15:1122:20|jm_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1133:15:1133:20|km_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1144:15:1144:20|lm_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1155:12:1155:18|imb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1165:15:1165:21|jmb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1176:15:1176:21|kmb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1187:15:1187:21|lmb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1270:12:1270:12|i is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1282:15:1282:15|j is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1295:15:1295:15|k is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1308:15:1308:15|l is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1339:19:1339:19|i is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1363:22:1363:22|j is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1388:22:1388:22|k is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1413:22:1413:22|l is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1440:19:1440:19|i is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1464:22:1464:22|j is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1489:22:1489:22|k is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1514:22:1514:22|l is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1606:12:1606:19|iitb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1618:15:1618:22|jitb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1631:15:1631:22|kitb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1644:15:1644:22|litb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1773:12:1773:17|i_both is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1796:15:1796:20|j_both is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1820:15:1820:20|k_both is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1844:15:1844:20|l_both is already declared in this scope.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 97MB)


Process completed successfully.
# Sat Dec  4 12:03:46 2021

###########################################################]
###########################################################[
@N:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_vhd.vhd":4:7:4:19|Top entity is set to platform1_vhd.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_vhd.vhd'.
VHDL syntax check successful!
@N: CD630 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_vhd.vhd":4:7:4:19|Synthesizing work.platform1_vhd.platform1_vhd_a.
Running optimization stage 1 on platform1 .......
Finished optimization stage 1 on platform1 (CPU Time 0h:00m:00s, Memory Used current: 88MB peak: 89MB)
Post processing for work.platform1_vhd.platform1_vhd_a
Running optimization stage 1 on platform1_vhd .......
Finished optimization stage 1 on platform1_vhd (CPU Time 0h:00m:00s, Memory Used current: 88MB peak: 89MB)
Running optimization stage 2 on platform1 .......
Finished optimization stage 2 on platform1 (CPU Time 0h:00m:00s, Memory Used current: 88MB peak: 89MB)
Running optimization stage 2 on platform1_vhd .......
Finished optimization stage 2 on platform1_vhd (CPU Time 0h:00m:00s, Memory Used current: 88MB peak: 89MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)


Process completed successfully.
# Sat Dec  4 12:03:46 2021

###########################################################]
###########################################################[
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_top.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1_top.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\system_conf.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v" (library work)
@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":62:31:62:43|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":90:54:90:66|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":126:53:126:65|User defined pragma syn_black_box detected

@W: CG100 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":150:50:150:62|User defined pragma syn_black_box detected

@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\typeb.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\typea.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_lm32.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_addsub.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_adder.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v" (library work)
@W: CS141 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":652:9:652:17|Unrecognized synthesis directive attribute. Verify the correct directive name.
@W: CS141 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":653:9:653:17|Unrecognized synthesis directive attribute. Verify the correct directive name.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_functions.v" (library work)
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1969:7:1969:9|Net q_d is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2003:7:2003:9|Net q_m is not declared.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2773:13:2773:25|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2786:13:2786:24|Read directive translate_on.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v" (library work)
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":343:7:343:12|Net op_add is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":344:7:344:12|Net op_and is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":345:7:345:14|Net op_andhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":346:7:346:10|Net op_b is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":347:7:347:11|Net op_bi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":348:7:348:11|Net op_be is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":349:7:349:11|Net op_bg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":350:7:350:12|Net op_bge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":351:7:351:13|Net op_bgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":352:7:352:12|Net op_bgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":353:7:353:12|Net op_bne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":354:7:354:13|Net op_call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":355:7:355:14|Net op_calli is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":356:7:356:13|Net op_cmpe is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":357:7:357:13|Net op_cmpg is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":358:7:358:14|Net op_cmpge is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":359:7:359:15|Net op_cmpgeu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":360:7:360:14|Net op_cmpgu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":361:7:361:14|Net op_cmpne is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":363:7:363:13|Net op_divu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":365:7:365:11|Net op_lb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":366:7:366:12|Net op_lbu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":367:7:367:11|Net op_lh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":368:7:368:12|Net op_lhu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":369:7:369:11|Net op_lw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":371:7:371:13|Net op_modu is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":374:7:374:12|Net op_mul is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":376:7:376:12|Net op_nor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":377:7:377:11|Net op_or is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":378:7:378:13|Net op_orhi is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":379:7:379:14|Net op_raise is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":380:7:380:13|Net op_rcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":381:7:381:11|Net op_sb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":383:7:383:14|Net op_sextb is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":384:7:384:14|Net op_sexth is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":386:7:386:11|Net op_sh is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":388:7:388:11|Net op_sl is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":390:7:390:11|Net op_sr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":391:7:391:12|Net op_sru is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":392:7:392:12|Net op_sub is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":393:7:393:11|Net op_sw is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":394:7:394:13|Net op_user is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":395:7:395:13|Net op_wcsr is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":396:7:396:13|Net op_xnor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":397:7:397:12|Net op_xor is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":400:7:400:11|Net arith is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":401:7:401:13|Net logical is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":402:7:402:9|Net cmp is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":405:7:405:9|Net bra is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":406:7:406:10|Net call is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":408:7:408:11|Net shift is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":418:7:418:10|Net sext is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":421:7:421:14|Net multiply is not declared.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v" (library work)
@W: CS141 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":130:9:130:17|Unrecognized synthesis directive attribute. Verify the correct directive name.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":156:7:156:22|Net ie_csr_read_data is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":165:7:165:22|Net ip_csr_read_data is not declared.
@W: CG1337 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":166:7:166:22|Net im_csr_read_data is not declared.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v" (library work)
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":678:25:678:37|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":681:25:681:36|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":811:13:811:25|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":825:13:825:24|Read directive translate_on.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_logic_op.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_mc_arithmetic.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_multiplier.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_shifter.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v" (library work)
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":833:16:833:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":876:16:876:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":953:16:953:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":996:16:996:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1168:16:1168:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1243:16:1243:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1353:16:1353:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1428:16:1428:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1697:16:1697:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1772:16:1772:27|Read directive translate_on.
@N: CG334 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1881:16:1881:28|Read directive translate_off.
@N: CG333 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":1956:16:1956:27|Read directive translate_on.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_include_all.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_trace.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v" (library work)
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":252:12:252:18|ipd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":262:15:262:21|jpd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":273:15:273:21|kpd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":284:15:284:21|lpd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":390:12:390:19|iopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":400:15:400:22|jopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":411:15:411:22|kopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":422:15:422:22|lopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":432:12:432:19|mopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":442:15:442:22|nopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":453:15:453:22|oopd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":464:15:464:22|popd_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":645:9:645:11|iti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":672:12:672:14|jti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":700:12:700:14|kti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":728:12:728:14|lti is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1112:12:1112:17|im_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1122:15:1122:20|jm_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1133:15:1133:20|km_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1144:15:1144:20|lm_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1155:12:1155:18|imb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1165:15:1165:21|jmb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1176:15:1176:21|kmb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1187:15:1187:21|lmb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1270:12:1270:12|i is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1282:15:1282:15|j is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1295:15:1295:15|k is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1308:15:1308:15|l is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1339:19:1339:19|i is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1363:22:1363:22|j is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1388:22:1388:22|k is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1413:22:1413:22|l is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1440:19:1440:19|i is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1464:22:1464:22|j is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1489:22:1489:22|k is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1514:22:1514:22|l is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1606:12:1606:19|iitb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1618:15:1618:22|jitb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1631:15:1631:22|kitb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1644:15:1644:22|litb_idx is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1773:12:1773:17|i_both is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1796:15:1796:20|j_both is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1820:15:1820:20|k_both is already declared in this scope.
@W: CG921 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1844:15:1844:20|l_both is already declared in this scope.
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v" (library work)
@I:"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v" (library work)
Verilog syntax check successful!
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":48:7:48:14|Synthesizing module arbiter2 in library work.

	MAX_DAT_WIDTH=32'b00000000000000000000000000100000
	WBS_DAT_WIDTH=32'b00000000000000000000000000100000
	WBM0_DAT_WIDTH=32'b00000000000000000000000000100000
	WBM1_DAT_WIDTH=32'b00000000000000000000000000100000
   Generated name = arbiter2_32s_32s_32s_32s
Running optimization stage 1 on arbiter2_32s_32s_32s_32s .......
Finished optimization stage 1 on arbiter2_32s_32s_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":86:7:86:17|Synthesizing module lm32_icache in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000000111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_set_width=32'b00000000000000000000000000001001
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
	addr_set_lsb=32'b00000000000000000000000000000100
	addr_set_msb=32'b00000000000000000000000000001100
	addr_tag_lsb=32'b00000000000000000000000000001101
	addr_tag_msb=32'b00000000000000000000000000001110
	addr_tag_width=32'b00000000000000000000000000000010
   Generated name = lm32_icache_Z1_layer1
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":61:7:61:14|Synthesizing module lm32_ram in library work.

	data_width=32'b00000000000000000000000000100000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_32s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_32s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found RAM mem, depth=2048, width=32
Finished optimization stage 1 on lm32_ram_32s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":61:7:61:14|Synthesizing module lm32_ram in library work.

	data_width=32'b00000000000000000000000000000011
	address_width=32'b00000000000000000000000000001001
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_3s_9s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_3s_9s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found RAM mem, depth=512, width=3
Finished optimization stage 1 on lm32_ram_3s_9s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":197:24:197:40|Object refill_way_select is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on lm32_icache_Z1_layer1 .......
Finished optimization stage 1 on lm32_icache_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":77:7:77:27|Synthesizing module lm32_instruction_unit in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000000111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
   Generated name = lm32_instruction_unit_1s_512s_16s_0_32767_2s_2s_3s
@N: CG793 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":736:16:736:23|Ignoring system task $display
Running optimization stage 1 on lm32_instruction_unit_1s_512s_16s_0_32767_2s_2s_3s .......
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Optimizing register bit i_adr_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Optimizing register bit i_adr_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Optimizing register bit i_cti_o[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Optimizing register bit i_lock_o to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Pruning register bits 1 to 0 of i_adr_o[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Pruning unused register i_lock_o. Make sure that there are no unused intermediate registers.
@W: CL260 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Pruning register bit 1 of i_cti_o[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on lm32_instruction_unit_1s_512s_16s_0_32767_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_decoder.v":113:7:113:18|Synthesizing module lm32_decoder in library work.
Running optimization stage 1 on lm32_decoder .......
Finished optimization stage 1 on lm32_decoder (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":80:7:80:17|Synthesizing module lm32_dcache in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000000111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_set_width=32'b00000000000000000000000000001001
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
	addr_set_lsb=32'b00000000000000000000000000000100
	addr_set_msb=32'b00000000000000000000000000001100
	addr_tag_lsb=32'b00000000000000000000000000001101
	addr_tag_msb=32'b00000000000000000000000000001110
	addr_tag_width=32'b00000000000000000000000000000010
   Generated name = lm32_dcache_Z2_layer1
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":61:7:61:14|Synthesizing module lm32_ram in library work.

	data_width=32'b00000000000000000000000000001000
	address_width=32'b00000000000000000000000000001011
	RAM_IMPLEMENTATION=32'b01000001010101010101010001001111
	RAM_TYPE=48'b010100100100000101001101010111110100010001010000
   Generated name = lm32_ram_8s_11s_AUTO_RAM_DP
Running optimization stage 1 on lm32_ram_8s_11s_AUTO_RAM_DP .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found RAM mem, depth=2048, width=8
Finished optimization stage 1 on lm32_ram_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":192:24:192:40|Object refill_way_select is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on lm32_dcache_Z2_layer1 .......
Finished optimization stage 1 on lm32_dcache_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":69:7:69:26|Synthesizing module lm32_load_store_unit in library work.

	associativity=32'b00000000000000000000000000000001
	sets=32'b00000000000000000000001000000000
	bytes_per_line=32'b00000000000000000000000000010000
	base_address=32'b00000000000000000000000000000000
	limit=32'b00000000000000000111111111111111
	addr_offset_width=32'b00000000000000000000000000000010
	addr_offset_lsb=32'b00000000000000000000000000000010
	addr_offset_msb=32'b00000000000000000000000000000011
   Generated name = lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s
Running optimization stage 1 on lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s .......
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":623:0:623:5|Optimizing register bit d_cti_o[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":623:0:623:5|Optimizing register bit d_lock_o to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":623:0:623:5|Pruning register bit 1 of d_cti_o[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":623:0:623:5|Pruning unused register d_lock_o. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_addsub.v":55:7:55:17|Synthesizing module lm32_addsub in library work.
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":48:7:48:16|Synthesizing module pmi_addsub in library work.

	pmi_data_width=32'b00000000000000000000000000100000
	pmi_result_width=32'b00000000000000000000000000100000
	pmi_sign=24'b011011110110011001100110
	pmi_family=40'b0100010101000011010100000011010101010101
	module_type=80'b01110000011011010110100101011111011000010110010001100100011100110111010101100010
   Generated name = pmi_addsub_32s_32s_off_ECP5U_pmi_addsub
Running optimization stage 1 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub .......
Finished optimization stage 1 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 1 on lm32_addsub .......
Finished optimization stage 1 on lm32_addsub (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_adder.v":56:7:56:16|Synthesizing module lm32_adder in library work.
Running optimization stage 1 on lm32_adder .......
Finished optimization stage 1 on lm32_adder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_logic_op.v":56:7:56:19|Synthesizing module lm32_logic_op in library work.
Running optimization stage 1 on lm32_logic_op .......
Finished optimization stage 1 on lm32_logic_op (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_shifter.v":56:7:56:18|Synthesizing module lm32_shifter in library work.
Running optimization stage 1 on lm32_shifter .......
Finished optimization stage 1 on lm32_shifter (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_multiplier.v":56:7:56:21|Synthesizing module lm32_multiplier in library work.
Running optimization stage 1 on lm32_multiplier .......
Finished optimization stage 1 on lm32_multiplier (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_mc_arithmetic.v":64:7:64:24|Synthesizing module lm32_mc_arithmetic in library work.
Running optimization stage 1 on lm32_mc_arithmetic .......
Finished optimization stage 1 on lm32_mc_arithmetic (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":56:7:56:20|Synthesizing module lm32_interrupt in library work.
Running optimization stage 1 on lm32_interrupt .......
Finished optimization stage 1 on lm32_interrupt (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":87:7:87:15|Synthesizing module lm32_jtag in library work.
Running optimization stage 1 on lm32_jtag .......
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":309:3:309:8|Pruning unused register command[3:0]. Make sure that there are no unused intermediate registers.
@W: CL113 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":309:3:309:8|Feedback mux created for signal state[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":309:3:309:8|All reachable assignments to state[3:0] assign 0, register removed by optimization
Finished optimization stage 1 on lm32_jtag (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":69:7:69:16|Synthesizing module lm32_debug in library work.

	breakpoints=32'b00000000000000000000000000000000
	watchpoints=32'b00000000000000000000000000000000
   Generated name = lm32_debug_0s_0
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":166:22:166:31|Removing wire bp_match_n, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":170:20:170:29|Removing wire wp_match_n, as there is no assignment to it.
Running optimization stage 1 on lm32_debug_0s_0 .......
Finished optimization stage 1 on lm32_debug_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":100:7:100:14|Synthesizing module lm32_cpu in library work.
Running optimization stage 1 on lm32_cpu .......
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Pruning unused register x_result_sel_logic_x. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Pruning unused register eret_m. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Pruning unused register bret_m. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on lm32_cpu (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor_ram.v":53:7:53:22|Synthesizing module lm32_monitor_ram in library work.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":866:7:866:12|Synthesizing module DP16KD in library work.
Running optimization stage 1 on DP16KD .......
Finished optimization stage 1 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
Running optimization stage 1 on lm32_monitor_ram .......
Finished optimization stage 1 on lm32_monitor_ram (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor.v":57:7:57:18|Synthesizing module lm32_monitor in library work.
Running optimization stage 1 on lm32_monitor .......
@A: CL282 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_monitor.v":143:0:143:5|Feedback mux created for signal write_data[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on lm32_monitor (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":60:7:60:16|Synthesizing module jtagconn16 in library work.
@W: CG146 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":60:7:60:16|Creating black box for empty module jtagconn16

@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\typea.v":65:7:65:11|Synthesizing module TYPEA in library work.
Running optimization stage 1 on TYPEA .......
Finished optimization stage 1 on TYPEA (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_lm32.v":51:7:51:15|Synthesizing module jtag_lm32 in library work.
Running optimization stage 1 on jtag_lm32 .......
Finished optimization stage 1 on jtag_lm32 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":75:29:75:38|Synthesizing module jtag_cores in library work.
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":146:20:146:20|Input CONTROL_DATAN on instance jtag_lm32_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on jtag_cores .......
Finished optimization stage 1 on jtag_cores (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":58:7:58:14|Synthesizing module lm32_top in library work.
Running optimization stage 1 on lm32_top .......
Finished optimization stage 1 on lm32_top (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":80:7:80:10|Synthesizing module gpio in library work.

	GPIO_WB_DAT_WIDTH=32'b00000000000000000000000000100000
	GPIO_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001000
	INPUT_WIDTH=32'b00000000000000000000000000000001
	OUTPUT_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	INPUT_PORTS_ONLY=32'b00000000000000000000000000000000
	OUTPUT_PORTS_ONLY=32'b00000000000000000000000000000001
	BOTH_INPUT_AND_OUTPUT=32'b00000000000000000000000000000000
	TRISTATE_PORTS=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = gpio_Z3_layer1
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5u.v":55:7:55:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":66:7:66:10|Synthesizing module tpio in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = tpio_1s_0s_0s_1s_1s_0s_0s_1s
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":109:9:109:16|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":110:9:110:16|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":111:9:111:20|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":112:9:112:20|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on tpio_1s_0s_0s_1s_1s_0s_0s_1s .......
Finished optimization stage 1 on tpio_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":124:30:124:41|Removing wire PIO_BOTH_OUT, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":145:26:145:34|Object PIO_DATAO is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":146:26:146:34|Object PIO_DATAI is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":151:12:151:27|Removing wire PIO_DATA_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":151:30:151:45|Removing wire PIO_DATA_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":151:48:151:63|Removing wire PIO_DATA_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":151:66:151:81|Removing wire PIO_DATA_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":154:12:154:26|Removing wire PIO_TRI_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":154:29:154:43|Removing wire PIO_TRI_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":154:46:154:60|Removing wire PIO_TRI_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":154:63:154:77|Removing wire PIO_TRI_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":157:12:157:27|Removing wire IRQ_MASK_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":157:30:157:45|Removing wire IRQ_MASK_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":157:48:157:63|Removing wire IRQ_MASK_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":157:66:157:81|Removing wire IRQ_MASK_WR_EN_3, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":160:12:160:27|Removing wire EDGE_CAP_WR_EN_0, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":160:30:160:45|Removing wire EDGE_CAP_WR_EN_1, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":160:48:160:63|Removing wire EDGE_CAP_WR_EN_2, as there is no assignment to it.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":160:66:160:81|Removing wire EDGE_CAP_WR_EN_3, as there is no assignment to it.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":167:26:167:33|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":168:26:168:38|Object IRQ_MASK_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":169:26:169:33|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":170:26:170:38|Object IRQ_TEMP_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":171:26:171:37|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":172:26:172:42|Object EDGE_CAPTURE_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":173:26:173:37|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":174:26:174:42|Object PIO_DATA_DLY_BOTH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":262:15:262:21|Object jpd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":273:15:273:21|Object kpd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":284:15:284:21|Object lpd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":390:12:390:19|Object iopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":400:15:400:22|Object jopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":411:15:411:22|Object kopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":422:15:422:22|Object lopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":432:12:432:19|Object mopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":442:15:442:22|Object nopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":453:15:453:22|Object oopd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":464:15:464:22|Object popd_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":672:12:672:14|Object jti is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":700:12:700:14|Object kti is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":728:12:728:14|Object lti is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1112:12:1112:17|Object im_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1122:15:1122:20|Object jm_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1133:15:1133:20|Object km_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1144:15:1144:20|Object lm_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1155:12:1155:18|Object imb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1165:15:1165:21|Object jmb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1176:15:1176:21|Object kmb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1187:15:1187:21|Object lmb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1440:19:1440:19|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1464:22:1464:22|Object j is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1489:22:1489:22|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1514:22:1514:22|Object l is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1606:12:1606:19|Object iitb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1618:15:1618:22|Object jitb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1631:15:1631:22|Object kitb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1644:15:1644:22|Object litb_idx is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1773:12:1773:17|Object i_both is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1796:15:1796:20|Object j_both is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1820:15:1820:20|Object k_both is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":1844:15:1844:20|Object l_both is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on gpio_Z3_layer1 .......
@W: CL318 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":124:30:124:41|*Output PIO_BOTH_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on gpio_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":83:7:83:17|Synthesizing module wb_ebr_ctrl in library work.

	SIZE=32'b00000000000000000100000000000000
	EBR_WB_DAT_WIDTH=32'b00000000000000000000000000100000
	INIT_FILE_FORMAT=24'b011010000110010101111000
	INIT_FILE_NAME=32'b01101110011011110110111001100101
	lat_family=40'b0100010101000011010100000011010101010101
	UDLY=32'b00000000000000000000000000000001
	EBR_WB_ADR_WIDTH=32'b00000000000000000000000000001100
	EBR_ADDR_DEPTH=32'b00000000000000000001000000000000
	ST_IDLE=3'b000
	ST_BURST=3'b001
	ST_END=3'b010
	ST_SUBRD=3'b100
	ST_SUB=3'b101
	ST_SUBWR=3'b110
   Generated name = wb_ebr_ctrl_Z4_layer1
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\pmi_def.v":65:7:65:16|Synthesizing module pmi_ram_dp in library work.

	pmi_wr_addr_depth=32'b00000000000000000001000000000000
	pmi_wr_addr_width=32'b00000000000000000000000000001100
	pmi_wr_data_width=32'b00000000000000000000000000100000
	pmi_rd_addr_depth=32'b00000000000000000001000000000000
	pmi_rd_addr_width=32'b00000000000000000000000000001100
	pmi_rd_data_width=32'b00000000000000000000000000100000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_gsr=48'b011001010110111001100001011000100110110001100101
	pmi_resetmode=32'b01110011011110010110111001100011
	pmi_optimization=40'b0111001101110000011001010110010101100100
	pmi_init_file=32'b01101110011011110110111001100101
	pmi_init_file_format=24'b011010000110010101111000
	pmi_family=40'b0100010101000011010100000011010101010101
	module_type=80'b01110000011011010110100101011111011100100110000101101101010111110110010001110000
   Generated name = pmi_ram_dp_Z5_layer1
Running optimization stage 1 on pmi_ram_dp_Z5_layer1 .......
Finished optimization stage 1 on pmi_ram_dp_Z5_layer1 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 131MB)
Running optimization stage 1 on wb_ebr_ctrl_Z4_layer1 .......
Finished optimization stage 1 on wb_ebr_ctrl_Z4_layer1 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
@N: CG364 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":333:7:333:15|Synthesizing module platform1 in library work.
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":559:1:559:3|Input PIO_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":559:1:559:3|Input PIO_BOTH_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":338:7:338:7|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":354:5:354:16|Removing wire SHAREDBUS_en, as there is no assignment to it.
Running optimization stage 1 on platform1 .......
Finished optimization stage 1 on platform1 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on platform1 .......
Finished optimization stage 2 on platform1 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on pmi_ram_dp_Z5_layer1 .......
Finished optimization stage 2 on pmi_ram_dp_Z5_layer1 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on wb_ebr_ctrl_Z4_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":422:2:422:7|Trying to extract state machine for register genblk1.state.
Extracted state machine for register genblk1.state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   100
   101
   110
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":93:17:93:25|Input port bits 31 to 14 of EBR_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":100:16:100:24|Input EBR_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":101:10:101:19|Input EBR_LOCK_I is unused.
Finished optimization stage 2 on wb_ebr_ctrl_Z4_layer1 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on tpio_1s_0s_0s_1s_1s_0s_0s_1s .......
@A: CL153 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":109:9:109:16|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":98:10:98:23|Input IRQ_MASK_WR_EN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":99:10:99:23|Input EDGE_CAP_WR_EN is unused.
Finished optimization stage 2 on tpio_1s_0s_0s_1s_1s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on gpio_Z3_layer1 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":110:34:110:43|Input port bits 1 to 0 of GPIO_ADR_I[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":111:34:111:43|Input port bits 23 to 0 of GPIO_DAT_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":112:36:112:45|Input port bits 2 to 0 of GPIO_SEL_I[3:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":104:10:104:19|Input GPIO_CYC_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":107:10:107:20|Input GPIO_LOCK_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":108:16:108:25|Input GPIO_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":109:16:109:25|Input GPIO_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":121:27:121:32|Input PIO_IN is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":122:28:122:38|Input PIO_BOTH_IN is unused.
Finished optimization stage 2 on gpio_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on lm32_top .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":168:23:168:33|Input port bits 31 to 14 of DEBUG_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":168:23:168:33|Input port bits 12 to 11 of DEBUG_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":168:23:168:33|Input port bits 1 to 0 of DEBUG_ADR_I[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":172:24:172:34|Input DEBUG_CTI_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":173:24:173:34|Input DEBUG_BTE_I is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_top.v":174:6:174:17|Input DEBUG_LOCK_I is unused.
Finished optimization stage 2 on lm32_top (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on jtag_cores .......
Finished optimization stage 2 on jtag_cores (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on jtag_lm32 .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_lm32.v":60:13:60:25|Input CONTROL_DATAN is unused.
Finished optimization stage 2 on jtag_lm32 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on TYPEA .......
Finished optimization stage 2 on TYPEA (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on lm32_monitor .......
Finished optimization stage 2 on lm32_monitor (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on DP16KD .......
Finished optimization stage 2 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on lm32_monitor_ram .......
Finished optimization stage 2 on lm32_monitor_ram (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 131MB)
Running optimization stage 2 on lm32_cpu .......
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Found RAM registers, depth=32, width=32
@N: CL134 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Found RAM registers, depth=32, width=32
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":279:6:279:12|Input I_RTY_I is unused.
Finished optimization stage 2 on lm32_cpu (CPU Time 0h:00m:01s, Memory Used current: 131MB peak: 137MB)
Running optimization stage 2 on lm32_debug_0s_0 .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":123:23:123:36|Input port bits 31 to 2 of csr_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":123:23:123:36|Input port bit 0 of csr_write_data[31:0] is unused

@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":118:21:118:24|Input pc_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":119:6:119:11|Input load_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":120:6:120:12|Input store_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_debug.v":121:23:121:42|Input load_store_address_x is unused.
Finished optimization stage 2 on lm32_debug_0s_0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 137MB)
Running optimization stage 2 on lm32_jtag .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":151:26:151:39|Input port bits 31 to 8 of csr_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":139:9:139:16|Input jtag_clk is unused.
Finished optimization stage 2 on lm32_jtag (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 137MB)
Running optimization stage 2 on lm32_interrupt .......
Finished optimization stage 2 on lm32_interrupt (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_mc_arithmetic .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_mc_arithmetic.v":169:0:169:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   000
   010
   011
Finished optimization stage 2 on lm32_mc_arithmetic (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_multiplier .......
Finished optimization stage 2 on lm32_multiplier (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_shifter .......
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_shifter.v":79:23:79:33|Input port bits 31 to 5 of operand_1_x[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on lm32_shifter (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_logic_op .......
Finished optimization stage 2 on lm32_logic_op (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_adder .......
Finished optimization stage 2 on lm32_adder (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub .......
Finished optimization stage 2 on pmi_addsub_32s_32s_off_ECP5U_pmi_addsub (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_addsub .......
Finished optimization stage 2 on lm32_addsub (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 137MB)
Running optimization stage 2 on lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":162:6:162:11|Input load_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":163:6:163:12|Input store_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":165:6:165:14|Input store_q_x is unused.
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":182:6:182:12|Input d_rty_i is unused.
Finished optimization stage 2 on lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_ram_8s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":92:9:92:13|Input reset is unused.
Finished optimization stage 2 on lm32_ram_8s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_dcache_Z2_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":464:0:464:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":136:23:136:31|Input port bits 31 to 13 of address_x[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":136:23:136:31|Input port bits 1 to 0 of address_x[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on lm32_dcache_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_decoder .......
Finished optimization stage 2 on lm32_decoder (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_instruction_unit_1s_512s_16s_0_32767_2s_2s_3s .......
Finished optimization stage 2 on lm32_instruction_unit_1s_512s_16s_0_32767_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_ram_3s_9s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":92:9:92:13|Input reset is unused.
Finished optimization stage 2 on lm32_ram_3s_9s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_ram_32s_11s_AUTO_RAM_DP .......
@N: CL159 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":92:9:92:13|Input reset is unused.
Finished optimization stage 2 on lm32_ram_32s_11s_AUTO_RAM_DP (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on lm32_icache_Z1_layer1 .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":403:0:403:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL246 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":145:21:145:29|Input port bits 31 to 13 of address_a[31:2] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on lm32_icache_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)
Running optimization stage 2 on arbiter2_32s_32s_32s_32s .......
@N: CL201 :"D:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":246:0:246:5|Trying to extract state machine for register selected.
Extracted state machine for register selected
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on arbiter2_32s_32s_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 137MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 124MB peak: 137MB)


Process completed successfully.
# Sat Dec  4 12:03:54 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@W: Z198 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":126:70:126:89|Unbound component jtagconn16 of instance jtagconn16_lm32_inst 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec  4 12:03:54 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 30MB peak: 31MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Sat Dec  4 12:03:54 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec  4 12:03:55 2021

###########################################################]
Premap Report

# Sat Dec  4 12:03:56 2021


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)

@A: MF827 |No constraint file specified.
@L: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1_scck.rpt 
See clock summary report "D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)

@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Removing sequential instance lm32_inst.LM32.cpu.instruction_unit.i_cti_o_1[2] because it is equivalent to instance lm32_inst.LM32.cpu.instruction_unit.i_cti_o_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":677:0:677:5|Removing sequential instance lm32_inst.LM32.cpu.instruction_unit.i_stb_o because it is equivalent to instance lm32_inst.LM32.cpu.instruction_unit.i_cyc_o. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":623:0:623:5|Removing sequential instance lm32_inst.LM32.cpu.load_store_unit.d_stb_o because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.d_cyc_o. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_load_store_unit.v":623:0:623:5|Removing sequential instance lm32_inst.LM32.cpu.load_store_unit.d_cti_o_1[2] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.d_cti_o_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":124:30:124:41|Tristate driver PIO_BOTH_OUT_1 (in view: work.gpio_Z3_layer1(verilog)) on net PIO_BOTH_OUT_1 (in view: work.gpio_Z3_layer1(verilog)) has its enable tied to GND.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[0\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[1\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_6(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[2\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_4(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[3\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[4\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_5(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[5\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_7(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[6\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\gpio.v":656:14:656:15|Removing instance genblk9\.itio_inst\[7\]\.TP (in view: work.gpio_Z3_layer1(verilog)) of type view:work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_3(verilog) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/gpio/rtl/verilog\tpio.v":126:3:126:8|Removing sequential instance PIO_DATA_I (in view: work.tpio_1s_0s_0s_1s_1s_0s_0s_1s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine selected[2:0] (in view: work.arbiter2_32s_32s_32s_32s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.lm32_icache_Z1_layer1(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":403:0:403:5|There are no possible illegal states for state machine state[3:0] (in view: work.lm32_icache_Z1_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine state[2:0] (in view: work.lm32_dcache_Z2_layer1(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine state[2:0] (in view: work.lm32_mc_arithmetic(verilog))
original code -> new code
   000 -> 00
   010 -> 01
   011 -> 10
Encoding state machine genblk1\.state[5:0] (in view: work.wb_ebr_ctrl_Z4_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   100 -> 001000
   101 -> 010000
   110 -> 100000
@N: FX493 |Applying initial value "1" on instance genblk1\.state[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance genblk1\.state[1].
@N: FX493 |Applying initial value "0" on instance genblk1\.state[2].
@N: FX493 |Applying initial value "0" on instance genblk1\.state[3].
@N: FX493 |Applying initial value "0" on instance genblk1\.state[4].
@N: FX493 |Applying initial value "0" on instance genblk1\.state[5].
@N: MF135 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|RAM registers_1[31:0] (in view: work.lm32_cpu(verilog)) is 32 words by 32 bits.
@N: MF135 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|RAM registers[31:0] (in view: work.lm32_cpu(verilog)) is 32 words by 32 bits.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)

@N: MT611 :|Automatically generated clock jtag_lm32|REG_UPDATE_inferred_clock is not used and is being removed

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 185MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist platform1_vhd 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)



Clock Summary
******************

          Start                   Requested     Requested     Clock        Clock                   Clock
Level     Clock                   Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------
0 -       platform1_vhd|clk_i     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     1779 
                                                                                                        
0 -       jtag_cores|jtck         200.0 MHz     5.000         inferred     Inferred_clkgroup_1     22   
========================================================================================================



Clock Load Summary
***********************

                        Clock     Source                                                              Clock Pin                                                       Non-clock Pin     Non-clock Pin                                                       
Clock                   Load      Pin                                                                 Seq Example                                                     Seq Example       Comb Example                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
platform1_vhd|clk_i     1779      clk_i(port)                                                         lm32_inst.counter[2:0].C                                        -                 -                                                                   
                                                                                                                                                                                                                                                            
jtag_cores|jtck         22        lm32_inst.LM32.jtag_cores.jtagconn16_lm32_inst.jtck(jtagconn16)     lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt.C     -                 lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.un1_CLK.I[0](inv)
============================================================================================================================================================================================================================================================

@W: MT531 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":274:3:274:8|Found signal identified as System clock which controls 1 sequential elements including lm32_inst.LM32.cpu.jtag.rx_toggle.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\platform1.v":246:0:246:5|Found inferred clock platform1_vhd|clk_i which controls 1779 sequential elements including lm32_inst.arbiter.selected[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\typea.v":94:2:94:7|Found inferred clock jtag_cores|jtck which controls 22 sequential elements including lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT0.DATA_OUT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 1676 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ====================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_i                                                   port                   1654       lm32_inst.counter[2:0]                                     
@KP:ckid0_1       lm32_inst.LM32.jtag_cores.jtagconn16_lm32_inst.jtck     jtagconn16             22         lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.DATA_OUT
=======================================================================================================================================================================
==================================================================================== Gated/Generated Clocks =====================================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Unconverted Fanout     Sample Instance                       Explanation                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_3       lm32_inst.LM32.jtag_cores.jtag_lm32_inst.REG_UPDATE.OUT     and                    1                      lm32_inst.LM32.cpu.jtag.rx_toggle     Clock source is invalid for GCC
=================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 185MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 185MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 186MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 99MB peak: 187MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec  4 12:03:57 2021

###########################################################]
Map & Optimize Report

# Sat Dec  4 12:03:58 2021


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-BDUFN08

Implementation : platform1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing sequential instance lm32_inst.LM32.cpu.w_result_sel_load_x because it is equivalent to instance lm32_inst.LM32.cpu.load_x. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_multiplier.v":98:0:98:5|Removing sequential instance lm32_inst.LM32.cpu.multiplier.multiplier[31:0] because it is equivalent to instance lm32_inst.LM32.cpu.operand_1_x[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_multiplier.v":98:0:98:5|Removing sequential instance lm32_inst.LM32.cpu.multiplier.muliplicand[31:0] because it is equivalent to instance lm32_inst.LM32.cpu.operand_0_x[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":302:6:302:11|Removing sequential instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.genblk1.ra[10:0] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.genblk1.ra[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":302:6:302:11|Removing sequential instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.genblk1.ra[10:0] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.genblk1.ra[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":302:6:302:11|Removing sequential instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.genblk1.ra[10:0] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.genblk1.ra[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_28 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_31 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_18 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_29 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_18 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_17 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_12 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_30 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_1 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_3 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_2 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_25 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_23 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_21 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_24 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_13 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_6 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_22 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_7 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_27 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_4 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_9 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_14 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_5 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_29 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_4 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_17 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_20 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_13 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_31 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_1 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_26 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_21 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_11 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_16 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_2 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_5 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_15 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_8 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_19 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_16 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_10 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing user instance lm32_inst.LM32.cpu.registers_1r_0 because it is equivalent to instance lm32_inst.LM32.cpu.registersr_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_28 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_7 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_15 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_27 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_19 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_12 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_26 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_30 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_22 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_25 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_0 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_11 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_3 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_9 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_6 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_14 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registersrff_24 because it is equivalent to instance lm32_inst.LM32.cpu.registers_1rff_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registers_1rff_8 because it is equivalent to instance lm32_inst.LM32.cpu.registersrff_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registers_1rff_10 because it is equivalent to instance lm32_inst.LM32.cpu.registersrff_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registers_1rff_20 because it is equivalent to instance lm32_inst.LM32.cpu.registersrff_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Removing sequential instance lm32_inst.LM32.cpu.registers_1rff_23 because it is equivalent to instance lm32_inst.LM32.cpu.registersrff_23. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)

@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.condition_x[0] because it is equivalent to instance lm32_inst.LM32.cpu.size_x[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.logic_op_x[0] because it is equivalent to instance lm32_inst.LM32.cpu.size_x[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.condition_x[1] because it is equivalent to instance lm32_inst.LM32.cpu.size_x[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.logic_op_x[1] because it is equivalent to instance lm32_inst.LM32.cpu.size_x[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.condition_x[2] because it is equivalent to instance lm32_inst.LM32.cpu.sign_extend_x. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.sign_extend_x because it is equivalent to instance lm32_inst.LM32.cpu.logic_op_x[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Removing instance lm32_inst.LM32.cpu.logic_op_x[3] because it is equivalent to instance lm32_inst.LM32.cpu.direction_x. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1489:18:1489:45|Found 5 by 5 bit equality operator ('==') un1_raw_m_1 (in view: work.lm32_cpu(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1490:18:1490:45|Found 5 by 5 bit equality operator ('==') un1_raw_w_1 (in view: work.lm32_cpu(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1585:18:1585:44|Found 32 by 32 bit equality operator ('==') cmp_zero (in view: work.lm32_cpu(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1485:18:1485:45|Found 5 by 5 bit equality operator ('==') un1_raw_x_0 (in view: work.lm32_cpu(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1486:18:1486:45|Found 5 by 5 bit equality operator ('==') un1_raw_m_0 (in view: work.lm32_cpu(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1487:18:1487:45|Found 5 by 5 bit equality operator ('==') un1_raw_w_0 (in view: work.lm32_cpu(verilog))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":1488:18:1488:45|Found 5 by 5 bit equality operator ('==') un1_raw_x_1 (in view: work.lm32_cpu(verilog))
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":403:0:403:5|Found counter in view:work.lm32_instruction_unit_1s_512s_16s_0_32767_2s_2s_3s(verilog) instance icache.flush_set[8:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 9 by 9 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_512_3_TFFF_block_ram_ns_virtex2(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_2048_32_TFFF_block_ram_ns_virtex2(netlist))
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":464:0:464:5|Removing sequential instance dcache.refill_address[3] (in view: work.lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":464:0:464:5|Removing sequential instance dcache.refill_address[2] (in view: work.lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":464:0:464:5|Removing sequential instance dcache.refill_address[1] (in view: work.lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s(verilog)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":464:0:464:5|Removing sequential instance dcache.refill_address[0] (in view: work.lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s(verilog)) because it does not drive other instances.
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_dcache.v":464:0:464:5|Found counter in view:work.lm32_load_store_unit_1s_512s_16s_0_32767_2s_2s_3s(verilog) instance dcache.flush_set[8:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 9 by 9 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_512_3_TFFF_block_ram_ns_virtex2_0(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2_0(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2_1(netlist))
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.platform1_vhd_RAM_R_W_2048_8_TFFF_block_ram_ns_virtex2_2(netlist))
@N: MO231 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_mc_arithmetic.v":169:0:169:5|Found counter in view:work.lm32_mc_arithmetic(verilog) instance cycles[5:0] 
@N: MF179 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":295:30:295:59|Found 12 by 12 bit equality operator ('==') genblk1\.un1_read_address (in view: work.wb_ebr_ctrl_Z4_layer1(verilog))
@N: MF794 |RAM icache.memories\[0\]\.way_0_tag_ram.mem[2:0] required 44 registers during mapping 
@N: MF794 |RAM icache.memories\[0\]\.way_0_data_ram.mem[31:0] required 55 registers during mapping 
@N: MF794 |RAM dcache.memories\[0\]\.genblk1\.byte_memories\[2\]\.way_0_data_ram.mem[7:0] required 124 registers during mapping 
@N: MF794 |RAM registers_1[31:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 191MB peak: 191MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 205MB peak: 205MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 212MB peak: 232MB)

@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[0] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[0] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[0] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[1] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[1] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[1] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[2] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[2] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[2] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[3] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[3] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[3] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[4] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[4] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[4] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[5] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[5] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[5] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[6] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[6] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[2].way_0_data_ram.mem_waddr_tmp[6] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[1].way_0_data_ram.mem_waddr_tmp[7] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_ram.v":297:6:297:11|Removing instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[3].way_0_data_ram.mem_waddr_tmp[7] because it is equivalent to instance lm32_inst.LM32.cpu.load_store_unit.dcache.memories[0].genblk1.byte_memories[0].way_0_data_ram.mem_waddr_tmp[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synlog\platform1_platform1_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[7] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[6] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[5] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[4] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[3] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[2] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[1] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[0] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[22] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[21] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[20] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[19] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[18] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[17] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[16] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[15] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[14] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[13] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[12] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[11] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[10] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[9] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[8] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[31] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[30] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[29] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[28] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[27] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[26] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[25] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[24] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.
@N: BN362 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_interrupt.v":219:0:219:5|Removing sequential instance lm32_inst.LM32.cpu.interrupt.genblk2\.ip[23] (in view: work.platform1_vhd(platform1_vhd_a)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:15s; Memory used current: 217MB peak: 232MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 218MB peak: 232MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 218MB peak: 232MB)


Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 219MB peak: 232MB)

@N: FX1019 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":292:3:292:8|Adding ASYNC_REG property on synchronizing instance lm32_inst.LM32.cpu.jtag.rx_toggle_r (in view: work.platform1_vhd(platform1_vhd_a)).

Finished technology mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 252MB peak: 289MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -3.04ns		2523 /      1594
   2		0h:00m:19s		    -2.74ns		2506 /      1594
   3		0h:00m:19s		    -2.74ns		2508 /      1594
   4		0h:00m:19s		    -2.74ns		2510 /      1594
   5		0h:00m:19s		    -2.74ns		2511 /      1594
@N: FX1019 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_jtag.v":292:3:292:8|Adding ASYNC_REG property on synchronizing instance lm32_inst.LM32.cpu.jtag.rx_toggle_r (in view: work.platform1_vhd(platform1_vhd_a)).
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":403:0:403:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.icache.state[1] (in view: work.platform1_vhd(platform1_vhd_a)) with 18 loads 1 time to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_icache.v":403:0:403:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.icache.state[0] (in view: work.platform1_vhd(platform1_vhd_a)) with 7 loads 1 time to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":868:0:868:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.instruction_d[31] (in view: work.platform1_vhd(platform1_vhd_a)) with 38 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":868:0:868:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.instruction_d[26] (in view: work.platform1_vhd(platform1_vhd_a)) with 26 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2303:0:2303:5|Replicating instance lm32_inst.LM32.cpu.exception_m (in view: work.platform1_vhd(platform1_vhd_a)) with 43 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":868:0:868:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.instruction_d[30] (in view: work.platform1_vhd(platform1_vhd_a)) with 32 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":868:0:868:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.instruction_d[29] (in view: work.platform1_vhd(platform1_vhd_a)) with 23 loads 2 times to improve timing.
@N: FX271 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_instruction_unit.v":868:0:868:5|Replicating instance lm32_inst.LM32.cpu.instruction_unit.instruction_d[27] (in view: work.platform1_vhd(platform1_vhd_a)) with 27 loads 2 times to improve timing.
Timing driven replication report
Added 14 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   6		0h:00m:20s		    -2.69ns		2530 /      1608
   7		0h:00m:20s		    -2.69ns		2532 /      1608
   8		0h:00m:20s		    -2.69ns		2532 /      1608
   9		0h:00m:20s		    -2.69ns		2532 /      1608
  10		0h:00m:20s		    -2.69ns		2532 /      1608


  11		0h:00m:20s		    -2.69ns		2527 /      1608
  12		0h:00m:20s		    -2.69ns		2529 /      1608
  13		0h:00m:20s		    -2.69ns		2531 /      1608
  14		0h:00m:20s		    -2.38ns		2532 /      1608
  15		0h:00m:20s		    -2.69ns		2534 /      1608
  16		0h:00m:20s		    -2.69ns		2534 /      1608
  17		0h:00m:20s		    -2.69ns		2534 /      1608
  18		0h:00m:20s		    -2.69ns		2534 /      1608

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:20s; Memory used current: 252MB peak: 289MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Generating RAM lm32_inst.LM32.cpu.registers_1[31:0]
@N: FO126 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_cpu.v":2664:0:2664:5|Generating RAM lm32_inst.LM32.cpu.registers[31:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 254MB peak: 289MB)


Start Writing Netlists (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 202MB peak: 289MB)

Writing Analyst data base D:\darbas\lattice\orange_crab\lm32_tutor\platform1\synwork\platform1_platform1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:25s; Memory used current: 254MB peak: 289MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\darbas\lattice\orange_crab\lm32_tutor\platform1\platform1_platform1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:26s; Memory used current: 260MB peak: 289MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:26s; Memory used current: 260MB peak: 289MB)


Start final timing analysis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:26s; Memory used current: 249MB peak: 289MB)

@W: MT246 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/wb_ebr_ctrl/rtl/verilog\wb_ebr_ctrl.v":463:2:463:4|Blackbox pmi_ram_dp_Z5_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\lm32_addsub.v":102:7:102:12|Blackbox pmi_addsub_32s_32s_off_ECP5U_pmi_addsub is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\darbas\lattice\orange_crab\lm32_tutor\platform1\soc\../components/lm32_top/rtl/verilog\jtag_cores.v":126:70:126:89|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock platform1_vhd|clk_i with period 5.00ns. Please declare a user-defined clock on port clk_i.
@W: MT420 |Found inferred clock jtag_cores|jtck with period 5.00ns. Please declare a user-defined clock on net lm32_inst.LM32.jtag_cores.jtckz.
@W: MT420 |Found inferred clock jtag_lm32|reg_update_inferred_clock with period 5.00ns. Please declare a user-defined clock on net lm32_inst.LM32.jtag_cores.jtag_lm32_inst.REG_UPDATE_i_buf.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Dec  4 12:04:29 2021
#


Top view:               platform1_vhd
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.724

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
jtag_cores|jtck                         200.0 MHz     739.6 MHz     5.000         1.352         3.648      inferred     Inferred_clkgroup_1
jtag_lm32|reg_update_inferred_clock     200.0 MHz     733.1 MHz     5.000         1.364         3.636      inferred     Inferred_clkgroup_2
platform1_vhd|clk_i                     200.0 MHz     129.5 MHz     5.000         7.724         -2.724     inferred     Inferred_clkgroup_0
System                                  200.0 MHz     368.7 MHz     5.000         2.712         2.288      system       system_clkgroup    
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  5.000       2.288   |  No paths    -      |  No paths    -      |  No paths    -    
System                               platform1_vhd|clk_i                  |  5.000       2.077   |  No paths    -      |  No paths    -      |  No paths    -    
System                               jtag_cores|jtck                      |  No paths    -       |  No paths    -      |  5.000       4.446  |  No paths    -    
platform1_vhd|clk_i                  System                               |  5.000       -0.707  |  No paths    -      |  No paths    -      |  No paths    -    
platform1_vhd|clk_i                  platform1_vhd|clk_i                  |  5.000       -2.724  |  No paths    -      |  No paths    -      |  No paths    -    
platform1_vhd|clk_i                  jtag_cores|jtck                      |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
jtag_cores|jtck                      System                               |  No paths    -       |  No paths    -      |  No paths    -      |  5.000       4.202
jtag_cores|jtck                      platform1_vhd|clk_i                  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
jtag_cores|jtck                      jtag_cores|jtck                      |  No paths    -       |  5.000       3.648  |  No paths    -      |  No paths    -    
jtag_lm32|reg_update_inferred_clock  platform1_vhd|clk_i                  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
jtag_lm32|reg_update_inferred_clock  jtag_lm32|reg_update_inferred_clock  |  No paths    -       |  5.000       3.636  |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: jtag_cores|jtck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                              Arrival          
Instance                                                      Reference           Type        Pin     Net           Time        Slack
                                                              Clock                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[9]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT0.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[8]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT7.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[7]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT6.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[6]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT5.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[5]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT4.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[4]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT3.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[3]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT2.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[2]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT1.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[1]     0.798       3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT0.tdoInt     jtag_cores|jtck     FD1P3DX     Q       tdibus[0]     0.798       3.648
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                 Required          
Instance                                                      Reference           Type        Pin     Net              Time         Slack
                                                              Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt     jtag_cores|jtck     FD1P3DX     D       N_29_i           4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_8     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT0.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_7     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT7.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_6     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT6.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_5     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT5.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_4     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT4.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_3     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT3.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_2     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT2.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_1     4.789        3.648
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.DATA_BIT1.tdoInt     jtag_cores|jtck     FD1P3DX     D       tdoInt_RNO_0     4.789        3.648
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.648

    Number of logic level(s):                1
    Starting point:                          lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt / Q
    Ending point:                            lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt / D
    The start point is clocked by            jtag_cores|jtck [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            jtag_cores|jtck [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT1.tdoInt         FD1P3DX      Q        Out     0.798     0.798 r     -         
tdibus[9]                                                         Net          -        -       -         -           2         
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt_RNO     ORCALUT4     B        In      0.000     0.798 r     -         
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt_RNO     ORCALUT4     Z        Out     0.343     1.141 r     -         
N_29_i                                                            Net          -        -       -         -           1         
lm32_inst.LM32.jtag_cores.jtag_lm32_inst.ADDR_BIT2.tdoInt         FD1P3DX      D        In      0.000     1.141 r     -         
================================================================================================================================




====================================
Detailed Report for Clock: jtag_lm32|reg_update_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                  Arrival          
Instance                              Reference                               Type        Pin     Net           Time        Slack
                                      Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.jtag.rx_toggle     jtag_lm32|reg_update_inferred_clock     FD1S3DX     Q       rx_toggle     0.798       3.636
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                    Required          
Instance                              Reference                               Type        Pin     Net             Time         Slack
                                      Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.jtag.rx_toggle     jtag_lm32|reg_update_inferred_clock     FD1S3DX     D       rx_toggle_i     4.789        3.636
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      1.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.636

    Number of logic level(s):                1
    Starting point:                          lm32_inst.LM32.cpu.jtag.rx_toggle / Q
    Ending point:                            lm32_inst.LM32.cpu.jtag.rx_toggle / D
    The start point is clocked by            jtag_lm32|reg_update_inferred_clock [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            jtag_lm32|reg_update_inferred_clock [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.jtag.rx_toggle         FD1S3DX     Q        Out     0.798     0.798 r     -         
rx_toggle                                 Net         -        -       -         -           2         
lm32_inst.LM32.cpu.jtag.rx_toggle_RNO     INV         A        In      0.000     0.798 r     -         
lm32_inst.LM32.cpu.jtag.rx_toggle_RNO     INV         Z        Out     0.355     1.153 f     -         
rx_toggle_i                               Net         -        -       -         -           1         
lm32_inst.LM32.cpu.jtag.rx_toggle         FD1S3DX     D        In      0.000     1.153 f     -         
=======================================================================================================




====================================
Detailed Report for Clock: platform1_vhd|clk_i
====================================



Starting Points with Worst Slack
********************************

                                                                                        Starting                                                                 Arrival           
Instance                                                                                Reference               Type         Pin      Net                        Time        Slack 
                                                                                        Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.valid_m                                                              platform1_vhd|clk_i     FD1P3DX      Q        valid_m                    0.908       -2.724
lm32_inst.LM32.cpu.condition_met_m                                                      platform1_vhd|clk_i     FD1P3DX      Q        condition_met_m            0.888       -2.704
lm32_inst.LM32.cpu.branch_m                                                             platform1_vhd|clk_i     FD1P3DX      Q        branch_m                   0.863       -2.679
lm32_inst.LM32.cpu.branch_predict_m                                                     platform1_vhd|clk_i     FD1P3DX      Q        branch_predict_m           0.863       -2.679
lm32_inst.LM32.cpu.branch_predict_taken_m                                               platform1_vhd|clk_i     FD1P3DX      Q        branch_predict_taken_m     0.863       -2.679
lm32_inst.LM32.cpu.load_x                                                               platform1_vhd|clk_i     FD1P3DX      Q        load_x                     0.888       -2.639
lm32_inst.LM32.cpu.exception_m_fast                                                     platform1_vhd|clk_i     FD1P3DX      Q        exception_m_fast           0.798       -2.615
lm32_inst.LM32.cpu.load_m                                                               platform1_vhd|clk_i     FD1P3DX      Q        load_m                     0.798       -2.550
lm32_inst.LM32.cpu.store_m                                                              platform1_vhd|clk_i     FD1P3DX      Q        store_m                    0.798       -2.550
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_tag_ram.mem_mem_0_0     platform1_vhd|clk_i     PDPW16KD     DO18     mem_dout_tmp[0]            4.880       -2.248
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                         Starting                                                        Required           
Instance                                                                                 Reference               Type       Pin       Net                Time         Slack 
                                                                                         Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA3      ra_RNIOT281[0]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA4      ra_RNIQV281[1]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA5      ra_RNIS1381[2]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA6      ra_RNIU3381[3]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA7      ra_RNIUJUL4[4]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA8      ra_RNI28381[5]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA9      ra_RNI4A381[6]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA10     ra_RNI6C381[7]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA11     ra_RNIFF041[8]     3.223        -2.724
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0     platform1_vhd|clk_i     DP16KD     ADA12     ra_RNIHH041[9]     3.223        -2.724
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      5.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.724

    Number of logic level(s):                8
    Starting point:                          lm32_inst.LM32.cpu.valid_m / Q
    Ending point:                            lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0 / ADA9
    The start point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.valid_m                                                                           FD1P3DX      Q        Out     0.908     0.908 r     -         
valid_m                                                                                              Net          -        -       -         -           8         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     C        In      0.000     0.908 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     Z        Out     0.523     1.431 r     -         
branch_flushX_m_0_0                                                                                  Net          -        -       -         -           1         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     B        In      0.000     1.431 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     Z        Out     0.633     2.064 r     -         
branch_flushX_m_0_2                                                                                  Net          -        -       -         -           4         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     A        In      0.000     2.064 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     Z        Out     0.658     2.722 r     -         
branch_flushX_m                                                                                      Net          -        -       -         -           6         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                 ORCALUT4     A        In      0.000     2.722 r     -         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                 ORCALUT4     Z        Out     0.742     3.463 r     -         
N_229                                                                                                Net          -        -       -         -           33        
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     A        In      0.000     3.463 r     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     Z        Out     0.523     3.986 f     -         
interlock4_d_0                                                                                       Net          -        -       -         -           1         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     B        In      0.000     3.986 f     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     Z        Out     0.568     4.554 f     -         
un3_stall_d                                                                                          Net          -        -       -         -           2         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     C        In      0.000     4.554 f     -         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     Z        Out     0.740     5.295 f     -         
stall_d                                                                                              Net          -        -       -         -           32        
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNI4A381[6]     ORCALUT4     C        In      0.000     5.295 f     -         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNI4A381[6]     ORCALUT4     Z        Out     0.653     5.947 r     -         
ra_RNI4A381[6]                                                                                       Net          -        -       -         -           5         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0                 DP16KD       ADA9     In      0.000     5.947 r     -         
===================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      5.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.724

    Number of logic level(s):                8
    Starting point:                          lm32_inst.LM32.cpu.valid_m / Q
    Ending point:                            lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0 / ADA9
    The start point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.valid_m                                                                           FD1P3DX      Q        Out     0.908     0.908 r     -         
valid_m                                                                                              Net          -        -       -         -           8         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     C        In      0.000     0.908 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     Z        Out     0.523     1.431 r     -         
branch_flushX_m_0_0                                                                                  Net          -        -       -         -           1         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     B        In      0.000     1.431 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     Z        Out     0.633     2.064 r     -         
branch_flushX_m_0_2                                                                                  Net          -        -       -         -           4         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     A        In      0.000     2.064 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     Z        Out     0.658     2.722 r     -         
branch_flushX_m                                                                                      Net          -        -       -         -           6         
lm32_inst.LM32.cpu.decoder.raw_x_1_i                                                                 ORCALUT4     A        In      0.000     2.722 r     -         
lm32_inst.LM32.cpu.decoder.raw_x_1_i                                                                 ORCALUT4     Z        Out     0.742     3.463 r     -         
N_231                                                                                                Net          -        -       -         -           33        
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     B        In      0.000     3.463 r     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     Z        Out     0.523     3.986 f     -         
interlock4_d_0                                                                                       Net          -        -       -         -           1         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     B        In      0.000     3.986 f     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     Z        Out     0.568     4.554 f     -         
un3_stall_d                                                                                          Net          -        -       -         -           2         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     C        In      0.000     4.554 f     -         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     Z        Out     0.740     5.295 f     -         
stall_d                                                                                              Net          -        -       -         -           32        
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNI4A381[6]     ORCALUT4     C        In      0.000     5.295 f     -         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNI4A381[6]     ORCALUT4     Z        Out     0.653     5.947 r     -         
ra_RNI4A381[6]                                                                                       Net          -        -       -         -           5         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0                 DP16KD       ADA9     In      0.000     5.947 r     -         
===================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      5.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.724

    Number of logic level(s):                8
    Starting point:                          lm32_inst.LM32.cpu.valid_m / Q
    Ending point:                            lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0 / ADA7
    The start point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.valid_m                                                                           FD1P3DX      Q        Out     0.908     0.908 r     -         
valid_m                                                                                              Net          -        -       -         -           8         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     C        In      0.000     0.908 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     Z        Out     0.523     1.431 r     -         
branch_flushX_m_0_0                                                                                  Net          -        -       -         -           1         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     B        In      0.000     1.431 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     Z        Out     0.633     2.064 r     -         
branch_flushX_m_0_2                                                                                  Net          -        -       -         -           4         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     A        In      0.000     2.064 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     Z        Out     0.658     2.722 r     -         
branch_flushX_m                                                                                      Net          -        -       -         -           6         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                 ORCALUT4     A        In      0.000     2.722 r     -         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                 ORCALUT4     Z        Out     0.742     3.463 r     -         
N_229                                                                                                Net          -        -       -         -           33        
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     A        In      0.000     3.463 r     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     Z        Out     0.523     3.986 f     -         
interlock4_d_0                                                                                       Net          -        -       -         -           1         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     B        In      0.000     3.986 f     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     Z        Out     0.568     4.554 f     -         
un3_stall_d                                                                                          Net          -        -       -         -           2         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     C        In      0.000     4.554 f     -         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     Z        Out     0.740     5.295 f     -         
stall_d                                                                                              Net          -        -       -         -           32        
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNIUJUL4[4]     ORCALUT4     C        In      0.000     5.295 f     -         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNIUJUL4[4]     ORCALUT4     Z        Out     0.653     5.947 r     -         
ra_RNIUJUL4[4]                                                                                       Net          -        -       -         -           5         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0                 DP16KD       ADA7     In      0.000     5.947 r     -         
===================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      5.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.724

    Number of logic level(s):                8
    Starting point:                          lm32_inst.LM32.cpu.valid_m / Q
    Ending point:                            lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0 / ADA13
    The start point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.valid_m                                                                            FD1P3DX      Q         Out     0.908     0.908 r     -         
valid_m                                                                                               Net          -         -       -         -           8         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                         ORCALUT4     C         In      0.000     0.908 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                         ORCALUT4     Z         Out     0.523     1.431 r     -         
branch_flushX_m_0_0                                                                                   Net          -         -       -         -           1         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                         ORCALUT4     B         In      0.000     1.431 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                         ORCALUT4     Z         Out     0.633     2.064 r     -         
branch_flushX_m_0_2                                                                                   Net          -         -       -         -           4         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                           ORCALUT4     A         In      0.000     2.064 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                           ORCALUT4     Z         Out     0.658     2.722 r     -         
branch_flushX_m                                                                                       Net          -         -       -         -           6         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                  ORCALUT4     A         In      0.000     2.722 r     -         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                  ORCALUT4     Z         Out     0.742     3.463 r     -         
N_229                                                                                                 Net          -         -       -         -           33        
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                             ORCALUT4     A         In      0.000     3.463 r     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                             ORCALUT4     Z         Out     0.523     3.986 f     -         
interlock4_d_0                                                                                        Net          -         -       -         -           1         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                    ORCALUT4     B         In      0.000     3.986 f     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                    ORCALUT4     Z         Out     0.568     4.554 f     -         
un3_stall_d                                                                                           Net          -         -       -         -           2         
lm32_inst.LM32.cpu.decoder.stall_d                                                                    ORCALUT4     C         In      0.000     4.554 f     -         
lm32_inst.LM32.cpu.decoder.stall_d                                                                    ORCALUT4     Z         Out     0.740     5.295 f     -         
stall_d                                                                                               Net          -         -       -         -           32        
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNIQE411[10]     ORCALUT4     C         In      0.000     5.295 f     -         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNIQE411[10]     ORCALUT4     Z         Out     0.653     5.947 r     -         
ra_RNIQE411[10]                                                                                       Net          -         -       -         -           5         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0                  DP16KD       ADA13     In      0.000     5.947 r     -         
=====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            1.777
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.223

    - Propagation time:                      5.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.724

    Number of logic level(s):                8
    Starting point:                          lm32_inst.LM32.cpu.valid_m / Q
    Ending point:                            lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0 / ADA8
    The start point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.valid_m                                                                           FD1P3DX      Q        Out     0.908     0.908 r     -         
valid_m                                                                                              Net          -        -       -         -           8         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     C        In      0.000     0.908 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_0                                        ORCALUT4     Z        Out     0.523     1.431 r     -         
branch_flushX_m_0_0                                                                                  Net          -        -       -         -           1         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     B        In      0.000     1.431 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0_2                                        ORCALUT4     Z        Out     0.633     2.064 r     -         
branch_flushX_m_0_2                                                                                  Net          -        -       -         -           4         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     A        In      0.000     2.064 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.branch_flushX_m_0                                          ORCALUT4     Z        Out     0.658     2.722 r     -         
branch_flushX_m                                                                                      Net          -        -       -         -           6         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                 ORCALUT4     A        In      0.000     2.722 r     -         
lm32_inst.LM32.cpu.decoder.raw_x_0_i                                                                 ORCALUT4     Z        Out     0.742     3.463 r     -         
N_229                                                                                                Net          -        -       -         -           33        
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     A        In      0.000     3.463 r     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0                                                            ORCALUT4     Z        Out     0.523     3.986 f     -         
interlock4_d_0                                                                                       Net          -        -       -         -           1         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     B        In      0.000     3.986 f     -         
lm32_inst.LM32.cpu.decoder.interlock4_d_0_RNI0S472                                                   ORCALUT4     Z        Out     0.568     4.554 f     -         
un3_stall_d                                                                                          Net          -        -       -         -           2         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     C        In      0.000     4.554 f     -         
lm32_inst.LM32.cpu.decoder.stall_d                                                                   ORCALUT4     Z        Out     0.740     5.295 f     -         
stall_d                                                                                              Net          -        -       -         -           32        
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNI28381[5]     ORCALUT4     C        In      0.000     5.295 f     -         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.genblk1\.ra_RNI28381[5]     ORCALUT4     Z        Out     0.653     5.947 r     -         
ra_RNI28381[5]                                                                                       Net          -        -       -         -           5         
lm32_inst.LM32.cpu.instruction_unit.icache.memories\[0\]\.way_0_data_ram.mem_mem_0_0                 DP16KD       ADA8     In      0.000     5.947 r     -         
===================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                                        Arrival          
Instance                                            Reference     Type                                        Pin            Net                    Time        Slack
                                                    Clock                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[16]     adder_result_x[16]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[17]     adder_result_x[17]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[18]     adder_result_x[18]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[19]     adder_result_x[19]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[20]     adder_result_x[20]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[21]     adder_result_x[21]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[22]     adder_result_x[22]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[23]     adder_result_x[23]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[24]     adder_result_x[24]     0.000       2.077
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub     System        pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[25]     adder_result_x[25]     0.000       2.077
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                             Required          
Instance                                   Reference     Type        Pin     Net                Time         Slack
                                           Clock                                                                  
------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.mc_arithmetic.b[16]     System        FD1P3DX     D       d_result_1[16]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[17]     System        FD1P3DX     D       d_result_1[17]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[18]     System        FD1P3DX     D       d_result_1[18]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[19]     System        FD1P3DX     D       d_result_1[19]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[20]     System        FD1P3DX     D       d_result_1[20]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[21]     System        FD1P3DX     D       d_result_1[21]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[22]     System        FD1P3DX     D       d_result_1[22]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[23]     System        FD1P3DX     D       d_result_1[23]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[24]     System        FD1P3DX     D       d_result_1[24]     4.789        2.077
lm32_inst.LM32.cpu.mc_arithmetic.b[25]     System        FD1P3DX     D       d_result_1[25]     4.789        2.077
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      2.712
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.077

    Number of logic level(s):                6
    Starting point:                          lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub / Result[16]
    Ending point:                            lm32_inst.LM32.cpu.mc_arithmetic.b[16] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            platform1_vhd|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                  Pin            Pin               Arrival     No. of    
Name                                                                Type                                        Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm32_inst.LM32.cpu.adder.addsub.genblk1\.addsub                     pmi_addsub_32s_32s_off_ECP5U_pmi_addsub     Result[16]     Out     0.000     0.000 r     -         
adder_result_x[16]                                                  Net                                         -              -       -         -           2         
lm32_inst.LM32.cpu.load_store_unit.dcache.x_result_1_0_iv_0[16]     ORCALUT4                                    A              In      0.000     0.000 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.x_result_1_0_iv_0[16]     ORCALUT4                                    Z              Out     0.523     0.523 r     -         
x_result_1_0_iv_0[16]                                               Net                                         -              -       -         -           1         
lm32_inst.LM32.cpu.load_store_unit.dcache.x_result_1_0_iv_4[16]     ORCALUT4                                    C              In      0.000     0.523 r     -         
lm32_inst.LM32.cpu.load_store_unit.dcache.x_result_1_0_iv_4[16]     ORCALUT4                                    Z              Out     0.608     1.131 r     -         
x_result_1_0_iv_4[16]                                               Net                                         -              -       -         -           3         
lm32_inst.LM32.cpu.bypass_data_1_am[16]                             ORCALUT4                                    D              In      0.000     1.131 r     -         
lm32_inst.LM32.cpu.bypass_data_1_am[16]                             ORCALUT4                                    Z              Out     0.523     1.654 r     -         
bypass_data_1_am[16]                                                Net                                         -              -       -         -           1         
lm32_inst.LM32.cpu.bypass_data_1[16]                                PFUMX                                       BLUT           In      0.000     1.654 r     -         
lm32_inst.LM32.cpu.bypass_data_1[16]                                PFUMX                                       Z              Out     0.367     2.021 r     -         
bypass_data_1[16]                                                   Net                                         -              -       -         -           2         
lm32_inst.LM32.cpu.decoder.d_result_1_1_0_RNO[16]                   ORCALUT4                                    A              In      0.000     2.021 r     -         
lm32_inst.LM32.cpu.decoder.d_result_1_1_0_RNO[16]                   ORCALUT4                                    Z              Out     0.523     2.544 r     -         
N_412                                                               Net                                         -              -       -         -           1         
lm32_inst.LM32.cpu.decoder.d_result_1_1_0[16]                       ORCALUT4                                    C              In      0.000     2.544 r     -         
lm32_inst.LM32.cpu.decoder.d_result_1_1_0[16]                       ORCALUT4                                    Z              Out     0.168     2.712 r     -         
d_result_1[16]                                                      Net                                         -              -       -         -           4         
lm32_inst.LM32.cpu.mc_arithmetic.b[16]                              FD1P3DX                                     D              In      0.000     2.712 r     -         
=======================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:26s; Memory used current: 251MB peak: 289MB)


Finished timing report (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:26s; Memory used current: 251MB peak: 289MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-8

Register bits: 1608 of 83640 (2%)
PIC Latch:       0
I/O cells:       10
Block Rams : 12 of 208 (5%)

DSP primitives:       6 of 234 (2%)

Details:
ALU54B:         2
CCU2C:          140
DP16KD:         10
DPR16X4C:       32
FD1P3AX:        32
FD1P3BX:        50
FD1P3DX:        1068
FD1S3AX:        162
FD1S3AY:        1
FD1S3DX:        203
FD1S3IX:        84
GSR:            1
IB:             2
INV:            8
MULT18X18D:     4
OB:             8
OFS1P3DX:       8
ORCALUT4:       2610
PDPW16KD:       2
PFUMX:          242
PUR:            1
VHI:            43
VLO:            43
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:26s; Memory used current: 84MB peak: 289MB)

Process took 0h:00m:31s realtime, 0h:00m:26s cputime
# Sat Dec  4 12:04:29 2021

###########################################################]
