// Seed: 3272925167
module module_0 ();
  wire id_2;
  assign id_1 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1,
    output tri0 id_2,
    input  wand id_3,
    input  wand id_4
);
  assign id_0 = id_4 == (id_3);
  assign id_1 = id_3;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  task id_15(output id_16);
    output id_17, id_18;
    input id_19;
  endtask
  assign {id_19, id_5, id_16} = -1;
  assign id_1 = id_10;
  tri id_20 = -1;
  assign id_17 = id_1;
  module_0 modCall_1 ();
  final id_16 <= id_15;
  wire id_21;
  initial wait (-1) id_13 = 1'b0;
  wire id_22, id_23, id_24, id_25;
  wire id_26, id_27, id_28;
endmodule
