// Seed: 25583968
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  reg id_3, id_4, id_5, id_6, id_7;
  wire id_8;
  always begin : LABEL_0
    id_4 <= "";
  end
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri0 id_6,
    output tri  id_7
);
  assign id_3 = 1;
  assign id_7 = 1;
  always @(posedge -1) id_1 = id_0;
  tri id_9 = 1;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_6 = 0;
  wire id_10, id_11;
endmodule
