0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.sim/sim_1/synth/timing/xsim/testRxUart_time_synth.v,1637263648,verilog,,,,glbl;testRxUart,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sim_1/imports/Downloads/TestBaudRateGenerate.v,1635613442,verilog,,,,TestBaudRateGenerator,,,,,,,,
