<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library,Library/Qsys Interconnect" />
 <window width="2092" height="1195" x="-1" y="25" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
