# do uart_tx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_2/t2a_uart/uart_tx/code {/home/eyantra/Documents/Task_2/t2a_uart/uart_tx/code/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:43 on Oct 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_2/t2a_uart/uart_tx/code" /home/eyantra/Documents/Task_2/t2a_uart/uart_tx/code/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 11:43:43 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_2/t2a_uart/uart_tx/.test {/home/eyantra/Documents/Task_2/t2a_uart/uart_tx/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:43 on Oct 31,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_2/t2a_uart/uart_tx/.test" /home/eyantra/Documents/Task_2/t2a_uart/uart_tx/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:43:43 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:43:43 on Oct 31,2024
# Loading work.tb
# Loading work.uart_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500000 ns
# No errors encountered, congratulations!
# ** Note: $stop    : /home/eyantra/Documents/Task_2/t2a_uart/uart_tx/.test/tb.v(129)
#    Time: 499040 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /home/eyantra/Documents/Task_2/t2a_uart/uart_tx/.test/tb.v line 129
# couldn't load file "/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./uart_tx_run_msim_rtl_verilog.do line 17
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 500000 ns"
# 
# stdin: <EOF>
# End time: 11:44:23 on Oct 31,2024, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
