/**
 * \file IfxDom_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SRI/V0.2.1.1.8
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dom_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Dom_Registers
 * 
 */
#ifndef IFXDOM_BF_H
#define IFXDOM_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dom_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_DOM_SCICTRL_PECON_Bits.PEEN */
#define IFX_DOM_SCICTRL_PECON_PEEN_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PECON_Bits.PEEN */
#define IFX_DOM_SCICTRL_PECON_PEEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PECON_Bits.PEEN */
#define IFX_DOM_SCICTRL_PECON_PEEN_OFF (0u)

/** \brief Length for Ifx_DOM_SCICTRL_PECON_Bits.SETPE */
#define IFX_DOM_SCICTRL_PECON_SETPE_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PECON_Bits.SETPE */
#define IFX_DOM_SCICTRL_PECON_SETPE_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PECON_Bits.SETPE */
#define IFX_DOM_SCICTRL_PECON_SETPE_OFF (2u)

/** \brief Length for Ifx_DOM_SCICTRL_PECON_Bits.PEACK */
#define IFX_DOM_SCICTRL_PECON_PEACK_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PECON_Bits.PEACK */
#define IFX_DOM_SCICTRL_PECON_PEACK_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PECON_Bits.PEACK */
#define IFX_DOM_SCICTRL_PECON_PEACK_OFF (4u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI0_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI0_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI0_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI0_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI0_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI0_P_OFF (0u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI1_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI1_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI1_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI1_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI1_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI1_P_OFF (1u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI2_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI2_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI2_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI2_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI2_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI2_P_OFF (2u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI3_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI3_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI3_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI3_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI3_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI3_P_OFF (3u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI4_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI4_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI4_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI4_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI4_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI4_P_OFF (4u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI5_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI5_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI5_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI5_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI5_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI5_P_OFF (5u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI6_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI6_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI6_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI6_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI6_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI6_P_OFF (6u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI7_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI7_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI7_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI7_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI7_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI7_P_OFF (7u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI8_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI8_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI8_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI8_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI8_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI8_P_OFF (8u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI9_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI9_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI9_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI9_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI9_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI9_P_OFF (9u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI10_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI10_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI10_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI10_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI10_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI10_P_OFF (10u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI11_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI11_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI11_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI11_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI11_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI11_P_OFF (11u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI12_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI12_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI12_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI12_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI12_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI12_P_OFF (12u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI13_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI13_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI13_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI13_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI13_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI13_P_OFF (13u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI14_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI14_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI14_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI14_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI14_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI14_P_OFF (14u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI15_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI15_P_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI15_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI15_P_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.MCI15_P */
#define IFX_DOM_SCICTRL_PRIORITY_MCI15_P_OFF (15u)

/** \brief Length for Ifx_DOM_SCICTRL_PRIORITY_Bits.HPRS */
#define IFX_DOM_SCICTRL_PRIORITY_HPRS_LEN (4u)

/** \brief Mask for Ifx_DOM_SCICTRL_PRIORITY_Bits.HPRS */
#define IFX_DOM_SCICTRL_PRIORITY_HPRS_MSK (0xfu)

/** \brief Offset for Ifx_DOM_SCICTRL_PRIORITY_Bits.HPRS */
#define IFX_DOM_SCICTRL_PRIORITY_HPRS_OFF (16u)

/** \brief Length for Ifx_DOM_SCICTRL_ERRADDR_Bits.ADDR */
#define IFX_DOM_SCICTRL_ERRADDR_ADDR_LEN (32u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERRADDR_Bits.ADDR */
#define IFX_DOM_SCICTRL_ERRADDR_ADDR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DOM_SCICTRL_ERRADDR_Bits.ADDR */
#define IFX_DOM_SCICTRL_ERRADDR_ADDR_OFF (0u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.RD_N */
#define IFX_DOM_SCICTRL_ERR_RD_N_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.RD_N */
#define IFX_DOM_SCICTRL_ERR_RD_N_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.RD_N */
#define IFX_DOM_SCICTRL_ERR_RD_N_OFF (0u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.WR_N */
#define IFX_DOM_SCICTRL_ERR_WR_N_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.WR_N */
#define IFX_DOM_SCICTRL_ERR_WR_N_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.WR_N */
#define IFX_DOM_SCICTRL_ERR_WR_N_OFF (1u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.SVM */
#define IFX_DOM_SCICTRL_ERR_SVM_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.SVM */
#define IFX_DOM_SCICTRL_ERR_SVM_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.SVM */
#define IFX_DOM_SCICTRL_ERR_SVM_OFF (2u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.LOCK_N */
#define IFX_DOM_SCICTRL_ERR_LOCK_N_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.LOCK_N */
#define IFX_DOM_SCICTRL_ERR_LOCK_N_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.LOCK_N */
#define IFX_DOM_SCICTRL_ERR_LOCK_N_OFF (3u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.OPC */
#define IFX_DOM_SCICTRL_ERR_OPC_LEN (3u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.OPC */
#define IFX_DOM_SCICTRL_ERR_OPC_MSK (0x7u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.OPC */
#define IFX_DOM_SCICTRL_ERR_OPC_OFF (4u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.SM */
#define IFX_DOM_SCICTRL_ERR_SM_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.SM */
#define IFX_DOM_SCICTRL_ERR_SM_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.SM */
#define IFX_DOM_SCICTRL_ERR_SM_OFF (7u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.TR_ID */
#define IFX_DOM_SCICTRL_ERR_TR_ID_LEN (8u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.TR_ID */
#define IFX_DOM_SCICTRL_ERR_TR_ID_MSK (0xffu)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.TR_ID */
#define IFX_DOM_SCICTRL_ERR_TR_ID_OFF (8u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.ADDR_EDC */
#define IFX_DOM_SCICTRL_ERR_ADDR_EDC_LEN (8u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.ADDR_EDC */
#define IFX_DOM_SCICTRL_ERR_ADDR_EDC_MSK (0xffu)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.ADDR_EDC */
#define IFX_DOM_SCICTRL_ERR_ADDR_EDC_OFF (16u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.PRS */
#define IFX_DOM_SCICTRL_ERR_PRS_LEN (3u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.PRS */
#define IFX_DOM_SCICTRL_ERR_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.PRS */
#define IFX_DOM_SCICTRL_ERR_PRS_OFF (24u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.PRS_EN */
#define IFX_DOM_SCICTRL_ERR_PRS_EN_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.PRS_EN */
#define IFX_DOM_SCICTRL_ERR_PRS_EN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.PRS_EN */
#define IFX_DOM_SCICTRL_ERR_PRS_EN_OFF (27u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.VM */
#define IFX_DOM_SCICTRL_ERR_VM_LEN (3u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.VM */
#define IFX_DOM_SCICTRL_ERR_VM_MSK (0x7u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.VM */
#define IFX_DOM_SCICTRL_ERR_VM_OFF (28u)

/** \brief Length for Ifx_DOM_SCICTRL_ERR_Bits.VM_EN */
#define IFX_DOM_SCICTRL_ERR_VM_EN_LEN (1u)

/** \brief Mask for Ifx_DOM_SCICTRL_ERR_Bits.VM_EN */
#define IFX_DOM_SCICTRL_ERR_VM_EN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_SCICTRL_ERR_Bits.VM_EN */
#define IFX_DOM_SCICTRL_ERR_VM_EN_OFF (31u)

/** \brief Length for Ifx_DOM_ID_Bits.MOD_REV */
#define IFX_DOM_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_DOM_ID_Bits.MOD_REV */
#define IFX_DOM_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_DOM_ID_Bits.MOD_REV */
#define IFX_DOM_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_DOM_ID_Bits.MOD_TYPE */
#define IFX_DOM_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_DOM_ID_Bits.MOD_TYPE */
#define IFX_DOM_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_DOM_ID_Bits.MOD_TYPE */
#define IFX_DOM_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_DOM_ID_Bits.MOD_NUM */
#define IFX_DOM_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_DOM_ID_Bits.MOD_NUM */
#define IFX_DOM_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_DOM_ID_Bits.MOD_NUM */
#define IFX_DOM_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI0 */
#define IFX_DOM_PESTAT_PESCI0_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI0 */
#define IFX_DOM_PESTAT_PESCI0_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI0 */
#define IFX_DOM_PESTAT_PESCI0_OFF (16u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI1 */
#define IFX_DOM_PESTAT_PESCI1_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI1 */
#define IFX_DOM_PESTAT_PESCI1_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI1 */
#define IFX_DOM_PESTAT_PESCI1_OFF (17u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI2 */
#define IFX_DOM_PESTAT_PESCI2_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI2 */
#define IFX_DOM_PESTAT_PESCI2_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI2 */
#define IFX_DOM_PESTAT_PESCI2_OFF (18u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI3 */
#define IFX_DOM_PESTAT_PESCI3_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI3 */
#define IFX_DOM_PESTAT_PESCI3_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI3 */
#define IFX_DOM_PESTAT_PESCI3_OFF (19u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI4 */
#define IFX_DOM_PESTAT_PESCI4_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI4 */
#define IFX_DOM_PESTAT_PESCI4_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI4 */
#define IFX_DOM_PESTAT_PESCI4_OFF (20u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI5 */
#define IFX_DOM_PESTAT_PESCI5_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI5 */
#define IFX_DOM_PESTAT_PESCI5_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI5 */
#define IFX_DOM_PESTAT_PESCI5_OFF (21u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI6 */
#define IFX_DOM_PESTAT_PESCI6_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI6 */
#define IFX_DOM_PESTAT_PESCI6_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI6 */
#define IFX_DOM_PESTAT_PESCI6_OFF (22u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI7 */
#define IFX_DOM_PESTAT_PESCI7_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI7 */
#define IFX_DOM_PESTAT_PESCI7_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI7 */
#define IFX_DOM_PESTAT_PESCI7_OFF (23u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI8 */
#define IFX_DOM_PESTAT_PESCI8_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI8 */
#define IFX_DOM_PESTAT_PESCI8_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI8 */
#define IFX_DOM_PESTAT_PESCI8_OFF (24u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI9 */
#define IFX_DOM_PESTAT_PESCI9_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI9 */
#define IFX_DOM_PESTAT_PESCI9_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI9 */
#define IFX_DOM_PESTAT_PESCI9_OFF (25u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI10 */
#define IFX_DOM_PESTAT_PESCI10_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI10 */
#define IFX_DOM_PESTAT_PESCI10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI10 */
#define IFX_DOM_PESTAT_PESCI10_OFF (26u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI11 */
#define IFX_DOM_PESTAT_PESCI11_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI11 */
#define IFX_DOM_PESTAT_PESCI11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI11 */
#define IFX_DOM_PESTAT_PESCI11_OFF (27u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI12 */
#define IFX_DOM_PESTAT_PESCI12_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI12 */
#define IFX_DOM_PESTAT_PESCI12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI12 */
#define IFX_DOM_PESTAT_PESCI12_OFF (28u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI13 */
#define IFX_DOM_PESTAT_PESCI13_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI13 */
#define IFX_DOM_PESTAT_PESCI13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI13 */
#define IFX_DOM_PESTAT_PESCI13_OFF (29u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI14 */
#define IFX_DOM_PESTAT_PESCI14_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI14 */
#define IFX_DOM_PESTAT_PESCI14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI14 */
#define IFX_DOM_PESTAT_PESCI14_OFF (30u)

/** \brief Length for Ifx_DOM_PESTAT_Bits.PESCI15 */
#define IFX_DOM_PESTAT_PESCI15_LEN (1u)

/** \brief Mask for Ifx_DOM_PESTAT_Bits.PESCI15 */
#define IFX_DOM_PESTAT_PESCI15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PESTAT_Bits.PESCI15 */
#define IFX_DOM_PESTAT_PESCI15_OFF (31u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI0 */
#define IFX_DOM_TIDSTAT_TIDSCI0_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI0 */
#define IFX_DOM_TIDSTAT_TIDSCI0_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI0 */
#define IFX_DOM_TIDSTAT_TIDSCI0_OFF (0u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI1 */
#define IFX_DOM_TIDSTAT_TIDSCI1_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI1 */
#define IFX_DOM_TIDSTAT_TIDSCI1_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI1 */
#define IFX_DOM_TIDSTAT_TIDSCI1_OFF (1u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI2 */
#define IFX_DOM_TIDSTAT_TIDSCI2_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI2 */
#define IFX_DOM_TIDSTAT_TIDSCI2_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI2 */
#define IFX_DOM_TIDSTAT_TIDSCI2_OFF (2u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI3 */
#define IFX_DOM_TIDSTAT_TIDSCI3_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI3 */
#define IFX_DOM_TIDSTAT_TIDSCI3_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI3 */
#define IFX_DOM_TIDSTAT_TIDSCI3_OFF (3u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI4 */
#define IFX_DOM_TIDSTAT_TIDSCI4_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI4 */
#define IFX_DOM_TIDSTAT_TIDSCI4_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI4 */
#define IFX_DOM_TIDSTAT_TIDSCI4_OFF (4u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI5 */
#define IFX_DOM_TIDSTAT_TIDSCI5_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI5 */
#define IFX_DOM_TIDSTAT_TIDSCI5_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI5 */
#define IFX_DOM_TIDSTAT_TIDSCI5_OFF (5u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI6 */
#define IFX_DOM_TIDSTAT_TIDSCI6_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI6 */
#define IFX_DOM_TIDSTAT_TIDSCI6_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI6 */
#define IFX_DOM_TIDSTAT_TIDSCI6_OFF (6u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI7 */
#define IFX_DOM_TIDSTAT_TIDSCI7_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI7 */
#define IFX_DOM_TIDSTAT_TIDSCI7_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI7 */
#define IFX_DOM_TIDSTAT_TIDSCI7_OFF (7u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI8 */
#define IFX_DOM_TIDSTAT_TIDSCI8_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI8 */
#define IFX_DOM_TIDSTAT_TIDSCI8_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI8 */
#define IFX_DOM_TIDSTAT_TIDSCI8_OFF (8u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI9 */
#define IFX_DOM_TIDSTAT_TIDSCI9_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI9 */
#define IFX_DOM_TIDSTAT_TIDSCI9_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI9 */
#define IFX_DOM_TIDSTAT_TIDSCI9_OFF (9u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI10 */
#define IFX_DOM_TIDSTAT_TIDSCI10_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI10 */
#define IFX_DOM_TIDSTAT_TIDSCI10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI10 */
#define IFX_DOM_TIDSTAT_TIDSCI10_OFF (10u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI11 */
#define IFX_DOM_TIDSTAT_TIDSCI11_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI11 */
#define IFX_DOM_TIDSTAT_TIDSCI11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI11 */
#define IFX_DOM_TIDSTAT_TIDSCI11_OFF (11u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI12 */
#define IFX_DOM_TIDSTAT_TIDSCI12_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI12 */
#define IFX_DOM_TIDSTAT_TIDSCI12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI12 */
#define IFX_DOM_TIDSTAT_TIDSCI12_OFF (12u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI13 */
#define IFX_DOM_TIDSTAT_TIDSCI13_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI13 */
#define IFX_DOM_TIDSTAT_TIDSCI13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI13 */
#define IFX_DOM_TIDSTAT_TIDSCI13_OFF (13u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI14 */
#define IFX_DOM_TIDSTAT_TIDSCI14_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI14 */
#define IFX_DOM_TIDSTAT_TIDSCI14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI14 */
#define IFX_DOM_TIDSTAT_TIDSCI14_OFF (14u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDSCI15 */
#define IFX_DOM_TIDSTAT_TIDSCI15_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDSCI15 */
#define IFX_DOM_TIDSTAT_TIDSCI15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDSCI15 */
#define IFX_DOM_TIDSTAT_TIDSCI15_OFF (15u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI0 */
#define IFX_DOM_TIDSTAT_TIDMCI0_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI0 */
#define IFX_DOM_TIDSTAT_TIDMCI0_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI0 */
#define IFX_DOM_TIDSTAT_TIDMCI0_OFF (16u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI1 */
#define IFX_DOM_TIDSTAT_TIDMCI1_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI1 */
#define IFX_DOM_TIDSTAT_TIDMCI1_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI1 */
#define IFX_DOM_TIDSTAT_TIDMCI1_OFF (17u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI2 */
#define IFX_DOM_TIDSTAT_TIDMCI2_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI2 */
#define IFX_DOM_TIDSTAT_TIDMCI2_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI2 */
#define IFX_DOM_TIDSTAT_TIDMCI2_OFF (18u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI3 */
#define IFX_DOM_TIDSTAT_TIDMCI3_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI3 */
#define IFX_DOM_TIDSTAT_TIDMCI3_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI3 */
#define IFX_DOM_TIDSTAT_TIDMCI3_OFF (19u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI4 */
#define IFX_DOM_TIDSTAT_TIDMCI4_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI4 */
#define IFX_DOM_TIDSTAT_TIDMCI4_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI4 */
#define IFX_DOM_TIDSTAT_TIDMCI4_OFF (20u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI5 */
#define IFX_DOM_TIDSTAT_TIDMCI5_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI5 */
#define IFX_DOM_TIDSTAT_TIDMCI5_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI5 */
#define IFX_DOM_TIDSTAT_TIDMCI5_OFF (21u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI6 */
#define IFX_DOM_TIDSTAT_TIDMCI6_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI6 */
#define IFX_DOM_TIDSTAT_TIDMCI6_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI6 */
#define IFX_DOM_TIDSTAT_TIDMCI6_OFF (22u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI7 */
#define IFX_DOM_TIDSTAT_TIDMCI7_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI7 */
#define IFX_DOM_TIDSTAT_TIDMCI7_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI7 */
#define IFX_DOM_TIDSTAT_TIDMCI7_OFF (23u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI8 */
#define IFX_DOM_TIDSTAT_TIDMCI8_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI8 */
#define IFX_DOM_TIDSTAT_TIDMCI8_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI8 */
#define IFX_DOM_TIDSTAT_TIDMCI8_OFF (24u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI9 */
#define IFX_DOM_TIDSTAT_TIDMCI9_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI9 */
#define IFX_DOM_TIDSTAT_TIDMCI9_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI9 */
#define IFX_DOM_TIDSTAT_TIDMCI9_OFF (25u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI10 */
#define IFX_DOM_TIDSTAT_TIDMCI10_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI10 */
#define IFX_DOM_TIDSTAT_TIDMCI10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI10 */
#define IFX_DOM_TIDSTAT_TIDMCI10_OFF (26u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI11 */
#define IFX_DOM_TIDSTAT_TIDMCI11_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI11 */
#define IFX_DOM_TIDSTAT_TIDMCI11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI11 */
#define IFX_DOM_TIDSTAT_TIDMCI11_OFF (27u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI12 */
#define IFX_DOM_TIDSTAT_TIDMCI12_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI12 */
#define IFX_DOM_TIDSTAT_TIDMCI12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI12 */
#define IFX_DOM_TIDSTAT_TIDMCI12_OFF (28u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI13 */
#define IFX_DOM_TIDSTAT_TIDMCI13_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI13 */
#define IFX_DOM_TIDSTAT_TIDMCI13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI13 */
#define IFX_DOM_TIDSTAT_TIDMCI13_OFF (29u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI14 */
#define IFX_DOM_TIDSTAT_TIDMCI14_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI14 */
#define IFX_DOM_TIDSTAT_TIDMCI14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI14 */
#define IFX_DOM_TIDSTAT_TIDMCI14_OFF (30u)

/** \brief Length for Ifx_DOM_TIDSTAT_Bits.TIDMCI15 */
#define IFX_DOM_TIDSTAT_TIDMCI15_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDSTAT_Bits.TIDMCI15 */
#define IFX_DOM_TIDSTAT_TIDMCI15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDSTAT_Bits.TIDMCI15 */
#define IFX_DOM_TIDSTAT_TIDMCI15_OFF (31u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI0 */
#define IFX_DOM_TIDEN_ENSCI0_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI0 */
#define IFX_DOM_TIDEN_ENSCI0_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI0 */
#define IFX_DOM_TIDEN_ENSCI0_OFF (0u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI1 */
#define IFX_DOM_TIDEN_ENSCI1_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI1 */
#define IFX_DOM_TIDEN_ENSCI1_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI1 */
#define IFX_DOM_TIDEN_ENSCI1_OFF (1u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI2 */
#define IFX_DOM_TIDEN_ENSCI2_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI2 */
#define IFX_DOM_TIDEN_ENSCI2_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI2 */
#define IFX_DOM_TIDEN_ENSCI2_OFF (2u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI3 */
#define IFX_DOM_TIDEN_ENSCI3_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI3 */
#define IFX_DOM_TIDEN_ENSCI3_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI3 */
#define IFX_DOM_TIDEN_ENSCI3_OFF (3u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI4 */
#define IFX_DOM_TIDEN_ENSCI4_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI4 */
#define IFX_DOM_TIDEN_ENSCI4_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI4 */
#define IFX_DOM_TIDEN_ENSCI4_OFF (4u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI5 */
#define IFX_DOM_TIDEN_ENSCI5_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI5 */
#define IFX_DOM_TIDEN_ENSCI5_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI5 */
#define IFX_DOM_TIDEN_ENSCI5_OFF (5u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI6 */
#define IFX_DOM_TIDEN_ENSCI6_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI6 */
#define IFX_DOM_TIDEN_ENSCI6_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI6 */
#define IFX_DOM_TIDEN_ENSCI6_OFF (6u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI7 */
#define IFX_DOM_TIDEN_ENSCI7_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI7 */
#define IFX_DOM_TIDEN_ENSCI7_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI7 */
#define IFX_DOM_TIDEN_ENSCI7_OFF (7u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI8 */
#define IFX_DOM_TIDEN_ENSCI8_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI8 */
#define IFX_DOM_TIDEN_ENSCI8_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI8 */
#define IFX_DOM_TIDEN_ENSCI8_OFF (8u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI9 */
#define IFX_DOM_TIDEN_ENSCI9_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI9 */
#define IFX_DOM_TIDEN_ENSCI9_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI9 */
#define IFX_DOM_TIDEN_ENSCI9_OFF (9u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI10 */
#define IFX_DOM_TIDEN_ENSCI10_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI10 */
#define IFX_DOM_TIDEN_ENSCI10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI10 */
#define IFX_DOM_TIDEN_ENSCI10_OFF (10u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI11 */
#define IFX_DOM_TIDEN_ENSCI11_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI11 */
#define IFX_DOM_TIDEN_ENSCI11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI11 */
#define IFX_DOM_TIDEN_ENSCI11_OFF (11u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI12 */
#define IFX_DOM_TIDEN_ENSCI12_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI12 */
#define IFX_DOM_TIDEN_ENSCI12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI12 */
#define IFX_DOM_TIDEN_ENSCI12_OFF (12u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI13 */
#define IFX_DOM_TIDEN_ENSCI13_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI13 */
#define IFX_DOM_TIDEN_ENSCI13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI13 */
#define IFX_DOM_TIDEN_ENSCI13_OFF (13u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI14 */
#define IFX_DOM_TIDEN_ENSCI14_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI14 */
#define IFX_DOM_TIDEN_ENSCI14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI14 */
#define IFX_DOM_TIDEN_ENSCI14_OFF (14u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENSCI15 */
#define IFX_DOM_TIDEN_ENSCI15_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENSCI15 */
#define IFX_DOM_TIDEN_ENSCI15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENSCI15 */
#define IFX_DOM_TIDEN_ENSCI15_OFF (15u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI0 */
#define IFX_DOM_TIDEN_ENMCI0_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI0 */
#define IFX_DOM_TIDEN_ENMCI0_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI0 */
#define IFX_DOM_TIDEN_ENMCI0_OFF (16u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI1 */
#define IFX_DOM_TIDEN_ENMCI1_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI1 */
#define IFX_DOM_TIDEN_ENMCI1_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI1 */
#define IFX_DOM_TIDEN_ENMCI1_OFF (17u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI2 */
#define IFX_DOM_TIDEN_ENMCI2_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI2 */
#define IFX_DOM_TIDEN_ENMCI2_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI2 */
#define IFX_DOM_TIDEN_ENMCI2_OFF (18u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI3 */
#define IFX_DOM_TIDEN_ENMCI3_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI3 */
#define IFX_DOM_TIDEN_ENMCI3_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI3 */
#define IFX_DOM_TIDEN_ENMCI3_OFF (19u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI4 */
#define IFX_DOM_TIDEN_ENMCI4_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI4 */
#define IFX_DOM_TIDEN_ENMCI4_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI4 */
#define IFX_DOM_TIDEN_ENMCI4_OFF (20u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI5 */
#define IFX_DOM_TIDEN_ENMCI5_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI5 */
#define IFX_DOM_TIDEN_ENMCI5_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI5 */
#define IFX_DOM_TIDEN_ENMCI5_OFF (21u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI6 */
#define IFX_DOM_TIDEN_ENMCI6_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI6 */
#define IFX_DOM_TIDEN_ENMCI6_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI6 */
#define IFX_DOM_TIDEN_ENMCI6_OFF (22u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI7 */
#define IFX_DOM_TIDEN_ENMCI7_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI7 */
#define IFX_DOM_TIDEN_ENMCI7_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI7 */
#define IFX_DOM_TIDEN_ENMCI7_OFF (23u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI8 */
#define IFX_DOM_TIDEN_ENMCI8_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI8 */
#define IFX_DOM_TIDEN_ENMCI8_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI8 */
#define IFX_DOM_TIDEN_ENMCI8_OFF (24u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI9 */
#define IFX_DOM_TIDEN_ENMCI9_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI9 */
#define IFX_DOM_TIDEN_ENMCI9_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI9 */
#define IFX_DOM_TIDEN_ENMCI9_OFF (25u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI10 */
#define IFX_DOM_TIDEN_ENMCI10_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI10 */
#define IFX_DOM_TIDEN_ENMCI10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI10 */
#define IFX_DOM_TIDEN_ENMCI10_OFF (26u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI11 */
#define IFX_DOM_TIDEN_ENMCI11_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI11 */
#define IFX_DOM_TIDEN_ENMCI11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI11 */
#define IFX_DOM_TIDEN_ENMCI11_OFF (27u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI12 */
#define IFX_DOM_TIDEN_ENMCI12_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI12 */
#define IFX_DOM_TIDEN_ENMCI12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI12 */
#define IFX_DOM_TIDEN_ENMCI12_OFF (28u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI13 */
#define IFX_DOM_TIDEN_ENMCI13_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI13 */
#define IFX_DOM_TIDEN_ENMCI13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI13 */
#define IFX_DOM_TIDEN_ENMCI13_OFF (29u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI14 */
#define IFX_DOM_TIDEN_ENMCI14_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI14 */
#define IFX_DOM_TIDEN_ENMCI14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI14 */
#define IFX_DOM_TIDEN_ENMCI14_OFF (30u)

/** \brief Length for Ifx_DOM_TIDEN_Bits.ENMCI15 */
#define IFX_DOM_TIDEN_ENMCI15_LEN (1u)

/** \brief Mask for Ifx_DOM_TIDEN_Bits.ENMCI15 */
#define IFX_DOM_TIDEN_ENMCI15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_TIDEN_Bits.ENMCI15 */
#define IFX_DOM_TIDEN_ENMCI15_OFF (31u)

/** \brief Length for Ifx_DOM_BRCON_Bits.OLDAEN */
#define IFX_DOM_BRCON_OLDAEN_LEN (1u)

/** \brief Mask for Ifx_DOM_BRCON_Bits.OLDAEN */
#define IFX_DOM_BRCON_OLDAEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_BRCON_Bits.OLDAEN */
#define IFX_DOM_BRCON_OLDAEN_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN00 */
#define IFX_DOM_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN00 */
#define IFX_DOM_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN00 */
#define IFX_DOM_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN01 */
#define IFX_DOM_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN01 */
#define IFX_DOM_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN01 */
#define IFX_DOM_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN02 */
#define IFX_DOM_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN02 */
#define IFX_DOM_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN02 */
#define IFX_DOM_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN03 */
#define IFX_DOM_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN03 */
#define IFX_DOM_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN03 */
#define IFX_DOM_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN04 */
#define IFX_DOM_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN04 */
#define IFX_DOM_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN04 */
#define IFX_DOM_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN05 */
#define IFX_DOM_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN05 */
#define IFX_DOM_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN05 */
#define IFX_DOM_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN06 */
#define IFX_DOM_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN06 */
#define IFX_DOM_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN06 */
#define IFX_DOM_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN07 */
#define IFX_DOM_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN07 */
#define IFX_DOM_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN07 */
#define IFX_DOM_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN08 */
#define IFX_DOM_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN08 */
#define IFX_DOM_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN08 */
#define IFX_DOM_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN09 */
#define IFX_DOM_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN09 */
#define IFX_DOM_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN09 */
#define IFX_DOM_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN10 */
#define IFX_DOM_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN10 */
#define IFX_DOM_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN10 */
#define IFX_DOM_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN11 */
#define IFX_DOM_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN11 */
#define IFX_DOM_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN11 */
#define IFX_DOM_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN12 */
#define IFX_DOM_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN12 */
#define IFX_DOM_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN12 */
#define IFX_DOM_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN13 */
#define IFX_DOM_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN13 */
#define IFX_DOM_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN13 */
#define IFX_DOM_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN14 */
#define IFX_DOM_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN14 */
#define IFX_DOM_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN14 */
#define IFX_DOM_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN15 */
#define IFX_DOM_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN15 */
#define IFX_DOM_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN15 */
#define IFX_DOM_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN16 */
#define IFX_DOM_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN16 */
#define IFX_DOM_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN16 */
#define IFX_DOM_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN17 */
#define IFX_DOM_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN17 */
#define IFX_DOM_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN17 */
#define IFX_DOM_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN18 */
#define IFX_DOM_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN18 */
#define IFX_DOM_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN18 */
#define IFX_DOM_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN19 */
#define IFX_DOM_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN19 */
#define IFX_DOM_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN19 */
#define IFX_DOM_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN20 */
#define IFX_DOM_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN20 */
#define IFX_DOM_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN20 */
#define IFX_DOM_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN21 */
#define IFX_DOM_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN21 */
#define IFX_DOM_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN21 */
#define IFX_DOM_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN22 */
#define IFX_DOM_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN22 */
#define IFX_DOM_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN22 */
#define IFX_DOM_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN23 */
#define IFX_DOM_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN23 */
#define IFX_DOM_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN23 */
#define IFX_DOM_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN24 */
#define IFX_DOM_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN24 */
#define IFX_DOM_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN24 */
#define IFX_DOM_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN25 */
#define IFX_DOM_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN25 */
#define IFX_DOM_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN25 */
#define IFX_DOM_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN26 */
#define IFX_DOM_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN26 */
#define IFX_DOM_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN26 */
#define IFX_DOM_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN27 */
#define IFX_DOM_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN27 */
#define IFX_DOM_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN27 */
#define IFX_DOM_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN28 */
#define IFX_DOM_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN28 */
#define IFX_DOM_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN28 */
#define IFX_DOM_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN29 */
#define IFX_DOM_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN29 */
#define IFX_DOM_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN29 */
#define IFX_DOM_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN30 */
#define IFX_DOM_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN30 */
#define IFX_DOM_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN30 */
#define IFX_DOM_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_DOM_ACCEN_WRA_Bits.EN31 */
#define IFX_DOM_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRA_Bits.EN31 */
#define IFX_DOM_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRA_Bits.EN31 */
#define IFX_DOM_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN32 */
#define IFX_DOM_ACCEN_WRB_EN32_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN32 */
#define IFX_DOM_ACCEN_WRB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN32 */
#define IFX_DOM_ACCEN_WRB_EN32_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN33 */
#define IFX_DOM_ACCEN_WRB_EN33_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN33 */
#define IFX_DOM_ACCEN_WRB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN33 */
#define IFX_DOM_ACCEN_WRB_EN33_OFF (1u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN34 */
#define IFX_DOM_ACCEN_WRB_EN34_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN34 */
#define IFX_DOM_ACCEN_WRB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN34 */
#define IFX_DOM_ACCEN_WRB_EN34_OFF (2u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN35 */
#define IFX_DOM_ACCEN_WRB_EN35_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN35 */
#define IFX_DOM_ACCEN_WRB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN35 */
#define IFX_DOM_ACCEN_WRB_EN35_OFF (3u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN36 */
#define IFX_DOM_ACCEN_WRB_EN36_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN36 */
#define IFX_DOM_ACCEN_WRB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN36 */
#define IFX_DOM_ACCEN_WRB_EN36_OFF (4u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN37 */
#define IFX_DOM_ACCEN_WRB_EN37_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN37 */
#define IFX_DOM_ACCEN_WRB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN37 */
#define IFX_DOM_ACCEN_WRB_EN37_OFF (5u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN38 */
#define IFX_DOM_ACCEN_WRB_EN38_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN38 */
#define IFX_DOM_ACCEN_WRB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN38 */
#define IFX_DOM_ACCEN_WRB_EN38_OFF (6u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN39 */
#define IFX_DOM_ACCEN_WRB_EN39_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN39 */
#define IFX_DOM_ACCEN_WRB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN39 */
#define IFX_DOM_ACCEN_WRB_EN39_OFF (7u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN40 */
#define IFX_DOM_ACCEN_WRB_EN40_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN40 */
#define IFX_DOM_ACCEN_WRB_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN40 */
#define IFX_DOM_ACCEN_WRB_EN40_OFF (8u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN41 */
#define IFX_DOM_ACCEN_WRB_EN41_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN41 */
#define IFX_DOM_ACCEN_WRB_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN41 */
#define IFX_DOM_ACCEN_WRB_EN41_OFF (9u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN42 */
#define IFX_DOM_ACCEN_WRB_EN42_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN42 */
#define IFX_DOM_ACCEN_WRB_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN42 */
#define IFX_DOM_ACCEN_WRB_EN42_OFF (10u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN43 */
#define IFX_DOM_ACCEN_WRB_EN43_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN43 */
#define IFX_DOM_ACCEN_WRB_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN43 */
#define IFX_DOM_ACCEN_WRB_EN43_OFF (11u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN44 */
#define IFX_DOM_ACCEN_WRB_EN44_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN44 */
#define IFX_DOM_ACCEN_WRB_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN44 */
#define IFX_DOM_ACCEN_WRB_EN44_OFF (12u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN45 */
#define IFX_DOM_ACCEN_WRB_EN45_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN45 */
#define IFX_DOM_ACCEN_WRB_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN45 */
#define IFX_DOM_ACCEN_WRB_EN45_OFF (13u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN46 */
#define IFX_DOM_ACCEN_WRB_EN46_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN46 */
#define IFX_DOM_ACCEN_WRB_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN46 */
#define IFX_DOM_ACCEN_WRB_EN46_OFF (14u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN47 */
#define IFX_DOM_ACCEN_WRB_EN47_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN47 */
#define IFX_DOM_ACCEN_WRB_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN47 */
#define IFX_DOM_ACCEN_WRB_EN47_OFF (15u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN48 */
#define IFX_DOM_ACCEN_WRB_EN48_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN48 */
#define IFX_DOM_ACCEN_WRB_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN48 */
#define IFX_DOM_ACCEN_WRB_EN48_OFF (16u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN49 */
#define IFX_DOM_ACCEN_WRB_EN49_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN49 */
#define IFX_DOM_ACCEN_WRB_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN49 */
#define IFX_DOM_ACCEN_WRB_EN49_OFF (17u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN50 */
#define IFX_DOM_ACCEN_WRB_EN50_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN50 */
#define IFX_DOM_ACCEN_WRB_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN50 */
#define IFX_DOM_ACCEN_WRB_EN50_OFF (18u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN51 */
#define IFX_DOM_ACCEN_WRB_EN51_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN51 */
#define IFX_DOM_ACCEN_WRB_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN51 */
#define IFX_DOM_ACCEN_WRB_EN51_OFF (19u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN52 */
#define IFX_DOM_ACCEN_WRB_EN52_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN52 */
#define IFX_DOM_ACCEN_WRB_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN52 */
#define IFX_DOM_ACCEN_WRB_EN52_OFF (20u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN53 */
#define IFX_DOM_ACCEN_WRB_EN53_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN53 */
#define IFX_DOM_ACCEN_WRB_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN53 */
#define IFX_DOM_ACCEN_WRB_EN53_OFF (21u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN54 */
#define IFX_DOM_ACCEN_WRB_EN54_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN54 */
#define IFX_DOM_ACCEN_WRB_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN54 */
#define IFX_DOM_ACCEN_WRB_EN54_OFF (22u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN55 */
#define IFX_DOM_ACCEN_WRB_EN55_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN55 */
#define IFX_DOM_ACCEN_WRB_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN55 */
#define IFX_DOM_ACCEN_WRB_EN55_OFF (23u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN56 */
#define IFX_DOM_ACCEN_WRB_EN56_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN56 */
#define IFX_DOM_ACCEN_WRB_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN56 */
#define IFX_DOM_ACCEN_WRB_EN56_OFF (24u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN57 */
#define IFX_DOM_ACCEN_WRB_EN57_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN57 */
#define IFX_DOM_ACCEN_WRB_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN57 */
#define IFX_DOM_ACCEN_WRB_EN57_OFF (25u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN58 */
#define IFX_DOM_ACCEN_WRB_EN58_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN58 */
#define IFX_DOM_ACCEN_WRB_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN58 */
#define IFX_DOM_ACCEN_WRB_EN58_OFF (26u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN59 */
#define IFX_DOM_ACCEN_WRB_EN59_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN59 */
#define IFX_DOM_ACCEN_WRB_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN59 */
#define IFX_DOM_ACCEN_WRB_EN59_OFF (27u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN60 */
#define IFX_DOM_ACCEN_WRB_EN60_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN60 */
#define IFX_DOM_ACCEN_WRB_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN60 */
#define IFX_DOM_ACCEN_WRB_EN60_OFF (28u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN61 */
#define IFX_DOM_ACCEN_WRB_EN61_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN61 */
#define IFX_DOM_ACCEN_WRB_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN61 */
#define IFX_DOM_ACCEN_WRB_EN61_OFF (29u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN62 */
#define IFX_DOM_ACCEN_WRB_EN62_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN62 */
#define IFX_DOM_ACCEN_WRB_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN62 */
#define IFX_DOM_ACCEN_WRB_EN62_OFF (30u)

/** \brief Length for Ifx_DOM_ACCEN_WRB_Bits.EN63 */
#define IFX_DOM_ACCEN_WRB_EN63_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_WRB_Bits.EN63 */
#define IFX_DOM_ACCEN_WRB_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_WRB_Bits.EN63 */
#define IFX_DOM_ACCEN_WRB_EN63_OFF (31u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN00 */
#define IFX_DOM_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN00 */
#define IFX_DOM_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN00 */
#define IFX_DOM_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN01 */
#define IFX_DOM_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN01 */
#define IFX_DOM_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN01 */
#define IFX_DOM_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN02 */
#define IFX_DOM_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN02 */
#define IFX_DOM_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN02 */
#define IFX_DOM_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN03 */
#define IFX_DOM_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN03 */
#define IFX_DOM_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN03 */
#define IFX_DOM_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN04 */
#define IFX_DOM_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN04 */
#define IFX_DOM_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN04 */
#define IFX_DOM_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN05 */
#define IFX_DOM_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN05 */
#define IFX_DOM_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN05 */
#define IFX_DOM_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN06 */
#define IFX_DOM_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN06 */
#define IFX_DOM_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN06 */
#define IFX_DOM_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN07 */
#define IFX_DOM_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN07 */
#define IFX_DOM_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN07 */
#define IFX_DOM_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN08 */
#define IFX_DOM_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN08 */
#define IFX_DOM_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN08 */
#define IFX_DOM_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN09 */
#define IFX_DOM_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN09 */
#define IFX_DOM_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN09 */
#define IFX_DOM_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN10 */
#define IFX_DOM_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN10 */
#define IFX_DOM_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN10 */
#define IFX_DOM_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN11 */
#define IFX_DOM_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN11 */
#define IFX_DOM_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN11 */
#define IFX_DOM_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN12 */
#define IFX_DOM_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN12 */
#define IFX_DOM_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN12 */
#define IFX_DOM_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN13 */
#define IFX_DOM_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN13 */
#define IFX_DOM_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN13 */
#define IFX_DOM_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN14 */
#define IFX_DOM_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN14 */
#define IFX_DOM_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN14 */
#define IFX_DOM_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN15 */
#define IFX_DOM_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN15 */
#define IFX_DOM_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN15 */
#define IFX_DOM_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN16 */
#define IFX_DOM_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN16 */
#define IFX_DOM_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN16 */
#define IFX_DOM_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN17 */
#define IFX_DOM_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN17 */
#define IFX_DOM_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN17 */
#define IFX_DOM_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN18 */
#define IFX_DOM_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN18 */
#define IFX_DOM_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN18 */
#define IFX_DOM_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN19 */
#define IFX_DOM_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN19 */
#define IFX_DOM_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN19 */
#define IFX_DOM_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN20 */
#define IFX_DOM_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN20 */
#define IFX_DOM_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN20 */
#define IFX_DOM_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN21 */
#define IFX_DOM_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN21 */
#define IFX_DOM_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN21 */
#define IFX_DOM_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN22 */
#define IFX_DOM_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN22 */
#define IFX_DOM_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN22 */
#define IFX_DOM_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN23 */
#define IFX_DOM_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN23 */
#define IFX_DOM_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN23 */
#define IFX_DOM_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN24 */
#define IFX_DOM_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN24 */
#define IFX_DOM_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN24 */
#define IFX_DOM_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN25 */
#define IFX_DOM_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN25 */
#define IFX_DOM_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN25 */
#define IFX_DOM_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN26 */
#define IFX_DOM_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN26 */
#define IFX_DOM_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN26 */
#define IFX_DOM_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN27 */
#define IFX_DOM_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN27 */
#define IFX_DOM_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN27 */
#define IFX_DOM_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN28 */
#define IFX_DOM_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN28 */
#define IFX_DOM_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN28 */
#define IFX_DOM_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN29 */
#define IFX_DOM_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN29 */
#define IFX_DOM_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN29 */
#define IFX_DOM_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN30 */
#define IFX_DOM_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN30 */
#define IFX_DOM_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN30 */
#define IFX_DOM_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_DOM_ACCEN_RDA_Bits.EN31 */
#define IFX_DOM_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDA_Bits.EN31 */
#define IFX_DOM_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDA_Bits.EN31 */
#define IFX_DOM_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN32 */
#define IFX_DOM_ACCEN_RDB_EN32_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN32 */
#define IFX_DOM_ACCEN_RDB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN32 */
#define IFX_DOM_ACCEN_RDB_EN32_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN33 */
#define IFX_DOM_ACCEN_RDB_EN33_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN33 */
#define IFX_DOM_ACCEN_RDB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN33 */
#define IFX_DOM_ACCEN_RDB_EN33_OFF (1u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN34 */
#define IFX_DOM_ACCEN_RDB_EN34_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN34 */
#define IFX_DOM_ACCEN_RDB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN34 */
#define IFX_DOM_ACCEN_RDB_EN34_OFF (2u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN35 */
#define IFX_DOM_ACCEN_RDB_EN35_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN35 */
#define IFX_DOM_ACCEN_RDB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN35 */
#define IFX_DOM_ACCEN_RDB_EN35_OFF (3u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN36 */
#define IFX_DOM_ACCEN_RDB_EN36_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN36 */
#define IFX_DOM_ACCEN_RDB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN36 */
#define IFX_DOM_ACCEN_RDB_EN36_OFF (4u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN37 */
#define IFX_DOM_ACCEN_RDB_EN37_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN37 */
#define IFX_DOM_ACCEN_RDB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN37 */
#define IFX_DOM_ACCEN_RDB_EN37_OFF (5u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN38 */
#define IFX_DOM_ACCEN_RDB_EN38_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN38 */
#define IFX_DOM_ACCEN_RDB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN38 */
#define IFX_DOM_ACCEN_RDB_EN38_OFF (6u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN39 */
#define IFX_DOM_ACCEN_RDB_EN39_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN39 */
#define IFX_DOM_ACCEN_RDB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN39 */
#define IFX_DOM_ACCEN_RDB_EN39_OFF (7u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN40 */
#define IFX_DOM_ACCEN_RDB_EN40_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN40 */
#define IFX_DOM_ACCEN_RDB_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN40 */
#define IFX_DOM_ACCEN_RDB_EN40_OFF (8u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN41 */
#define IFX_DOM_ACCEN_RDB_EN41_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN41 */
#define IFX_DOM_ACCEN_RDB_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN41 */
#define IFX_DOM_ACCEN_RDB_EN41_OFF (9u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN42 */
#define IFX_DOM_ACCEN_RDB_EN42_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN42 */
#define IFX_DOM_ACCEN_RDB_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN42 */
#define IFX_DOM_ACCEN_RDB_EN42_OFF (10u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN43 */
#define IFX_DOM_ACCEN_RDB_EN43_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN43 */
#define IFX_DOM_ACCEN_RDB_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN43 */
#define IFX_DOM_ACCEN_RDB_EN43_OFF (11u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN44 */
#define IFX_DOM_ACCEN_RDB_EN44_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN44 */
#define IFX_DOM_ACCEN_RDB_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN44 */
#define IFX_DOM_ACCEN_RDB_EN44_OFF (12u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN45 */
#define IFX_DOM_ACCEN_RDB_EN45_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN45 */
#define IFX_DOM_ACCEN_RDB_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN45 */
#define IFX_DOM_ACCEN_RDB_EN45_OFF (13u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN46 */
#define IFX_DOM_ACCEN_RDB_EN46_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN46 */
#define IFX_DOM_ACCEN_RDB_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN46 */
#define IFX_DOM_ACCEN_RDB_EN46_OFF (14u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN47 */
#define IFX_DOM_ACCEN_RDB_EN47_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN47 */
#define IFX_DOM_ACCEN_RDB_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN47 */
#define IFX_DOM_ACCEN_RDB_EN47_OFF (15u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN48 */
#define IFX_DOM_ACCEN_RDB_EN48_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN48 */
#define IFX_DOM_ACCEN_RDB_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN48 */
#define IFX_DOM_ACCEN_RDB_EN48_OFF (16u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN49 */
#define IFX_DOM_ACCEN_RDB_EN49_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN49 */
#define IFX_DOM_ACCEN_RDB_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN49 */
#define IFX_DOM_ACCEN_RDB_EN49_OFF (17u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN50 */
#define IFX_DOM_ACCEN_RDB_EN50_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN50 */
#define IFX_DOM_ACCEN_RDB_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN50 */
#define IFX_DOM_ACCEN_RDB_EN50_OFF (18u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN51 */
#define IFX_DOM_ACCEN_RDB_EN51_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN51 */
#define IFX_DOM_ACCEN_RDB_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN51 */
#define IFX_DOM_ACCEN_RDB_EN51_OFF (19u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN52 */
#define IFX_DOM_ACCEN_RDB_EN52_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN52 */
#define IFX_DOM_ACCEN_RDB_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN52 */
#define IFX_DOM_ACCEN_RDB_EN52_OFF (20u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN53 */
#define IFX_DOM_ACCEN_RDB_EN53_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN53 */
#define IFX_DOM_ACCEN_RDB_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN53 */
#define IFX_DOM_ACCEN_RDB_EN53_OFF (21u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN54 */
#define IFX_DOM_ACCEN_RDB_EN54_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN54 */
#define IFX_DOM_ACCEN_RDB_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN54 */
#define IFX_DOM_ACCEN_RDB_EN54_OFF (22u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN55 */
#define IFX_DOM_ACCEN_RDB_EN55_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN55 */
#define IFX_DOM_ACCEN_RDB_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN55 */
#define IFX_DOM_ACCEN_RDB_EN55_OFF (23u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN56 */
#define IFX_DOM_ACCEN_RDB_EN56_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN56 */
#define IFX_DOM_ACCEN_RDB_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN56 */
#define IFX_DOM_ACCEN_RDB_EN56_OFF (24u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN57 */
#define IFX_DOM_ACCEN_RDB_EN57_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN57 */
#define IFX_DOM_ACCEN_RDB_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN57 */
#define IFX_DOM_ACCEN_RDB_EN57_OFF (25u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN58 */
#define IFX_DOM_ACCEN_RDB_EN58_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN58 */
#define IFX_DOM_ACCEN_RDB_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN58 */
#define IFX_DOM_ACCEN_RDB_EN58_OFF (26u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN59 */
#define IFX_DOM_ACCEN_RDB_EN59_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN59 */
#define IFX_DOM_ACCEN_RDB_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN59 */
#define IFX_DOM_ACCEN_RDB_EN59_OFF (27u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN60 */
#define IFX_DOM_ACCEN_RDB_EN60_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN60 */
#define IFX_DOM_ACCEN_RDB_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN60 */
#define IFX_DOM_ACCEN_RDB_EN60_OFF (28u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN61 */
#define IFX_DOM_ACCEN_RDB_EN61_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN61 */
#define IFX_DOM_ACCEN_RDB_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN61 */
#define IFX_DOM_ACCEN_RDB_EN61_OFF (29u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN62 */
#define IFX_DOM_ACCEN_RDB_EN62_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN62 */
#define IFX_DOM_ACCEN_RDB_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN62 */
#define IFX_DOM_ACCEN_RDB_EN62_OFF (30u)

/** \brief Length for Ifx_DOM_ACCEN_RDB_Bits.EN63 */
#define IFX_DOM_ACCEN_RDB_EN63_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_RDB_Bits.EN63 */
#define IFX_DOM_ACCEN_RDB_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_RDB_Bits.EN63 */
#define IFX_DOM_ACCEN_RDB_EN63_OFF (31u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD00 */
#define IFX_DOM_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD00 */
#define IFX_DOM_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD00 */
#define IFX_DOM_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD01 */
#define IFX_DOM_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD01 */
#define IFX_DOM_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD01 */
#define IFX_DOM_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD02 */
#define IFX_DOM_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD02 */
#define IFX_DOM_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD02 */
#define IFX_DOM_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD03 */
#define IFX_DOM_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD03 */
#define IFX_DOM_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD03 */
#define IFX_DOM_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD04 */
#define IFX_DOM_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD04 */
#define IFX_DOM_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD04 */
#define IFX_DOM_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD05 */
#define IFX_DOM_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD05 */
#define IFX_DOM_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD05 */
#define IFX_DOM_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD06 */
#define IFX_DOM_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD06 */
#define IFX_DOM_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD06 */
#define IFX_DOM_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.RD07 */
#define IFX_DOM_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.RD07 */
#define IFX_DOM_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.RD07 */
#define IFX_DOM_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR00 */
#define IFX_DOM_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR00 */
#define IFX_DOM_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR00 */
#define IFX_DOM_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR01 */
#define IFX_DOM_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR01 */
#define IFX_DOM_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR01 */
#define IFX_DOM_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR02 */
#define IFX_DOM_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR02 */
#define IFX_DOM_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR02 */
#define IFX_DOM_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR03 */
#define IFX_DOM_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR03 */
#define IFX_DOM_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR03 */
#define IFX_DOM_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR04 */
#define IFX_DOM_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR04 */
#define IFX_DOM_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR04 */
#define IFX_DOM_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR05 */
#define IFX_DOM_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR05 */
#define IFX_DOM_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR05 */
#define IFX_DOM_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR06 */
#define IFX_DOM_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR06 */
#define IFX_DOM_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR06 */
#define IFX_DOM_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_DOM_ACCEN_VM_Bits.WR07 */
#define IFX_DOM_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_VM_Bits.WR07 */
#define IFX_DOM_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_VM_Bits.WR07 */
#define IFX_DOM_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD00 */
#define IFX_DOM_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD00 */
#define IFX_DOM_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD00 */
#define IFX_DOM_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD01 */
#define IFX_DOM_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD01 */
#define IFX_DOM_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD01 */
#define IFX_DOM_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD02 */
#define IFX_DOM_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD02 */
#define IFX_DOM_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD02 */
#define IFX_DOM_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD03 */
#define IFX_DOM_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD03 */
#define IFX_DOM_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD03 */
#define IFX_DOM_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD04 */
#define IFX_DOM_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD04 */
#define IFX_DOM_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD04 */
#define IFX_DOM_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD05 */
#define IFX_DOM_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD05 */
#define IFX_DOM_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD05 */
#define IFX_DOM_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD06 */
#define IFX_DOM_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD06 */
#define IFX_DOM_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD06 */
#define IFX_DOM_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.RD07 */
#define IFX_DOM_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.RD07 */
#define IFX_DOM_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.RD07 */
#define IFX_DOM_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR00 */
#define IFX_DOM_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR00 */
#define IFX_DOM_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR00 */
#define IFX_DOM_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR01 */
#define IFX_DOM_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR01 */
#define IFX_DOM_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR01 */
#define IFX_DOM_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR02 */
#define IFX_DOM_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR02 */
#define IFX_DOM_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR02 */
#define IFX_DOM_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR03 */
#define IFX_DOM_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR03 */
#define IFX_DOM_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR03 */
#define IFX_DOM_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR04 */
#define IFX_DOM_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR04 */
#define IFX_DOM_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR04 */
#define IFX_DOM_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR05 */
#define IFX_DOM_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR05 */
#define IFX_DOM_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR05 */
#define IFX_DOM_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR06 */
#define IFX_DOM_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR06 */
#define IFX_DOM_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR06 */
#define IFX_DOM_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_DOM_ACCEN_PRS_Bits.WR07 */
#define IFX_DOM_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_DOM_ACCEN_PRS_Bits.WR07 */
#define IFX_DOM_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_ACCEN_PRS_Bits.WR07 */
#define IFX_DOM_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_DOM_PROT_Bits.STATE */
#define IFX_DOM_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_DOM_PROT_Bits.STATE */
#define IFX_DOM_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_DOM_PROT_Bits.STATE */
#define IFX_DOM_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_DOM_PROT_Bits.SWEN */
#define IFX_DOM_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_DOM_PROT_Bits.SWEN */
#define IFX_DOM_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PROT_Bits.SWEN */
#define IFX_DOM_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_DOM_PROT_Bits.VM */
#define IFX_DOM_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_DOM_PROT_Bits.VM */
#define IFX_DOM_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_DOM_PROT_Bits.VM */
#define IFX_DOM_PROT_VM_OFF (16u)

/** \brief Length for Ifx_DOM_PROT_Bits.VMEN */
#define IFX_DOM_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_DOM_PROT_Bits.VMEN */
#define IFX_DOM_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PROT_Bits.VMEN */
#define IFX_DOM_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_DOM_PROT_Bits.PRS */
#define IFX_DOM_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_DOM_PROT_Bits.PRS */
#define IFX_DOM_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DOM_PROT_Bits.PRS */
#define IFX_DOM_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_DOM_PROT_Bits.PRSEN */
#define IFX_DOM_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DOM_PROT_Bits.PRSEN */
#define IFX_DOM_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PROT_Bits.PRSEN */
#define IFX_DOM_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_DOM_PROT_Bits.TAGID */
#define IFX_DOM_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_DOM_PROT_Bits.TAGID */
#define IFX_DOM_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_DOM_PROT_Bits.TAGID */
#define IFX_DOM_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_DOM_PROT_Bits.ODEF */
#define IFX_DOM_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_DOM_PROT_Bits.ODEF */
#define IFX_DOM_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PROT_Bits.ODEF */
#define IFX_DOM_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_DOM_PROT_Bits.OWEN */
#define IFX_DOM_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_DOM_PROT_Bits.OWEN */
#define IFX_DOM_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_PROT_Bits.OWEN */
#define IFX_DOM_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_DOM_QOS_ICTRL_Bits.QOSINT */
#define IFX_DOM_QOS_ICTRL_QOSINT_LEN (19u)

/** \brief Mask for Ifx_DOM_QOS_ICTRL_Bits.QOSINT */
#define IFX_DOM_QOS_ICTRL_QOSINT_MSK (0x7ffffu)

/** \brief Offset for Ifx_DOM_QOS_ICTRL_Bits.QOSINT */
#define IFX_DOM_QOS_ICTRL_QOSINT_OFF (4u)

/** \brief Length for Ifx_DOM_QOS_ICTRL_Bits.QOSEN */
#define IFX_DOM_QOS_ICTRL_QOSEN_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ICTRL_Bits.QOSEN */
#define IFX_DOM_QOS_ICTRL_QOSEN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ICTRL_Bits.QOSEN */
#define IFX_DOM_QOS_ICTRL_QOSEN_OFF (31u)

/** \brief Length for Ifx_DOM_QOS_ICNT_Bits.QOSICNT */
#define IFX_DOM_QOS_ICNT_QOSICNT_LEN (23u)

/** \brief Mask for Ifx_DOM_QOS_ICNT_Bits.QOSICNT */
#define IFX_DOM_QOS_ICNT_QOSICNT_MSK (0x7fffffu)

/** \brief Offset for Ifx_DOM_QOS_ICNT_Bits.QOSICNT */
#define IFX_DOM_QOS_ICNT_QOSICNT_OFF (0u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN00 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN00_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN00 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN00 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN00_OFF (0u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN01 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN01_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN01 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN01 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN01_OFF (1u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN02 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN02_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN02 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN02 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN02_OFF (2u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN03 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN03_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN03 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN03 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN03_OFF (3u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN04 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN04_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN04 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN04 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN04_OFF (4u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN05 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN05_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN05 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN05 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN05_OFF (5u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN06 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN06_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN06 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN06 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN06_OFF (6u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN07 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN07_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN07 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN07 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN07_OFF (7u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN08 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN08_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN08 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN08 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN08_OFF (8u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN09 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN09_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN09 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN09 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN09_OFF (9u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN10 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN10_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN10 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN10 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN10_OFF (10u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN11 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN11_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN11 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN11 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN11_OFF (11u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN12 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN12_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN12 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN12 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN12_OFF (12u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN13 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN13_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN13 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN13 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN13_OFF (13u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN14 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN14_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN14 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN14 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN14_OFF (14u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN15 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN15_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN15 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN15 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN15_OFF (15u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN16 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN16_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN16 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN16 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN16_OFF (16u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN17 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN17_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN17 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN17 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN17_OFF (17u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN18 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN18_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN18 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN18 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN18_OFF (18u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN19 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN19_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN19 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN19 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN19_OFF (19u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN20 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN20_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN20 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN20 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN20_OFF (20u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN21 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN21_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN21 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN21 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN21_OFF (21u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN22 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN22_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN22 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN22 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN22_OFF (22u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN23 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN23_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN23 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN23 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN23_OFF (23u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN24 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN24_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN24 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN24 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN24_OFF (24u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN25 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN25_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN25 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN25 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN25_OFF (25u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN26 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN26_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN26 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN26 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN26_OFF (26u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN27 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN27_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN27 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN27 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN27_OFF (27u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN28 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN28_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN28 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN28 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN28_OFF (28u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN29 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN29_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN29 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN29 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN29_OFF (29u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN30 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN30_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN30 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN30 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN30_OFF (30u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN31 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN31_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN31 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDA_Bits.EN31 */
#define IFX_DOM_QOS_ARP_TAGIDA_EN31_OFF (31u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN32 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN32_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN32 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN32 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN32_OFF (0u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN33 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN33_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN33 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN33 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN33_OFF (1u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN34 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN34_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN34 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN34 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN34_OFF (2u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN35 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN35_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN35 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN35 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN35_OFF (3u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN36 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN36_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN36 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN36 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN36_OFF (4u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN37 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN37_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN37 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN37 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN37_OFF (5u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN38 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN38_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN38 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN38 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN38_OFF (6u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN39 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN39_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN39 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN39 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN39_OFF (7u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN40 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN40_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN40 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN40 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN40_OFF (8u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN41 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN41_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN41 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN41 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN41_OFF (9u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN42 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN42_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN42 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN42 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN42_OFF (10u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN43 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN43_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN43 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN43 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN43_OFF (11u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN44 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN44_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN44 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN44 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN44_OFF (12u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN45 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN45_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN45 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN45 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN45_OFF (13u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN46 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN46_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN46 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN46 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN46_OFF (14u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN47 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN47_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN47 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN47 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN47_OFF (15u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN48 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN48_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN48 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN48 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN48_OFF (16u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN49 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN49_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN49 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN49 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN49_OFF (17u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN50 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN50_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN50 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN50 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN50_OFF (18u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN51 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN51_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN51 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN51 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN51_OFF (19u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN52 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN52_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN52 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN52 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN52_OFF (20u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN53 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN53_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN53 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN53 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN53_OFF (21u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN54 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN54_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN54 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN54 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN54_OFF (22u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN55 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN55_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN55 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN55 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN55_OFF (23u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN56 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN56_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN56 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN56 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN56_OFF (24u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN57 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN57_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN57 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN57 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN57_OFF (25u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN58 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN58_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN58 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN58 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN58_OFF (26u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN59 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN59_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN59 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN59 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN59_OFF (27u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN60 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN60_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN60 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN60 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN60_OFF (28u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN61 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN61_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN61 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN61 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN61_OFF (29u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN62 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN62_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN62 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN62 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN62_OFF (30u)

/** \brief Length for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN63 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN63_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN63 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_TAGIDB_Bits.EN63 */
#define IFX_DOM_QOS_ARP_TAGIDB_EN63_OFF (31u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN00 */
#define IFX_DOM_QOS_ARP_VM_EN00_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN00 */
#define IFX_DOM_QOS_ARP_VM_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN00 */
#define IFX_DOM_QOS_ARP_VM_EN00_OFF (0u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN01 */
#define IFX_DOM_QOS_ARP_VM_EN01_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN01 */
#define IFX_DOM_QOS_ARP_VM_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN01 */
#define IFX_DOM_QOS_ARP_VM_EN01_OFF (1u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN02 */
#define IFX_DOM_QOS_ARP_VM_EN02_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN02 */
#define IFX_DOM_QOS_ARP_VM_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN02 */
#define IFX_DOM_QOS_ARP_VM_EN02_OFF (2u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN03 */
#define IFX_DOM_QOS_ARP_VM_EN03_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN03 */
#define IFX_DOM_QOS_ARP_VM_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN03 */
#define IFX_DOM_QOS_ARP_VM_EN03_OFF (3u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN04 */
#define IFX_DOM_QOS_ARP_VM_EN04_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN04 */
#define IFX_DOM_QOS_ARP_VM_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN04 */
#define IFX_DOM_QOS_ARP_VM_EN04_OFF (4u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN05 */
#define IFX_DOM_QOS_ARP_VM_EN05_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN05 */
#define IFX_DOM_QOS_ARP_VM_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN05 */
#define IFX_DOM_QOS_ARP_VM_EN05_OFF (5u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN06 */
#define IFX_DOM_QOS_ARP_VM_EN06_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN06 */
#define IFX_DOM_QOS_ARP_VM_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN06 */
#define IFX_DOM_QOS_ARP_VM_EN06_OFF (6u)

/** \brief Length for Ifx_DOM_QOS_ARP_VM_Bits.EN07 */
#define IFX_DOM_QOS_ARP_VM_EN07_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_VM_Bits.EN07 */
#define IFX_DOM_QOS_ARP_VM_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_VM_Bits.EN07 */
#define IFX_DOM_QOS_ARP_VM_EN07_OFF (7u)

/** \brief Length for Ifx_DOM_QOS_ARP_THR_Bits.THV */
#define IFX_DOM_QOS_ARP_THR_THV_LEN (19u)

/** \brief Mask for Ifx_DOM_QOS_ARP_THR_Bits.THV */
#define IFX_DOM_QOS_ARP_THR_THV_MSK (0x7ffffu)

/** \brief Offset for Ifx_DOM_QOS_ARP_THR_Bits.THV */
#define IFX_DOM_QOS_ARP_THR_THV_OFF (4u)

/** \brief Length for Ifx_DOM_QOS_ARP_CTRL_Bits.EN */
#define IFX_DOM_QOS_ARP_CTRL_EN_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_CTRL_Bits.EN */
#define IFX_DOM_QOS_ARP_CTRL_EN_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_CTRL_Bits.EN */
#define IFX_DOM_QOS_ARP_CTRL_EN_OFF (0u)

/** \brief Length for Ifx_DOM_QOS_ARP_CTRL_Bits.CLR */
#define IFX_DOM_QOS_ARP_CTRL_CLR_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_CTRL_Bits.CLR */
#define IFX_DOM_QOS_ARP_CTRL_CLR_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_CTRL_Bits.CLR */
#define IFX_DOM_QOS_ARP_CTRL_CLR_OFF (30u)

/** \brief Length for Ifx_DOM_QOS_ARP_CTRL_Bits.STAT */
#define IFX_DOM_QOS_ARP_CTRL_STAT_LEN (1u)

/** \brief Mask for Ifx_DOM_QOS_ARP_CTRL_Bits.STAT */
#define IFX_DOM_QOS_ARP_CTRL_STAT_MSK (0x1u)

/** \brief Offset for Ifx_DOM_QOS_ARP_CTRL_Bits.STAT */
#define IFX_DOM_QOS_ARP_CTRL_STAT_OFF (31u)

/** \brief Length for Ifx_DOM_QOS_ARP_CCC_Bits.CAPTURE */
#define IFX_DOM_QOS_ARP_CCC_CAPTURE_LEN (19u)

/** \brief Mask for Ifx_DOM_QOS_ARP_CCC_Bits.CAPTURE */
#define IFX_DOM_QOS_ARP_CCC_CAPTURE_MSK (0x7ffffu)

/** \brief Offset for Ifx_DOM_QOS_ARP_CCC_Bits.CAPTURE */
#define IFX_DOM_QOS_ARP_CCC_CAPTURE_OFF (4u)

/** \brief Length for Ifx_DOM_QOS_ARP_CCV_Bits.COUNTER */
#define IFX_DOM_QOS_ARP_CCV_COUNTER_LEN (23u)

/** \brief Mask for Ifx_DOM_QOS_ARP_CCV_Bits.COUNTER */
#define IFX_DOM_QOS_ARP_CCV_COUNTER_MSK (0x7fffffu)

/** \brief Offset for Ifx_DOM_QOS_ARP_CCV_Bits.COUNTER */
#define IFX_DOM_QOS_ARP_CCV_COUNTER_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDOM_BF_H */
