Archive Project report for soc_system
Tue Jun 14 09:37:11 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Tue Jun 14 09:37:10 2016 ;
; Revision Name          ; soc_system                            ;
; Top-level Entity Name  ; ghrd                                  ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_uart/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_uart/soc_system.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'soc_system.archive.rpt'
Info (23030): Evaluation of Tcl script c:/altera/15.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 581 megabytes
    Info: Processing ended: Tue Jun 14 09:37:11 2016
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:19


+-----------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+
; DE0_NANO_SOC_QSYS.qsys                                                                                          ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.bsf                                                                         ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.cmp                                                                         ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.html                                                                        ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.xml                                                                         ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS_bb.v                                                                        ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS_generation.rpt                                                              ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS_generation_previous.rpt                                                     ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS_inst.v                                                                      ;
; DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS_inst.vhd                                                                    ;
; DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.debuginfo                                                         ;
; DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.qip                                                               ;
; DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.regmap                                                            ;
; DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.v                                                                 ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v                                                          ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v                                                            ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v                                                       ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v                                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                            ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                       ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv                                          ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                             ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                        ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v                                                ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_epcs_flash_controller_0.v                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_epcs_flash_controller_0_boot_rom.hex                   ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_irq_mapper.sv                                          ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v                                            ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v                                    ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv                           ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002.sv                       ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv                            ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv                        ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv                        ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004.sv                        ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002.sv                     ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003.sv                     ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv                           ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.ocp                                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc                                         ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v                                           ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif                                 ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v                  ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v                     ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v                 ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v                                 ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v                            ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif                 ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif                                ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif                                ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v                                ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.hex                                     ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v                                       ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.qip                                            ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_RTC_SCL.v                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_RTC_SDA.v                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sw.v                                                   ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sys_clk.v                                              ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sysid_qsys.v                                           ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_uart_0.v                                               ;
; FifoSensores.qip                                                                                                ;
; FifoSensores.v                                                                                                  ;
; FifoSensores_bb.v                                                                                               ;
; FifoSensores_inst.v                                                                                             ;
; ghrd.v                                                                                                          ;
; ip/altsource_probe/hps_reset.qip                                                                                ;
; ip/altsource_probe/hps_reset.v                                                                                  ;
; ip/altsource_probe/hps_reset_bb.v                                                                               ;
; ip/debounce/debounce.v                                                                                          ;
; ip/edge_detect/altera_edge_detector.v                                                                           ;
; ip/intr_capturer/intr_capturer.v                                                                                ;
; ip/intr_capturer/intr_capturer_hw.tcl                                                                           ;
; modules/Exchanger.sv                                                                                            ;
; Ram_exchanger.qip                                                                                               ;
; Ram_exchanger.v                                                                                                 ;
; Ram_exchanger_bb.v                                                                                              ;
; Ram_exchanger_inst.v                                                                                            ;
; soc_system.qpf                                                                                                  ;
; soc_system.qsf                                                                                                  ;
; soc_system/synthesis/../../soc_system.qsys                                                                      ;
; soc_system/synthesis/../../soc_system.sopcinfo                                                                  ;
; soc_system/synthesis/../soc_system.cmp                                                                          ;
; soc_system/synthesis/soc_system.debuginfo                                                                       ;
; soc_system/synthesis/soc_system.qip                                                                             ;
; soc_system/synthesis/soc_system.regmap                                                                          ;
; soc_system/synthesis/soc_system.v                                                                               ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                                   ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                  ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                         ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                                 ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                              ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                               ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                                  ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                                      ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                          ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                                         ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                   ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                            ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                              ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                     ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                  ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                           ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                                 ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                    ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                               ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                  ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                                     ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                                       ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                     ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                                  ;
; soc_system/synthesis/submodules/credit_producer.v                                                               ;
; soc_system/synthesis/submodules/hps.pre.xml                                                                     ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                                  ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                                ;
; soc_system/synthesis/submodules/hps_sdram.v                                                                     ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                     ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                                     ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                                         ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                                ;
; soc_system/synthesis/submodules/intr_capturer.v                                                                 ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                       ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                          ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                        ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                       ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                       ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                  ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                          ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                        ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                               ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                                          ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                          ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                          ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                                         ;
; soc_system/synthesis/submodules/soc_system_ClearFifoNios.v                                                      ;
; soc_system/synthesis/submodules/soc_system_Data_ARM2Nios.v                                                      ;
; soc_system/synthesis/submodules/soc_system_Data_ARM2Nios_in.v                                                   ;
; soc_system/synthesis/submodules/soc_system_Data_ARM2Nios_sel.v                                                  ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                                          ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master.v                                                   ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv                                      ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv                                      ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv                                       ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                             ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                                       ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                               ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                        ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                                    ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                          ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_Not_emptyNiosFIFO.v                                                  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex                                                 ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                                   ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                                         ;
; soc_system_assignment_defaults.qdf                                                                              ;
; sw/nios2.hex                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+


