Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 21 21:37:33 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    977.906        0.000                      0                 3248        0.048        0.000                      0                 3248        3.500        0.000                       0                  1269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin           977.906        0.000                      0                 3248        0.048        0.000                      0                 3248        3.500        0.000                       0                  1269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      977.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             977.906ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.260ns  (logic 3.828ns (18.005%)  route 17.432ns (81.995%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 1004.917 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          2.602    25.564    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.714 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.891    26.605    mem/ram/byte_write[1].RAM_reg_bram_0_1
    RAMB36_X1Y12         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.525  1004.917    mem/ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.277  1005.194    
                         clock uncertainty           -0.035  1005.159    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647  1004.512    mem/ram/byte_write[1].RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                       1004.512    
                         arrival time                         -26.605    
  -------------------------------------------------------------------
                         slack                                977.906    

Slack (MET) :             978.198ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.178ns  (logic 3.802ns (17.952%)  route 17.376ns (82.048%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 1004.922 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          2.602    25.564    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.124    25.688 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_3_i_2/O
                         net (fo=1, routed)           0.835    26.523    mem/ram/byte_write[1].RAM_reg_bram_3_1
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.530  1004.922    mem/ram/clk
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.277  1005.199    
                         clock uncertainty           -0.035  1005.164    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.721    mem/ram/byte_write[1].RAM_reg_bram_3
  -------------------------------------------------------------------
                         required time                       1004.721    
                         arrival time                         -26.523    
  -------------------------------------------------------------------
                         slack                                978.198    

Slack (MET) :             978.388ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.805ns  (logic 3.828ns (18.399%)  route 16.977ns (81.601%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 1004.928 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          1.943    24.906    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.150    25.056 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_7_i_2/O
                         net (fo=1, routed)           1.094    26.150    mem/ram/byte_write[1].RAM_reg_bram_7_1
    RAMB36_X2Y6          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.536  1004.928    mem/ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.291  1005.219    
                         clock uncertainty           -0.035  1005.183    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.538    mem/ram/byte_write[1].RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                       1004.538    
                         arrival time                         -26.150    
  -------------------------------------------------------------------
                         slack                                978.388    

Slack (MET) :             978.556ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.616ns  (logic 3.828ns (18.568%)  route 16.788ns (81.432%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 1004.920 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          2.143    25.105    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_15_i_2/O
                         net (fo=1, routed)           0.705    25.960    mem/ram/byte_write[1].RAM_reg_bram_15_1
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.528  1004.920    mem/ram/clk
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/CLKBWRCLK
                         clock pessimism              0.277  1005.197    
                         clock uncertainty           -0.035  1005.162    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.517    mem/ram/byte_write[1].RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                       1004.517    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                978.556    

Slack (MET) :             978.580ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.624ns  (logic 3.796ns (18.406%)  route 16.828ns (81.594%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 1004.938 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          2.146    25.108    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.118    25.226 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_13_i_2/O
                         net (fo=1, routed)           0.743    25.969    mem/ram/byte_write[1].RAM_reg_bram_13_1
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.546  1004.938    mem/ram/clk
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.291  1005.229    
                         clock uncertainty           -0.035  1005.193    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.548    mem/ram/byte_write[1].RAM_reg_bram_13
  -------------------------------------------------------------------
                         required time                       1004.548    
                         arrival time                         -25.969    
  -------------------------------------------------------------------
                         slack                                978.580    

Slack (MET) :             978.625ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.775ns  (logic 3.802ns (18.301%)  route 16.973ns (81.699%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 1004.933 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          2.146    25.108    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    25.232 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_1_i_2/O
                         net (fo=1, routed)           0.888    26.120    mem/ram/byte_write[1].RAM_reg_bram_1_1
    RAMB36_X2Y7          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.541  1004.933    mem/ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.291  1005.224    
                         clock uncertainty           -0.035  1005.188    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.745    mem/ram/byte_write[1].RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                       1004.745    
                         arrival time                         -26.120    
  -------------------------------------------------------------------
                         slack                                978.625    

Slack (MET) :             978.697ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.486ns  (logic 3.831ns (18.701%)  route 16.655ns (81.299%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 1004.922 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          1.716    24.679    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.153    24.832 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_6_i_2/O
                         net (fo=1, routed)           0.999    25.831    mem/ram/byte_write[1].RAM_reg_bram_6_1
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.530  1004.922    mem/ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.291  1005.213    
                         clock uncertainty           -0.035  1005.177    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.650  1004.527    mem/ram/byte_write[1].RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                       1004.527    
                         arrival time                         -25.831    
  -------------------------------------------------------------------
                         slack                                978.697    

Slack (MET) :             978.783ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.622ns  (logic 3.802ns (18.437%)  route 16.820ns (81.563%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 1004.937 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          1.546    24.509    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.124    24.633 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_2_i_2/O
                         net (fo=1, routed)           1.334    25.967    mem/ram/byte_write[1].RAM_reg_bram_2_1
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.545  1004.937    mem/ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.291  1005.228    
                         clock uncertainty           -0.035  1005.192    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.749    mem/ram/byte_write[1].RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                       1004.749    
                         arrival time                         -25.967    
  -------------------------------------------------------------------
                         slack                                978.783    

Slack (MET) :             978.844ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.555ns  (logic 3.802ns (18.496%)  route 16.753ns (81.504%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          1.943    24.906    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.030 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_10_i_2/O
                         net (fo=1, routed)           0.870    25.900    mem/ram/byte_write[1].RAM_reg_bram_10_1
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.540  1004.932    mem/ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_10/CLKBWRCLK
                         clock pessimism              0.291  1005.223    
                         clock uncertainty           -0.035  1005.187    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.744    mem/ram/byte_write[1].RAM_reg_bram_10
  -------------------------------------------------------------------
                         required time                       1004.744    
                         arrival time                         -25.900    
  -------------------------------------------------------------------
                         slack                                978.844    

Slack (MET) :             978.864ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.511ns  (logic 3.802ns (18.536%)  route 16.709ns (81.464%))
  Logic Levels:           23  (LUT4=1 LUT5=17 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 1004.921 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.731    20.806    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.124    20.930 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22/O
                         net (fo=1, routed)           0.683    21.613    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.124    21.737 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16/O
                         net (fo=1, routed)           0.343    22.080    mux_1/ALUResult[0]
    SLICE_X19Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.204 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=1, routed)           0.634    22.839    control_unit/mainDecoder/Addr[18]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.124    22.963 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=32, routed)          2.143    25.105    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124    25.229 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_12_i_2/O
                         net (fo=1, routed)           0.627    25.856    mem/ram/byte_write[1].RAM_reg_bram_12_1
    RAMB36_X1Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.529  1004.921    mem/ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/CLKBWRCLK
                         clock pessimism              0.277  1005.198    
                         clock uncertainty           -0.035  1005.163    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.720    mem/ram/byte_write[1].RAM_reg_bram_12
  -------------------------------------------------------------------
                         required time                       1004.720    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                978.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[14].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.017%)  route 0.240ns (62.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X17Y49         FDRE                                         r  PC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  PC1_reg[14]/Q
                         net (fo=7, routed)           0.240     1.859    buf_reg_4/genblk1[14].reg1/d/Q[0]
    SLICE_X15Y51         FDRE                                         r  buf_reg_4/genblk1[14].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.988    buf_reg_4/genblk1[14].reg1/d/clk
    SLICE_X15Y51         FDRE                                         r  buf_reg_4/genblk1[14].reg1/d/Q_reg/C
                         clock pessimism             -0.247     1.742    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070     1.812    buf_reg_4/genblk1[14].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[15].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.138%)  route 0.260ns (64.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X17Y49         FDRE                                         r  PC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  PC1_reg[15]/Q
                         net (fo=4, routed)           0.260     1.879    buf_reg_4/genblk1[15].reg1/d/Q[0]
    SLICE_X15Y52         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.988    buf_reg_4/genblk1[15].reg1/d/clk
    SLICE_X15Y52         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/C
                         clock pessimism             -0.247     1.742    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.070     1.812    buf_reg_4/genblk1[15].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 PC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[12].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.165%)  route 0.272ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X17Y49         FDRE                                         r  PC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  PC1_reg[12]/Q
                         net (fo=5, routed)           0.272     1.891    buf_reg_4/genblk1[12].reg1/d/Q[0]
    SLICE_X15Y52         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.988    buf_reg_4/genblk1[12].reg1/d/clk
    SLICE_X15Y52         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/C
                         clock pessimism             -0.247     1.742    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.066     1.808    buf_reg_4/genblk1[12].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[8].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_3/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.413%)  route 0.176ns (55.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.560     1.472    buf_reg_6/genblk1[8].reg1/d/clk
    SLICE_X33Y50         FDRE                                         r  buf_reg_6/genblk1[8].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  buf_reg_6/genblk1[8].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.176     1.790    mem/ram/Q[8]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_3/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.871     2.031    mem/ram/clk
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.481     1.550    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.705    mem/ram/byte_write[1].RAM_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_3/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.496%)  route 0.183ns (56.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.560     1.472    buf_reg_6/genblk1[20].reg1/d/clk
    SLICE_X33Y50         FDRE                                         r  buf_reg_6/genblk1[20].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  buf_reg_6/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.183     1.796    mem/ram/Q[20]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_3/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.871     2.031    mem/ram/clk
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.481     1.550    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.705    mem/ram/byte_write[1].RAM_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[7].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.193%)  route 0.178ns (55.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.566     1.478    buf_reg_6/genblk1[7].reg1/d/clk
    SLICE_X27Y47         FDRE                                         r  buf_reg_6/genblk1[7].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  buf_reg_6/genblk1[7].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.178     1.797    mem/ram/Q[7]
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.876     2.036    mem/ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.499     1.537    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.692    mem/ram/byte_write[1].RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 PC1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.755%)  route 0.244ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X20Y47         FDRE                                         r  PC1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  PC1_reg[8]/Q
                         net (fo=4, routed)           0.244     1.867    buf_reg_4/genblk1[8].reg1/d/Q[0]
    SLICE_X23Y46         FDRE                                         r  buf_reg_4/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.830     1.989    buf_reg_4/genblk1[8].reg1/d/clk
    SLICE_X23Y46         FDRE                                         r  buf_reg_4/genblk1[8].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.012     1.750    buf_reg_4/genblk1[8].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_15/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.438%)  route 0.197ns (54.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.470    buf_reg_6/genblk1[23].reg1/d/clk
    SLICE_X28Y58         FDRE                                         r  buf_reg_6/genblk1[23].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  buf_reg_6/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.197     1.831    mem/ram/Q[23]
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.869     2.029    mem/ram/clk
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/CLKARDCLK
                         clock pessimism             -0.481     1.548    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     1.703    mem/ram/byte_write[1].RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[29].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_15/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.398%)  route 0.214ns (56.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.559     1.471    buf_reg_6/genblk1[29].reg1/d/clk
    SLICE_X30Y56         FDRE                                         r  buf_reg_6/genblk1[29].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  buf_reg_6/genblk1[29].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.214     1.849    mem/ram/Q[29]
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.869     2.029    mem/ram/clk
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/CLKARDCLK
                         clock pessimism             -0.481     1.548    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.155     1.703    mem/ram/byte_write[1].RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[27].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_12/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.941%)  route 0.445ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.562     1.474    buf_reg_6/genblk1[27].reg1/d/clk
    SLICE_X12Y54         FDRE                                         r  buf_reg_6/genblk1[27].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  buf_reg_6/genblk1[27].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.445     2.083    mem/ram/Q[27]
    RAMB36_X1Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.870     2.030    mem/ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/CLKARDCLK
                         clock pessimism             -0.252     1.778    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     1.933    mem/ram/byte_write[1].RAM_reg_bram_12
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y12  mem/ram/byte_write[1].RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y7   mem/ram/byte_write[1].RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y7   mem/ram/byte_write[1].RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y9   mem/ram/byte_write[1].RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y10  mem/ram/byte_write[1].RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y9   mem/ram/byte_write[1].RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y8   mem/ram/byte_write[1].RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y11  mem/ram/byte_write[1].RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y9   mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y10  mem/ram/byte_write[1].RAM_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X20Y47  PC1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X20Y47  PC1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X16Y49  PC1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X16Y49  PC1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X16Y49  PC1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X16Y49  PC1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X17Y49  PC1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X17Y49  PC1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X17Y49  PC1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         996.000     995.500    SLICE_X17Y49  PC1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y47  PC1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y47  PC1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y49  PC1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y49  PC1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y49  PC1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y49  PC1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y49  PC1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y49  PC1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y49  PC1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y49  PC1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.079ns  (logic 6.881ns (29.816%)  route 16.198ns (70.184%))
  Logic Levels:           22  (LUT3=2 LUT5=9 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    buf_reg_3/genblk1[1].reg1/d/clk
    SLICE_X20Y44         FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  buf_reg_3/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=5, routed)           0.676     6.539    buf_reg_3/genblk1[1].reg1/d/Q_reg_0[0]
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.663 f  buf_reg_3/genblk1[1].reg1/d/FSM_onehot_state[12]_i_2/O
                         net (fo=4, routed)           0.608     7.271    buf_reg_3/genblk1[2].reg1/d/Q_i_6__100_0
    SLICE_X21Y45         LUT5 (Prop_lut5_I4_O)        0.150     7.421 r  buf_reg_3/genblk1[2].reg1/d/Q_i_12/O
                         net (fo=15, routed)          1.020     8.441    extender_1/ImmSrc[0]
    SLICE_X19Y47         LUT5 (Prop_lut5_I1_O)        0.326     8.767 r  extender_1/Q_i_8__0/O
                         net (fo=2, routed)           0.417     9.184    mux_3/mux2/ImmExt[0]
    SLICE_X19Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.308 r  mux_3/mux2/Q_i_5__17/O
                         net (fo=2, routed)           0.819    10.126    control_unit/mainDecoder/Q_reg_33[1]
    SLICE_X21Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.250 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=4, routed)           0.827    11.078    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  control_unit/mainDecoder/Q_i_6__98/O
                         net (fo=1, routed)           0.458    11.660    control_unit/mainDecoder/Q_i_6__98_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.784 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.455    12.239    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.363 r  control_unit/mainDecoder/Q_i_7__99/O
                         net (fo=1, routed)           0.425    12.787    control_unit/mainDecoder/Q_i_7__99_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.911 r  control_unit/mainDecoder/Q_i_6__97/O
                         net (fo=2, routed)           1.019    13.931    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.055 r  control_unit/mainDecoder/Q_i_7__98/O
                         net (fo=1, routed)           0.582    14.637    control_unit/mainDecoder/Q_i_7__98_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.761 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.312    15.073    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X16Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.197 r  control_unit/mainDecoder/Q_i_7__97/O
                         net (fo=1, routed)           0.291    15.488    control_unit/mainDecoder/Q_i_7__97_n_0
    SLICE_X17Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.612 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=1, routed)           0.433    16.046    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X17Y54         LUT5 (Prop_lut5_I0_O)        0.124    16.170 r  control_unit/mainDecoder/Q_i_3__11/O
                         net (fo=2, routed)           0.583    16.753    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  control_unit/mainDecoder/Q_i_3__9/O
                         net (fo=2, routed)           0.506    17.383    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    17.507 r  control_unit/mainDecoder/Q_i_3__7/O
                         net (fo=3, routed)           0.425    17.931    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.055 r  control_unit/mainDecoder/Q_i_3__5/O
                         net (fo=3, routed)           0.614    18.669    control_unit/mainDecoder/ALU/as1/c_30
    SLICE_X20Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.793 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=3, routed)           0.691    19.484    control_unit/mainDecoder/ALU/add[31]
    SLICE_X20Y50         LUT5 (Prop_lut5_I4_O)        0.124    19.608 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=1, routed)           0.598    20.206    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124    20.330 r  control_unit/mainDecoder/Q_i_1__104/O
                         net (fo=2, routed)           0.477    20.807    mux_4/mux2/ALUResult[0]
    SLICE_X22Y45         LUT5 (Prop_lut5_I0_O)        0.124    20.931 r  mux_4/mux2/led_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          3.961    24.893    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    28.424 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.424    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.142ns  (logic 3.802ns (19.862%)  route 15.340ns (80.138%))
  Logic Levels:           23  (LUT3=1 LUT4=1 LUT5=16 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    control_unit/mainDecoder/clk
    SLICE_X20Y45         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     5.863 f  control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q
                         net (fo=1, routed)           1.171     7.033    control_unit/mainDecoder/beq
    SLICE_X20Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.157 f  control_unit/mainDecoder/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.830     7.987    control_unit/mainDecoder/FSM_onehot_state_reg[6]_0
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.152     8.139 r  control_unit/mainDecoder/Q_i_7__31/O
                         net (fo=40, routed)          0.704     8.843    mux_2/mux2/ALUSrcA[0]
    SLICE_X21Y48         LUT5 (Prop_lut5_I3_O)        0.332     9.175 r  mux_2/mux2/Q_i_4__1/O
                         net (fo=3, routed)           0.809     9.983    control_unit/mainDecoder/SrcA[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.107 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           0.626    10.734    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.124    10.858 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           1.002    11.860    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X15Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.984 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.610    12.594    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X16Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.427    13.145    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.116    13.261 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.573    13.833    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.328    14.161 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.819    14.980    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.104 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.370    15.475    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124    15.599 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.335    15.934    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X17Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.453    16.511    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X17Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.319    16.954    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.078 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.525    17.603    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.727 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.476    18.203    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124    18.327 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.681    19.008    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X15Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.132 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.819    19.951    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124    20.075 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=4, routed)           0.479    20.554    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X20Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.678 f  control_unit/mainDecoder/Q_i_1__103/O
                         net (fo=2, routed)           0.412    21.090    mux_4/mux2/Q_reg_28
    SLICE_X21Y51         LUT6 (Prop_lut6_I1_O)        0.124    21.214 f  mux_4/mux2/Q_i_1__25/O
                         net (fo=34, routed)          1.038    22.252    control_unit/mainDecoder/ResultWire[21]
    SLICE_X21Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.376 f  control_unit/mainDecoder/readKeyboard_i_20/O
                         net (fo=1, routed)           0.875    23.252    control_unit/mainDecoder/readKeyboard_i_20_n_0
    SLICE_X20Y53         LUT3 (Prop_lut3_I1_O)        0.124    23.376 f  control_unit/mainDecoder/readKeyboard_i_7/O
                         net (fo=1, routed)           0.988    24.363    control_unit/mainDecoder/readKeyboard_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.487 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    24.487    mem/readKeyboard_reg_1
    SLICE_X19Y49         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.591ns  (logic 4.437ns (26.747%)  route 12.153ns (73.253%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.677     5.346    control_unit/mainDecoder/clk
    SLICE_X18Y44         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=111, routed)         1.124     6.926    control_unit/mainDecoder/FSM_onehot_state_reg[2]_0
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.050 f  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=46, routed)          2.115     9.165    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1
    SLICE_X17Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.289 r  control_unit/mainDecoder/Q_i_5__26/O
                         net (fo=35, routed)          1.905    11.195    control_unit/mainDecoder/ALUControl[1]
    SLICE_X20Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.319 r  control_unit/mainDecoder/Q_i_1__75/O
                         net (fo=2, routed)           1.090    12.408    mux_4/mux2/Q_reg_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.532 r  mux_4/mux2/led_OBUF[2]_inst_i_1/O
                         net (fo=50, routed)          5.919    18.451    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    21.936 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.936    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.562ns  (logic 5.498ns (35.328%)  route 10.064ns (64.672%))
  Logic Levels:           9  (LUT3=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.676     5.345    buf_reg_3/genblk1[1].reg1/d/clk
    SLICE_X20Y44         FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  buf_reg_3/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=5, routed)           0.676     6.539    buf_reg_3/genblk1[1].reg1/d/Q_reg_0[0]
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.663 f  buf_reg_3/genblk1[1].reg1/d/FSM_onehot_state[12]_i_2/O
                         net (fo=4, routed)           0.608     7.271    buf_reg_3/genblk1[2].reg1/d/Q_i_6__100_0
    SLICE_X21Y45         LUT5 (Prop_lut5_I4_O)        0.150     7.421 r  buf_reg_3/genblk1[2].reg1/d/Q_i_12/O
                         net (fo=15, routed)          1.020     8.441    extender_1/ImmSrc[0]
    SLICE_X19Y47         LUT5 (Prop_lut5_I1_O)        0.326     8.767 r  extender_1/Q_i_8__0/O
                         net (fo=2, routed)           0.417     9.184    mux_3/mux2/ImmExt[0]
    SLICE_X19Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.308 r  mux_3/mux2/Q_i_5__17/O
                         net (fo=2, routed)           0.819    10.126    control_unit/mainDecoder/Q_reg_33[1]
    SLICE_X21Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.250 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=4, routed)           0.961    11.212    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X20Y45         LUT3 (Prop_lut3_I0_O)        0.150    11.362 r  control_unit/mainDecoder/Q_i_3__29/O
                         net (fo=1, routed)           0.286    11.648    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.348    11.996 r  control_unit/mainDecoder/Q_i_1__76/O
                         net (fo=2, routed)           0.588    12.584    mux_4/mux2/Q_reg_1
    SLICE_X19Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  mux_4/mux2/led_OBUF[3]_inst_i_1/O
                         net (fo=50, routed)          4.689    17.397    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    20.907 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.907    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.455ns  (logic 4.491ns (31.070%)  route 9.964ns (68.930%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.677     5.346    control_unit/mainDecoder/clk
    SLICE_X18Y44         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=111, routed)         1.124     6.926    control_unit/mainDecoder/FSM_onehot_state_reg[2]_0
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.050 f  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=46, routed)          2.115     9.165    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1
    SLICE_X17Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.289 r  control_unit/mainDecoder/Q_i_5__26/O
                         net (fo=35, routed)          1.736    11.026    control_unit/mainDecoder/ALUControl[1]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.150 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=2, routed)           0.795    11.944    mux_4/mux2/Q_reg_30
    SLICE_X21Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.068 r  mux_4/mux2/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          4.193    16.262    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    19.801 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.801    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.254ns (52.574%)  route 0.229ns (47.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.565     1.477    clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  PC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  PC1_reg[6]/Q
                         net (fo=4, routed)           0.073     1.715    control_unit/mainDecoder/Q[3]
    SLICE_X17Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  control_unit/mainDecoder/readKeyboard_i_6/O
                         net (fo=1, routed)           0.156     1.915    control_unit/mainDecoder/readKeyboard_i_6_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.960 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     1.960    mem/readKeyboard_reg_1
    SLICE_X19Y49         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_2/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.418ns (47.363%)  route 1.576ns (52.637%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.562     1.474    buf_reg_2/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  buf_reg_2/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.173     1.788    mux_4/mux2/Data[0]
    SLICE_X22Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  mux_4/mux2/led_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          1.403     3.236    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.468 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.468    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.426ns (45.962%)  route 1.676ns (54.038%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.563     1.475    buf_reg_7/genblk1[1].reg1/d/clk
    SLICE_X21Y49         FDRE                                         r  buf_reg_7/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  buf_reg_7/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.156     1.772    mux_4/mux2/ALUOut[1]
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  mux_4/mux2/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          1.520     3.338    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     4.578 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.578    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[3].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.374ns  (logic 1.397ns (41.409%)  route 1.977ns (58.592%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.565     1.477    buf_reg_7/genblk1[3].reg1/d/clk
    SLICE_X19Y43         FDRE                                         r  buf_reg_7/genblk1[3].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buf_reg_7/genblk1[3].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.213     1.831    mux_4/mux2/ALUOut[3]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  mux_4/mux2/led_OBUF[3]_inst_i_1/O
                         net (fo=50, routed)          1.763     3.640    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.851 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.851    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[2].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.810ns  (logic 1.373ns (36.036%)  route 2.437ns (63.964%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.565     1.477    buf_reg_7/genblk1[2].reg1/d/clk
    SLICE_X19Y43         FDRE                                         r  buf_reg_7/genblk1[2].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buf_reg_7/genblk1[2].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.158     1.776    mux_4/mux2/ALUOut[2]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  mux_4/mux2/led_OBUF[2]_inst_i_1/O
                         net (fo=50, routed)          2.279     4.100    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     5.287 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.287    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[14].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.933ns  (logic 0.580ns (19.777%)  route 2.353ns (80.223%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.844     2.933    buf_reg_3/genblk1[14].reg1/d/Q_reg_4
    SLICE_X18Y46         FDRE                                         r  buf_reg_3/genblk1[14].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[14].reg1/d/clk
    SLICE_X18Y46         FDRE                                         r  buf_reg_3/genblk1[14].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[26].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.933ns  (logic 0.580ns (19.777%)  route 2.353ns (80.223%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.844     2.933    buf_reg_3/genblk1[26].reg1/d/Q_reg_1
    SLICE_X18Y46         FDRE                                         r  buf_reg_3/genblk1[26].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[26].reg1/d/clk
    SLICE_X18Y46         FDRE                                         r  buf_reg_3/genblk1[26].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[28].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.933ns  (logic 0.580ns (19.777%)  route 2.353ns (80.223%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.844     2.933    buf_reg_3/genblk1[28].reg1/d/Q_reg_1
    SLICE_X18Y46         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[28].reg1/d/clk
    SLICE_X18Y46         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[13].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.824%)  route 2.205ns (79.176%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.696     2.785    buf_reg_3/genblk1[13].reg1/d/Q_reg_2
    SLICE_X18Y47         FDRE                                         r  buf_reg_3/genblk1[13].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.504     4.897    buf_reg_3/genblk1[13].reg1/d/clk
    SLICE_X18Y47         FDRE                                         r  buf_reg_3/genblk1[13].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[25].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.824%)  route 2.205ns (79.176%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.696     2.785    buf_reg_3/genblk1[25].reg1/d/Q_reg_1
    SLICE_X18Y47         FDRE                                         r  buf_reg_3/genblk1[25].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.504     4.897    buf_reg_3/genblk1[25].reg1/d/clk
    SLICE_X18Y47         FDRE                                         r  buf_reg_3/genblk1[25].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[27].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.824%)  route 2.205ns (79.176%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.696     2.785    buf_reg_3/genblk1[27].reg1/d/Q_reg_1
    SLICE_X18Y47         FDRE                                         r  buf_reg_3/genblk1[27].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.504     4.897    buf_reg_3/genblk1[27].reg1/d/clk
    SLICE_X18Y47         FDRE                                         r  buf_reg_3/genblk1[27].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[12].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.580ns (20.854%)  route 2.201ns (79.146%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.692     2.781    buf_reg_3/genblk1[12].reg1/d/Q_reg_2
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[12].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[12].reg1/d/clk
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[12].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[29].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.580ns (20.854%)  route 2.201ns (79.146%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.692     2.781    buf_reg_3/genblk1[29].reg1/d/Q_reg_1
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[29].reg1/d/clk
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[2].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.580ns (20.854%)  route 2.201ns (79.146%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.692     2.781    buf_reg_3/genblk1[2].reg1/d/Q_reg_3
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[2].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[2].reg1/d/clk
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[2].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[3].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.580ns (20.854%)  route 2.201ns (79.146%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          1.509     1.965    control_unit/mainDecoder/Q_reg_30
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.124     2.089 r  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=19, routed)          0.692     2.781    buf_reg_3/genblk1[3].reg1/d/Q_reg_3
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.503     4.896    buf_reg_3/genblk1[3].reg1/d/clk
    SLICE_X19Y45         FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[19].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.870%)  route 0.417ns (69.130%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.183     0.603    buf_reg_2/genblk1[19].reg1/d/Q_reg_0
    SLICE_X22Y44         FDRE                                         r  buf_reg_2/genblk1[19].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.830     1.989    buf_reg_2/genblk1[19].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  buf_reg_2/genblk1[19].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[22].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.870%)  route 0.417ns (69.130%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.183     0.603    buf_reg_2/genblk1[22].reg1/d/Q_reg_0
    SLICE_X22Y44         FDRE                                         r  buf_reg_2/genblk1[22].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.830     1.989    buf_reg_2/genblk1[22].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  buf_reg_2/genblk1[22].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.284%)  route 0.449ns (70.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.308     0.449    control_unit/mainDecoder/Q_reg_30
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.494 r  control_unit/mainDecoder/Q_i_1/O
                         net (fo=2, routed)           0.141     0.635    buf_reg_3/genblk1[8].reg1/d/ReadData[0]
    SLICE_X20Y46         FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.832     1.991    buf_reg_3/genblk1[8].reg1/d/clk
    SLICE_X20Y46         FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[14].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.736%)  route 0.461ns (71.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.228     0.647    buf_reg_2/genblk1[14].reg1/d/Q_reg_0
    SLICE_X19Y47         FDRE                                         r  buf_reg_2/genblk1[14].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.834     1.993    buf_reg_2/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  buf_reg_2/genblk1[14].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[27].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.736%)  route 0.461ns (71.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.228     0.647    buf_reg_2/genblk1[27].reg1/d/Q_reg_0
    SLICE_X19Y47         FDRE                                         r  buf_reg_2/genblk1[27].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.834     1.993    buf_reg_2/genblk1[27].reg1/d/clk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  buf_reg_2/genblk1[27].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[13].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.471%)  route 0.467ns (71.529%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.234     0.653    buf_reg_2/genblk1[13].reg1/d/Q_reg_0
    SLICE_X18Y48         FDRE                                         r  buf_reg_2/genblk1[13].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.834     1.993    buf_reg_2/genblk1[13].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  buf_reg_2/genblk1[13].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[26].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.471%)  route 0.467ns (71.529%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.234     0.653    buf_reg_2/genblk1[26].reg1/d/Q_reg_0
    SLICE_X18Y48         FDRE                                         r  buf_reg_2/genblk1[26].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.834     1.993    buf_reg_2/genblk1[26].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  buf_reg_2/genblk1[26].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[21].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.245%)  route 0.473ns (71.755%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.218     0.359    control_unit/mainDecoder/Q_reg_30
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.404 r  control_unit/mainDecoder/Q_i_1__3/O
                         net (fo=3, routed)           0.254     0.659    buf_reg_2/genblk1[21].reg1/d/ReadData[0]
    SLICE_X19Y52         FDRE                                         r  buf_reg_2/genblk1[21].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.988    buf_reg_2/genblk1[21].reg1/d/clk_IBUF_BUFG
    SLICE_X19Y52         FDRE                                         r  buf_reg_2/genblk1[21].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[2].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.645%)  route 0.487ns (72.355%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.253     0.673    buf_reg_2/genblk1[2].reg1/d/Q_reg_0
    SLICE_X20Y43         FDRE                                         r  buf_reg_2/genblk1[2].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.832     1.991    buf_reg_2/genblk1[2].reg1/d/clk_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  buf_reg_2/genblk1[2].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[3].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.645%)  route 0.487ns (72.355%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem/readKeyboard_reg/Q
                         net (fo=15, routed)          0.233     0.374    control_unit/mainDecoder/Q_reg_30
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=19, routed)          0.253     0.673    buf_reg_2/genblk1[3].reg1/d/Q_reg_0
    SLICE_X20Y43         FDRE                                         r  buf_reg_2/genblk1[3].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.832     1.991    buf_reg_2/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X20Y43         FDRE                                         r  buf_reg_2/genblk1[3].reg1/d/Q_reg/C





