<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AL9000 Project: fpsoc/driver/ps_driver/dmacahb/inc/al_dmacahb_hw.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AL9000 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_76ac82f562da316b2309805d3956dd01.html">fpsoc</a></li><li class="navelem"><a class="el" href="dir_57d5b9b58f4b925378ff2c5e15cdb3b5.html">driver</a></li><li class="navelem"><a class="el" href="dir_a142bca7253ca5dd8b1ad96ffc0e37e7.html">ps_driver</a></li><li class="navelem"><a class="el" href="dir_3a45f561a2aedda02b401de1b52571e4.html">dmacahb</a></li><li class="navelem"><a class="el" href="dir_c22d897c75c019e9b5cc4e45e02016f1.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">al_dmacahb_hw.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="al__dmacahb__hw_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2023, Anlogic Inc. and Contributors. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef __AL_DMACAHB_HW_H_</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define __AL_DMACAHB_HW_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/***************************** Include Files ********************************/</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;al_core.h&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/************************** Constant Definitions ****************************/</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/**************************** Type Definitions ******************************/</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/***************** Macros (Inline Functions) Definitions ********************/</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// Register: SAR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// Source Address for Channel 0</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa3ff20bc0083ad6888752b559081e223">   28</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LOCK_ADDR_SHIFT    0</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9fd3e6bde444d047b8fcab5e3986ce80">   30</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LOCK_ADDR_SIZE     1</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// Register: SAR</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// Source Address for Channel 0</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac7ddc31478d08a87a9221f103eff3e3e">   37</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SAR_OFFSET 0x0UL</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8ab230c066436ad55145d5eff24cf58f">   38</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SAR_NUM  0x1</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a514bcac495b0e682f43786e3eebf189f">   39</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SAR_SAR_SHIFT    0</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5da5a466a2894a3d1b6da49ece72188d">   41</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SAR_SAR_SIZE 32</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// Register: DAR</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Destination Address Register for Channel 0</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af9941fecddf6faf461606b7b1b0721b4">   48</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DAR_OFFSET 0x8UL</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae5e894201952065b5c689cfc4ae744f9">   49</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DAR_NUM  0x1</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aee909849b6a1c4368ea10545de282bbf">   51</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DAR_DAR_SHIFT    0</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af23092dcfc4614ef46d2d59ddbb72d3e">   52</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DAR_DAR_SIZE 32</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// Register: LLP</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// Linked List Pointer Register for Channel 0</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a233b0fa10ac9ecaf3f3bc9fe33dbd712">   60</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LLP_OFFSET 0x10UL</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a18db7845d7ca97378d9bb2d95f8caa99">   61</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LLP_NUM  0x1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3096f75eafd4c51073b387aaef86c4d1">   62</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LLP_LMS_SHIFT    0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab057cfafb2d8ca3778945c6acc837add">   63</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LLP_LOC_SHIFT    2</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a37792c26f8981256c859bc90fa482430">   65</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LLP_LMS_SIZE 2</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad1d27172eaadcd3541cb57a96b3bb2b8">   66</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LLP_LOC_SIZE 30</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// Register: CTL_LOWER</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Lower 32-bit Control Register for Channel 0. This register contains fields that control the DMA transfer.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abb0f3784e2c4f8295a763ea62576bf72">   73</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_OFFSET 0x18UL</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa9ba1572c99e667b27df46fd8fed1c20">   74</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_NUM  0x1</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acc6a43a3edee80651245f48452a84592">   76</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_INT_EN_SHIFT    0</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aeca4a1773db1334a3ea107ebe4c68b33">   77</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DST_TR_WIDTH_SHIFT    1</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a419c14b8b8c448306135442b9197c248">   78</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SRC_TR_WIDTH_SHIFT    4</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afda6f90451bd88e4527b1bda28edf24a">   79</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DINC_SHIFT    7</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6817dd9c279cb07e8886c64e68d8ad59">   80</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SINC_SHIFT    9</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a60fc2e5f873d6c7dd218ba7fb685b3e6">   81</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DEST_MSIZE_SHIFT    11</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab08a27f3467988d5ca4ba900bb615036">   82</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SRC_MSIZE_SHIFT    14</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abbfa51b615a96f7c84930a6c2bc561b9">   83</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SRC_GATHER_EN_SHIFT    17</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9efc05f4a54a81fb9f12fb061c966a59">   84</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DST_SCATTER_EN_SHIFT    18</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a51de0fbdff2cd48c48afbaa0bbcc1b29">   85</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_RESERVED_19_SHIFT    19</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aac9bc11927f078fd88397d4b3d2a0a40">   86</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_TT_FC_SHIFT    20</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d4f17560c820671a48b0b7733e88a5a">   87</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DMS_SHIFT    23</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af22f5adc5d19e1e60d2879ac773ea8e5">   88</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SMS_SHIFT    25</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a57a7a87dff3b6fe3df038db5664dd79a">   89</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_LLP_DST_EN_SHIFT    27</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a85119eb110109eae9a94d0c8cd4a5c77">   90</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_LLP_SRC_EN_SHIFT    28</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#affc1ebfd06b146cc9e58fbe5be0aaac9">   91</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_RESERVED_31_29_SHIFT    29</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acde6c36b5f9049895f92fb41773039c7">   92</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_INT_EN_SIZE 1</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4bb5f28525ef875eb28d0806fbcc27cf">   93</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DST_TR_WIDTH_SIZE 3</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab54289f3290837bcdc0a23c9a81677bf">   94</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SRC_TR_WIDTH_SIZE 3</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a82a493e369ba529d51d861753d835874">   95</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DINC_SIZE 2</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8687e6b11d2054402b422043b9c39d5b">   96</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SINC_SIZE 2</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a106d3f87d490104c291f55fd096d88f5">   97</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DEST_MSIZE_SIZE 3</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa238b45d3558a2ebd4fc6e9c2844f04a">   98</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SRC_MSIZE_SIZE 3</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac7730c8206abd7462efd09416c36d208">   99</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SRC_GATHER_EN_SIZE 1</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9dc8b707de855eeb5b3d5fc5d8b08dd8">  100</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DST_SCATTER_EN_SIZE 1</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac88d877da1cde747440be72df6efa4f3">  101</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_RESERVED_19_SIZE 1</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af7d9cc10a14c52196ffab01279b8e3c6">  102</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_TT_FC_SIZE 3</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adae70ca66792f2250d10031ff7053669">  103</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_DMS_SIZE 2</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a54c8adeb5a065ab3d7004a714a528dba">  104</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_SMS_SIZE 2</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adabdd033d18cdd9791a43ea473637773">  105</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_LLP_DST_EN_SIZE 1</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa936c6a8afeb2507ee98dce6f447d36f">  106</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_LLP_SRC_EN_SIZE 1</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6b6ba39950f7ee2850d0d649c536f241">  107</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_LOWER_RESERVED_31_29_SIZE 3</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Register: CTL_UPPER</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Upper 32-bit Control Register for Channel 0. This register contains fields that control the DMA transfer.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4f249b1aa1e0a012de9200e40353da6e">  115</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_OFFSET 0x1CUL</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaf106e46872c67acdb7120a6b35e647e">  116</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_NUM  0x1</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3608e71626b7f733ae9625af11e28ebf">  117</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_BLOCK_TS_SHIFT    0</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abb35b4eb95a1cbcf7504abcc683ef02a">  118</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_DONE_SHIFT    12</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac63db8cbc26808e2f49ca18244e7d094">  119</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_RESERVED_31_13_SHIFT    13</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acd62667a15867cce49c4fd5676e42800">  121</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_BLOCK_TS_SIZE 12</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1ae2df98c35cc0bf7055abfa4b11089e">  122</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_DONE_SIZE 1</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa14789a76cffbe9518e038c1f8d536c8">  123</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CTL0_UPPER_RESERVED_31_13_SIZE 19</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Register: CFG_LOWER</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// Lower 32-bit Configuration Register for Channel 0. This register contains fields that configure the DMA transfer.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a55da510fac6e3c3b312842b3a7144f33">  130</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_OFFSET 0x40UL</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae7ea1b92dc873fab341a7501733d1f31">  131</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_NUM  0x1</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#accb44f7111a597a38845dd2a5529cd42">  133</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RESERVED_4_0_SHIFT    0</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af4d434a196d52eeff1c8fdba98cfd416">  134</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_CH_PRIOR_SHIFT    5</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3fb379a61da0f5faffc4fe8164a656e6">  135</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_CH_SUSP_SHIFT    8</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4289f219bc3ee0e0e9f5b9fb92477f67">  136</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_FIFO_EMPTY_SHIFT    9</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a17662be23574d0fe0e37316a53769374">  137</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_HS_SEL_DST_SHIFT    10</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a488dc44ee70cfed37f865b622e19817a">  138</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_HS_SEL_SRC_SHIFT    11</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad95fc82af69b1675e929dbd630c6dbac">  139</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RESERVED_17_12_SHIFT    12</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab521aaaecf3146ade90806d6adca4b65">  140</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_DST_HS_POL_SHIFT    18</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5401c94ca80fc149c16289d537e85b44">  141</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_SRC_HS_POL_SHIFT    19</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9b21663fed3478a4e3ed854416e6248f">  142</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RESERVED_29_20_SHIFT    20</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2d3830c3c2133be73266f7624716ad74">  143</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RELOAD_SRC_SHIFT    30</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae774e47c92632b16ca8dea52ef3b3435">  144</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RELOAD_DST_SHIFT    31</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a53bd40d940952cb9f67826bb8869d9c8">  145</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RESERVED_4_0_SIZE 5</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a16a8e01cf2f042e8c16c5caad6d9b932">  146</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_CH_PRIOR_SIZE 3</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aed87e03f9fb0ca6c5e90856ec06221d0">  147</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_CH_SUSP_SIZE 1</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a29538bfd41222c4b90d507a23783aa6f">  148</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_FIFO_EMPTY_SIZE 1</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6486bae6f639b1f0aae22c5a98d80fab">  149</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_HS_SEL_DST_SIZE 1</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7946a80f4033c481d371ef8e56cf81ee">  150</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_HS_SEL_SRC_SIZE 1</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5d32677e210e9bd8e7e49df702dd6010">  151</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RESERVED_17_12_SIZE 6</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5abd0759022d66804d63e0b90f4de7e7">  152</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_DST_HS_POL_SIZE 1</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab10b402b002797f2830be7163a6f7724">  153</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_SRC_HS_POL_SIZE 1</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a122d0d39241b5fa6338d5bf102d1ff8d">  154</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RESERVED_29_20_SIZE 10</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a78f9fd9474f6b8ff69408261cc920161">  155</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RELOAD_SRC_SIZE 1</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7fa5d1cf80eff8328a2b56e972f32072">  156</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_LOWER_RELOAD_DST_SIZE 1</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// Register: CFG_UPPER</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// Upper 32-bit Configuration Register for Channel 0. This register contains fields that configure the DMA transfer.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac2725bddaa641d8de234ef471cf94afa">  164</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_OFFSET 0x44UL</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a45c545a3279e66b25e06c406019a83aa">  165</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_NUM  0x1</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7e2c06b952db8f340f05e7419144b729">  166</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_FCMODE_SHIFT    0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a11e6b843451deae5e758de3400d5b03a">  167</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_FIFO_MODE_SHIFT    1</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a28f3505929a768293f2f59450b55c75b">  168</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_PROTCTL_SHIFT    2</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a835b63de661aa07d6c084471a8b647bb">  169</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_RESERVED_6_5_SHIFT    5</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae7f13bbe01519935c7d03b16df66f4b2">  170</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_SRC_PER_SHIFT    7</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3255bddbb48a774ae836dd47358950bf">  171</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_DEST_PER_SHIFT    11</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1543c1754ebae07fd5e3f0aecb4ee15e">  172</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_RESERVED_31_15_SHIFT    15</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa870ff638b4285c250ad5e3db439864d">  174</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_FCMODE_SIZE 1</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae8d66727cf3d8006a55eb49c679c1f5c">  175</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_FIFO_MODE_SIZE 1</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a79760806ab2572d3d2df3ae459bf8a2b">  176</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_PROTCTL_SIZE 3</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adfec6902c7700cc8fd90427b058f943a">  177</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_RESERVED_6_5_SIZE 2</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a063a3f01a8df809dcbf2c0abf2b2b4aa">  178</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_SRC_PER_SIZE 4</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aae659263976134080ad6408cc811255b">  179</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_DEST_PER_SIZE 4</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a523679823e09af52900b0b23c624fe75">  180</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CFG0_UPPER_RESERVED_31_15_SIZE 17</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Register: SGR</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Source Gather Register for Channel 0</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a83af7e48f2317f9c240403edb082edba">  187</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGR_OFFSET 0x48UL</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaa7aadc8bc3ba941953a6d729208c2d2">  188</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGR_NUM  0x1</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4ddbe609b094d01ba65984c2000a8b47">  190</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGR_SGI_SHIFT    0</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a945166556bd7df4e01173e889db5578a">  191</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGR_SGC_SHIFT    20</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a833559049cc84e664fb00f2b7d090395">  192</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGR_SGI_SIZE 20</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ace656c8dafee9211ac2b66ac97a642da">  193</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGR_SGC_SIZE 12</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// Register: DSR</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Destination Scatter Register for Channel 0</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad069a419c14c77741fc452e9510daa9c">  201</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DSR_OFFSET 0x50UL</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3b2ec389562e74e1c68e5fd406cdd676">  202</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DSR_NUM  0x1</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a78742f183c15dc458e69c21528b4a10b">  203</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DSR_DSI_SHIFT    0</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8480a6f57d27a0024c2c2f51bad4b4f5">  204</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DSR_DSC_SHIFT    20</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a47f7e6dfdf6178a71ceb0d65e3cd0ff0">  206</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DSR_DSI_SIZE 20</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a379231545cfb89271e781304b11b0e26">  207</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DSR_DSC_SIZE 12</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// Register: RawTfr</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1efdd262f57f7f3a63f971651245ac73">  213</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWTFR_OFFSET 0x2C0UL</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acc1ed83ee833ddeab8f5bea1fe3066ec">  214</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWTFR_NUM  0x1</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0c62c123dc740bc19c5f2cf3f4fa7722">  215</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWTFR_RAW_SHIFT    0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8eec9217465b85ee7c4bbae3c0a39038">  216</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWTFR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a487f1246adbfd4da309f991c44cf2ceb">  218</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWTFR_RAW_SIZE 8</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a852d75020baf5e7140cbae594c83b500">  219</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWTFR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Register: RawBlock</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7c437fbca39f71f42d978fba362d7012">  225</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWBLOCK_OFFSET 0x2C8UL</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8bd0871c07c4846fb52184b43a82518d">  226</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWBLOCK_NUM  0x1</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3d4c674551904b5b2bf2131abfaec4f1">  228</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWBLOCK_RAW_SHIFT    0</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2ba55dcc80d3de11f2a1d448a0f2aeec">  229</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWBLOCK_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a00d1a20f848a2876185d6168a4cb2c74">  230</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWBLOCK_RAW_SIZE 8</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a84a7b608495b09d06521f2f5ece689e0">  231</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWBLOCK_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// Register: RawSrcTran</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abe6de18a9fd10a7461693aa944480e42">  238</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWSRCTRAN_OFFSET 0x2D0UL</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa71f1aca22499820a6b6d9391b3a1f16">  239</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWSRCTRAN_NUM  0x1</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a76cd775b13d3a57ae62bd54f1e2f5403">  240</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWSRCTRAN_RAW_SHIFT    0</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6f425731419bfbbc32b573bb7741f857">  241</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWSRCTRAN_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a983346599428da6372bed2322c7bdfe5">  243</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWSRCTRAN_RAW_SIZE 8</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a04e6f0298ff22621da8f1ef0b52490c6">  244</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWSRCTRAN_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// Register: RawDstTran</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0cbecbded51f25023c5e7897eab6341f">  250</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWDSTTRAN_OFFSET 0x2D8UL</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abd4348c0f2de358970c2b2cd3f1d2c4c">  251</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWDSTTRAN_NUM  0x1</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a952b921db621a777df69c82bd14182ef">  253</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWDSTTRAN_RAW_SHIFT    0</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a86e30a4009c2e2db364077e39bef8934">  254</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWDSTTRAN_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a261af63b3c08196d003fab36b5c18c23">  255</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWDSTTRAN_RAW_SIZE 8</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa429d847bb1ff3d544506de5c9764448">  256</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWDSTTRAN_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// Register: RawErr</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a45d69f1379e0851eb89d4b52c09ccf40">  263</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWERR_OFFSET 0x2E0UL</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afee8efaa9e04df42b421b3dbfac00c7d">  264</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWERR_NUM  0x1</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7e584e44aa8f951d500bd4c71082be87">  265</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWERR_RAW_SHIFT    0</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a42d50fe2fdf189f8916c598e51ef2862">  266</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWERR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a39194752ad23eb686983cf4074ba494c">  268</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWERR_RAW_SIZE 8</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5e47e77efe83f63bc7ffcf5b57066789">  269</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_RAWERR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// Register: StatusTfr</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// Status for IntTfr Interrupt. Channel DMA Transfer complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3441457ef4ec50e90e2b707c61b47e9d">  276</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSTFR_OFFSET 0x2E8UL</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0c8eb939c5286987a1af60e00acf89cf">  277</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSTFR_NUM  0x1</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a28a11ee9ee0019acd79b705321970421">  279</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSTFR_STATUS_SHIFT    0</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a549190a82d6a10a3963705ab9c637a80">  280</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSTFR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6068e3264d8fdb1e301061bad7b14472">  281</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSTFR_STATUS_SIZE 8</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a74bd65a9acab3438385acd7195e7827b">  282</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSTFR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// Register: StatusBlock</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Status for IntBlock Interrupt. Channel Block complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5d060e6a195a7b30e7da4d78e22a2ac7">  290</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSBLOCK_OFFSET 0x2F0UL</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad7d8fdfe00aaddd393ae71816ef108c2">  291</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSBLOCK_NUM  0x1</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaadcad423b70d1632e90d1e57ae27d70">  292</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSBLOCK_STATUS_SHIFT    0</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac19463dffb75c2e52d90f86496df8d95">  293</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSBLOCK_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae15d655037c169072ddef9262e2c5ab3">  295</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSBLOCK_STATUS_SIZE 8</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a227cc7e443c46658ecaaca51ad02a66f">  296</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSBLOCK_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// Register: StatusSrcTran</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// Status for IntSrcTran Interrupt. Channel Source Transaction complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a531ac9dfa76db9093b7a36ac9a91e5a9">  303</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSSRCTRAN_OFFSET 0x2F8UL</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a120bdb85629cb2e49ee85d50e5f941d1">  304</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSSRCTRAN_NUM  0x1</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7c78fa69ac9ebbdf4df6ab71c05922eb">  306</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSSRCTRAN_STATUS_SHIFT    0</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8f48bc1c8633354114b1ca6c939ee6df">  307</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSSRCTRAN_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a43e022e1fd6dbd50c2f5dfc22f2ceeef">  308</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSSRCTRAN_STATUS_SIZE 8</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9cc5054823bda10278f56f2193be7adb">  309</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSSRCTRAN_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// Register: StatusDstTran</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">// Status for IntDstTran Interrupt. Channel destination transaction complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aefdb28ddfe00a59b91bd057604fba36c">  317</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSDSTTRAN_OFFSET 0x300UL</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3eb2c0c22481f06b2f427561d079430f">  318</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSDSTTRAN_NUM  0x1</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a080a5036375ecade9c5c0903376926b7">  319</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSDSTTRAN_STATUS_SHIFT    0</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a50b17ac68bfeb196a1c110c003266fa6">  320</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSDSTTRAN_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9b24096fb9399b19d11ca2a557b3ee91">  322</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSDSTTRAN_STATUS_SIZE 8</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acf6855db1e97c4df94f2b67e2a1e1388">  323</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSDSTTRAN_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// Register: StatusErr</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// Status for IntErr Interrupt. Channel Error interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aefbe2be08ac44a4b86ff0a7a0439f0e7">  330</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSERR_OFFSET 0x308UL</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac11b3a4f4af4164bb2f07eb68dbf63c9">  331</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSERR_NUM  0x1</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0963b7f4ef306349eb385b1a22b48c28">  333</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSERR_STATUS_SHIFT    0</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0191a45107035f06d5b1a937c1b5aca5">  334</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSERR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a002e9fd21d0a78747c5b6e3793598e85">  335</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSERR_STATUS_SIZE 8</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7baca5fd25d4ef3ffe90d702fd4f84dc">  336</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSERR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// Register: MaskTfr</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// Mask for IntTfr Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae4d2f69943a83b29f184f2023535d63f">  344</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_OFFSET 0x310UL</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a59e2f1f4450cabca503643698887e25e">  345</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_NUM  0x1</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aad1a79fcc92156c08e59526dffe72e52">  346</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_INT_MASK_SHIFT    0</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d93ccad35568534a41a9e5f8cbf8067">  347</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_INT_MASK_WE_SHIFT    8</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a22f6ed181c7f5bb9cf5d0d162185372f">  348</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a144fe3285d750f34b1cb187c04f1d69f">  350</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_INT_MASK_SIZE 8</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a07043d021203c01b7aa932381d43bfb6">  351</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_INT_MASK_WE_SIZE 8</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac1b81b0e02c1c1ecfc1a37daab745351">  352</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKTFR_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// Register: MaskBlock</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// Mask for IntBlock Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acd6075922315a28c211924ad8637178a">  359</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_OFFSET 0x318UL</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af9aa3f95b9bf5bbd812a1b67b2dd73b6">  360</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_NUM  0x1</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7518336ab8f693e326acbd02dd54e4e9">  362</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_INT_MASK_SHIFT    0</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5e5194240317d3e6936e0a6d732976d9">  363</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_INT_MASK_WE_SHIFT    8</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a039f2b5e1f7313862e67101ac76ee708">  364</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3e1ce863ac8263c1a13a9b7b1dbcba74">  365</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_INT_MASK_SIZE 8</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7e33444757deec8dbef878d6918a39d6">  366</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_INT_MASK_WE_SIZE 8</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a919cb6fa641392f49ac7844e931dc337">  367</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKBLOCK_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// Register: MaskSrcTran</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// Mask for IntSrcTran Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a91729172b202bffbf6133d2bd45204de">  375</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_OFFSET 0x320UL</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0b0e352ad388de7c0e7c4ea7d58ab623">  376</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_NUM  0x1</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af8a35bc6402333439cf2dc62ba3a2bf8">  377</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_INT_MASK_SHIFT    0</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a43887de75c1c4d97faf1af1b03a8929f">  378</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_INT_MASK_WE_SHIFT    8</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab4c6db85a00c27006f9bba5ff347b259">  379</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a07135b314f47dd239329151582c857b9">  381</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_INT_MASK_SIZE 8</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1e7ba6c7c770932e69fbbdf3e70317fb">  382</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_INT_MASK_WE_SIZE 8</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a04707922657e9db2a5becccca958aad9">  383</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKSRCTRAN_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// Register: MaskDstTran</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// Mask for IntDstTran Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7d05f8e97b72570185c1bc9a363c92f2">  390</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_OFFSET 0x328UL</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad48d03163b1c1f425b8c9e9ff7f7295f">  391</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_NUM  0x1</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aeb41ecb9b9c7b6132e2b41c75d8edb4b">  393</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_INT_MASK_SHIFT    0</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0fabadc3197c0371b1dc6a54b4b35461">  394</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_INT_MASK_WE_SHIFT    8</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1300ce9652d3f7534259c11cdacee9de">  395</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a80a824263d52c3a6da44a3c16982cae4">  396</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_INT_MASK_SIZE 8</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adab668bac00972d58c1fad9d86bc26b2">  397</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_INT_MASK_WE_SIZE 8</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7024770fb54d48df7d828e8cd0c0b4e3">  398</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKDSTTRAN_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// Register: MaskErr</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// Mask for IntErr Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abde60f6a0f521b592679a81edd1857b6">  406</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_OFFSET 0x330UL</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aea446f3fd15ea476c470b62376e91971">  407</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_NUM  0x1</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a814c71a2c91cdd0d89d243e2128f14df">  408</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_INT_MASK_SHIFT    0</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abd4a6cd95d3ae5100814f0de7a6869d6">  409</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_INT_MASK_WE_SHIFT    8</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afd8bf3db167f60223397178c159971c7">  410</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a543dd085f28802a916a259fe262bb434">  412</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_INT_MASK_SIZE 8</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afc524c6989ecc89814ac404956178f51">  413</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_INT_MASK_WE_SIZE 8</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a75765d682441baf3fc0e269faa0932e4">  414</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_MASKERR_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// Register: ClearTfr</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// Clear for IntTfr Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a876e5746bacbabf6c0a3398572304040">  421</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARTFR_OFFSET 0x338UL</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a84e417d91e14b12c95f1729171552d25">  422</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARTFR_NUM  0x1</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad2313803e832c0be47f92462d4252297">  424</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARTFR_CLEAR_SHIFT    0</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1be309c25d6db9f9f5bfb05e1fb4c4d4">  425</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARTFR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7f063a209220832f0133e96e49d26ed7">  426</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARTFR_CLEAR_SIZE 8</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa4d76d9bfa64372d422828a0a96b7a5f">  427</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARTFR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// Register: ClearBlock</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// Clear for IntBlock Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abf707f7b9ff48909b815a6efbd7b61a2">  435</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARBLOCK_OFFSET 0x340UL</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a25f81790b70603f73e492c292d0a41cf">  436</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARBLOCK_NUM  0x1</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a93287ea11806c73033d040abc2cf57d0">  437</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARBLOCK_CLEAR_SHIFT    0</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2f8ef5fe123750c5142d6083b2aaa005">  438</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARBLOCK_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab675a6d51c1b3998559d129a3092df2e">  440</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARBLOCK_CLEAR_SIZE 8</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a65c67098134bd324ec0376c79d06a96d">  441</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARBLOCK_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// Register: ClearSrcTran</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// Clear for IntSrcTran Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab980a76d6ab183de2685ed79ab085350">  448</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARSRCTRAN_OFFSET 0x348UL</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9f9e9856106d0835f4970a9da74fe77b">  449</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARSRCTRAN_NUM  0x1</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a624944028dd257b1a190e5dc3c47af70">  451</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARSRCTRAN_CLEAR_SHIFT    0</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abb62aa7ae1379df8ef0d4eb6db35fff3">  452</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARSRCTRAN_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aef438e3aa7966314fc0c1500abe77c5e">  453</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARSRCTRAN_CLEAR_SIZE 8</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a22d946f012ea26d4b9c2db08c407c853">  454</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARSRCTRAN_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// Register: ClearDstTran</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// Clear for IntDstTran Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab116457bfe3439812d066720af55c409">  462</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARDSTTRAN_OFFSET 0x350UL</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad323ba7009afde2f8ad6eb4887387004">  463</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARDSTTRAN_NUM  0x1</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af319121ccf6dec7fa50e78ca3d21147f">  464</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARDSTTRAN_CLEAR_SHIFT    0</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9f49ac257e385dffd9730d3da3b6db2e">  465</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARDSTTRAN_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a48259a487b01182d71f7a7fd1f885ec7">  467</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARDSTTRAN_CLEAR_SIZE 8</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3349edf8beba0f2630ccf814bc5d9c1c">  468</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARDSTTRAN_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// Register: ClearErr</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">// Clear for IntErr Interrupt. Each bit of register is allocated per channel.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a53fb342222ed7058139dd53dfbf61b10">  475</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARERR_OFFSET 0x358UL</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad4ae052ef156be0b27a3a57ef7108a5a">  476</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARERR_NUM  0x1</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1965e93b72037e7311e4659dab407259">  478</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARERR_CLEAR_SHIFT    0</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a015f3fd4b95ac9ce8aa25fb50c60a687">  479</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARERR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4993d4958ba8b2fbb368c5604bd35a31">  480</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARERR_CLEAR_SIZE 8</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a41b3fc4d4775e5753162754d2c8e7d31">  481</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CLEARERR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// Register: StatusInt</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// Status for each Interrupt type. The contents of each of the five Status registers StatusTfr, StatusBlock, StatusSrcTran, StatusDstTran, StatusErr is ORed to produce a single bit for each interrupt type in the Combined Status register (StatusInt).</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4c09d177bb99771fc7422a947cfbb588">  489</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_OFFSET 0x360UL</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad2168326c58027022565324c3cbaf579">  490</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_NUM  0x1</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af369051ba08fd823369c9187c7a4aa7d">  491</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_TFR_SHIFT    0</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a751fe66d5485c5ab7a5d75dcb768d306">  492</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_BLOCK_SHIFT    1</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a28372e4f78f1b7ba4583d9519a5f3da8">  493</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_SRCT_SHIFT    2</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a89d09a3823de8d92c4b92ec03c488999">  494</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_DSTT_SHIFT    3</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aee48eae783f6812af1cbd8bd60cb0a83">  495</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_ERR_SHIFT    4</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a95324e2a212502323a40547991661937">  496</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_RESERVED_31_5_SHIFT    5</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aec5752167b5fef1660892a69189557cc">  498</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_TFR_SIZE 1</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab4e3bcab91e7864f797ca8fa60f6f8cb">  499</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_BLOCK_SIZE 1</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#addd108cc053072525d97bfe56204e654">  500</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_SRCT_SIZE 1</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aeb422ea4a99181c0d1a8fb161360916c">  501</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_DSTT_SIZE 1</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abbfd0cc7704be2379887edc663154e51">  502</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_ERR_SIZE 1</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1a256b7a385a544b142de3b194d1e97c">  503</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_STATUSINT_RESERVED_31_5_SIZE 27</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// Register: ReqSrcReg</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// Source Software Transaction Request register. A bit is assigned for each channel in this register.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afc055cc7733e06e063a412aba38b7771">  510</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_OFFSET 0x368UL</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad2f0ef31afa14f12042a1880bab50c27">  511</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_NUM  0x1</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1e2f3355f8cfd681cf6b87272ce18a79">  513</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_SRC_REQ_SHIFT    0</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a504797a85fc38dade70044c172dda2e4">  514</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_SRC_REQ_WE_SHIFT    8</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa83e9455b76b5e63f50f8ba340e0ae44">  515</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0a5b445c48efdb78b0faea78fa1ece54">  516</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_SRC_REQ_SIZE 8</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a624a135ce6c964805b15c4ed67dd6ed9">  517</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_SRC_REQ_WE_SIZE 8</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a05177b66f655da2ff7156dd25f11df0a">  518</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQSRCREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// Register: ReqDstReg</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// Destination Software Transaction Request register. A bit is assigned for each channel in this register.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa99c365450ffa7f114d69f67c69e2998">  526</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_OFFSET 0x370UL</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af34c3ebed42abb61f60ca730c02f7e2a">  527</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_NUM  0x1</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac516e8e28854e48fa7f8559dfc8a9d73">  528</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_DST_REQ_SHIFT    0</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2d354b203db6bb20cc93aa6967ceb903">  529</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_DST_REQ_WE_SHIFT    8</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a43cfcb3b9f737f108f974f708d397a51">  530</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4ce8b77b84168a254583323750ef3125">  532</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_DST_REQ_SIZE 8</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa810f0020e4cad202f583855b40e0941">  533</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_DST_REQ_WE_SIZE 8</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a92c5dccd2120d66a2527680ffde0ecaa">  534</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_REQDSTREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// Register: SglRqSrcReg</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// Source Single Transaction Request register. A bit is assigned for each channel in this register.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8d647950809728e26d31f989c6888aa9">  541</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_OFFSET 0x378UL</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acd974a9fa7ff660f3ff8d500ab4873e3">  542</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_NUM  0x1</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a91fd2870fe4858be06c15333b0bbe57b">  544</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_SRC_SGLREQ_SHIFT    0</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aafdc10b869ebeaf740743cd12be4de9c">  545</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_SRC_SGLREQ_WE_SHIFT    8</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a49fb133321d98860a5db75ce78698312">  546</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abe58c3d35df49b9b81b03bbe5e0ecce8">  547</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_SRC_SGLREQ_SIZE 8</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a07a3a9fe1aa0ffc1e3d768b97f07ae77">  548</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_SRC_SGLREQ_WE_SIZE 8</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af40e5ac685391ebf6560ca6ca68955a4">  549</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQSRCREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// Register: SglRqDstReg</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Destination Single Transaction Request register. A bit is assigned for each channel in this register.</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a63e12393613eaf4b7baec83846d04127">  557</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_OFFSET 0x380UL</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1d8bb0fe732eecaf6b2749faad9bf912">  558</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_NUM  0x1</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adea3224629e7c00961b28143f7c126ca">  559</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_DST_SGLREQ_SHIFT    0</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae4975a8de3cb17559101a4d9a5e581f2">  560</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_DST_SGLREQ_WE_SHIFT    8</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a39e91f9e3a90ae39c091f349161801ca">  561</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aebefe0efd7fb9b40d4ada3f83b7b9ab3">  563</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_DST_SGLREQ_SIZE 8</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1142092b94bdcb71fb211d638d563bf3">  564</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_DST_SGLREQ_WE_SIZE 8</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a71cda6d68b37f50fb931da088bbb10cc">  565</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_SGLRQDSTREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// Register: LstSrcReg</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// Source Last Transaction Request register. A bit is assigned for each channel in this register.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af385912c5b7de267800e29313f3baadf">  572</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_OFFSET 0x388UL</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8fa13f01d9c4840c965a38eded5ba41a">  573</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_NUM  0x1</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1cce5f594cac6d60d3a0184c6fb61e16">  575</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_LSTSRC_SHIFT    0</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5078495cccad4f29636af7069acd42ed">  576</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_LSTSRC_WE_SHIFT    8</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7ca41e40fe359f4c3cc7cf8f05b71266">  577</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a65c6815903852923180675067e097323">  578</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_LSTSRC_SIZE 8</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aff96f967b66451464eff91c97c838b87">  579</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_LSTSRC_WE_SIZE 8</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5f22bbe722a69e16ed42e5f9bee80fb2">  580</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTSRCREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// Register: LstDstReg</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">// Destination Last Transaction Request register. A bit is assigned for each channel in this register.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae3a2677072464a534faf0c079a0c1ce6">  588</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_OFFSET 0x390UL</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1b84978e70df6b7e5ebdb8b15be47717">  589</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_NUM  0x1</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac63ed5392182d54252c70beb7835ba75">  590</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_LSTDST_SHIFT    0</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac2ead2c0ecf776bd1502f486743d725d">  591</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_LSTDST_WE_SHIFT    8</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad6959b62d851932080b97bbc2a071788">  592</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7b822851452542691e412a0c7674f260">  594</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_LSTDST_SIZE 8</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac1ed4c47adeb6af521187c6454037c0f">  595</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_LSTDST_WE_SIZE 8</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8b0844229a79ede58eace494d3570d13">  596</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_LSTDSTREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// Register: DmaCfgReg</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">// DW_ahb_dmac Configuration Register. This register is used to enable the DW_ahb_dmac, which must be done before any channel activity can begin.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a625136fe8ea6dd359f958733aaca3d6d">  603</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACFGREG_OFFSET 0x398UL</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adf7d6d22269f95b1d666d80db0cf1938">  604</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACFGREG_NUM  0x1</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8587faf41358941903b11d3c6866c6b4">  606</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACFGREG_DMA_EN_SHIFT    0</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d416273b443f95eb42341b572e1eba5">  607</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACFGREG_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4fa7b3f96e64a9f9d77d4a871787b666">  608</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACFGREG_DMA_EN_SIZE 1</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac37eb08f113367419eb8d73d5fa3ad7c">  609</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACFGREG_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// Register: ChEnReg</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// DW_ahb_dmac Channel Enable Register.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a34d849cb599c73bba7b7824b2e132094">  617</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_OFFSET 0x3A0UL</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a18524f564ff11bc2bbc82f82065a5dcd">  618</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_NUM  0x1</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a80e6b89b76659ed3adf2932653e7e72b">  619</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_CH_EN_SHIFT    0</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8cf1ff9b46bf6a772819cb9fe74b9f82">  620</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_CH_EN_WE_SHIFT    8</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2494a3861056039039f9cce7f10970cc">  621</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3b68c53d31d0024b628da59222911b89">  623</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_CH_EN_SIZE 8</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a69af4e63eb8382d02de0019e2e6e7d2d">  624</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_CH_EN_WE_SIZE 8</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab46ab1985d2dfb89f4e5e7339ec6b7c4">  625</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_CHENREG_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// Register: DmaIdReg</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// DW_ahb_dmac ID registe. which is a read-only register that reads back the coreConsultant-configured hardcoded ID number.</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9a9462cd067d77fb7fa0805e319b147c">  632</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMAIDREG_OFFSET 0x3A8UL</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3ac70e53895f044a77f15182fa451ee2">  633</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMAIDREG_NUM  0x1</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae711773ee05f0ba73f6de78f465571fd">  635</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMAIDREG_DMA_ID_SHIFT    0</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a32795643f45ef431106b293d92976307">  636</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMAIDREG_DMA_ID_SIZE 32</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// Register: DmaTestReg</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// DMA Test registers. This register is used to put the AHB slave interface into test mode, during which the readback value of the writable registers match the value written.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4ea5e0c52d287096f5bc3569e7a162bf">  644</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMATESTREG_OFFSET 0x3B0UL</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad50d74cbfedaaa3ebe6bf50a0fd65254">  645</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMATESTREG_NUM  0x1</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2e476e428526a99108d5580e770d8328">  646</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMATESTREG_TEST_SLV_IF_SHIFT    0</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a636eae2322d1997d315a5443bb4f6d8b">  647</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMATESTREG_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a87b3b2f63c9421595dac8657206a5f7c">  649</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMATESTREG_TEST_SLV_IF_SIZE 1</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1454abd69790c1b829e8b70d3857a764">  650</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMATESTREG_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_6</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// DW_ahb_dmac Component Parameters Register 6. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aff2d6b7228ad429baf2369c418aa7c34">  657</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_OFFSET 0x3CCUL</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5f340abcd70da79a907773ae80150b90">  658</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_NUM  0x1</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa3ec8076c922f2a6603780374df88b1a">  660</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_DTW_SHIFT    0</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae4f0898ee17fff41781827d68152addc">  661</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_STW_SHIFT    3</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a65360bbdc094de2bcbe3783125dfbf91">  662</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3d044b02706225c2b687767d05c80861">  663</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac16a898ce34d6e711bb50821fb9369c3">  664</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac35455f1c70529656990f9e03b4d2efa">  665</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae558e08a78e893b6508fca2ff247f7a8">  666</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a47760ed232671c846862d9d96d387350">  667</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad861710dff3436c0ddbc743e7e0eae12">  668</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a60dd56581d6e627e40b3d5543a4c47ad">  669</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af1d0d7a0ee8960141aaa58c251f95ba3">  670</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_FC_SHIFT    14</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad6ff0968ac502dfe76c738bad030951f">  671</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa2e32b1697c7e6e937ae7c0394bf2713">  672</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_DMS_SHIFT    19</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa5ae1d76decef19bafcf2ef29609caf4">  673</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_LMS_SHIFT    22</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2f13135305d4835a46e88655d75e5ddc">  674</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_SMS_SHIFT    25</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#add46988b91371e785b1ced2ac284a13c">  675</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acb04cd11f5a69f2e1008e2b13edce825">  676</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a18149894b5475be61ddca9111ac19b42">  677</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_DTW_SIZE 3</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad93ab49fa5d97c541f77e48c86c5185d">  678</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_STW_SIZE 3</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa206f7438cd88e88d63812b8cc365c35">  679</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ace9011de1f9bb3e0fcacacd3799f5770">  680</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0644ad2b6c7107a06a155903ab0a717a">  681</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af39b1593a2d17dffb248b64383c78dcf">  682</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac3b87fa542df3912639c7420294171ea">  683</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aef9e1066b5cec9f08a8e5b2556f7fdb3">  684</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1a08e2d463a6d70ce122ac28ba037ef5">  685</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad2d3b889b80e334cb7fd039f45dee1c8">  686</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4d0a9ff1f30f136daa97af8c1e4ba661">  687</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_FC_SIZE 2</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a702e2a4c4f027cc6365d47a542b2b15f">  688</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0e3b1bbe120839ea89508cad05a96a97">  689</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_DMS_SIZE 3</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4e102fc6ecb93ba576e1ddde84f74f74">  690</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_LMS_SIZE 3</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a18af5e58625ca2929ba0a492bd76b81d">  691</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_SMS_SIZE 3</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a363b8291575fa537014ba0f2353e5d6e">  692</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa2727caf6c534502f23bbf1250f58a60">  693</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_6_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_5_LOWER</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// Lower 32-bit DW_ahb_dmac Component Parameters Register 5. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a135e69236c744235a26c996077cf44b8">  701</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_OFFSET 0x3D0UL</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af1b312a9e9cb704e69ab3ac8118746c2">  702</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_NUM  0x1</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9e8e016f5140dd3be811f91329082efd">  703</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_DTW_SHIFT    0</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a70523f297f32538606380bdf85492409">  704</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_STW_SHIFT    3</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#affd8ebc471f722ae98a8811c17e0c953">  705</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abbc4263eec87c1f6425cf00559b0748a">  706</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a633e023d21628a4140741a3a7f9d12cc">  707</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a480df10e646791bff158481b03eb54ec">  708</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9e16f59cf80b386a74331c28283c74b3">  709</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac8c1f3827415c587d075600ad69937d3">  710</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a29a9a6e2fb2cdb2a639612e21359bfc9">  711</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1b8ab44bbf440b44be64ef8cb86c0487">  712</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac31462c8d5f5ade54cf2ed068d8b7495">  713</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_FC_SHIFT    14</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a99d9857bcdad55a55fca399c446d78c2">  714</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9c17f4592aef3fed8e70e2e68f5fc623">  715</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_DMS_SHIFT    19</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3efdd6262adb38f9ce242cd4f16e4f16">  716</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_LMS_SHIFT    22</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adb816dc7cc0fa8b68762733e584d3964">  717</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_SMS_SHIFT    25</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a63bf0fba552b66f3d06c4a318df46a9e">  718</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4e66ef20a0cacc4625de81b152f98412">  719</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6a4f98bf952d8445c699f8eccd2617df">  721</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_DTW_SIZE 3</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a159053e2a8cf773432da119161e1476e">  722</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_STW_SIZE 3</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7f2d78955b0cd86c935892b7156b9b54">  723</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a82fb7cbd100ff3af2f9d62403c2bfc36">  724</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af5c47ecaec730418dc5b11ad3a97a0c0">  725</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acecfa0785be5d2361781ae124003948f">  726</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad65364f71ef63f75ed3ab48052f10f80">  727</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afb8cc9c117fdc25d3a453c4dc20a691f">  728</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8aee1fa6b1fab664e38cc88620f6419c">  729</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a328f5dab587651952da746b6f4618bcc">  730</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a000f7246e086ec32abcf70840837b5e0">  731</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_FC_SIZE 2</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7051aa13dcbe0c90f51bbe481cad8ba9">  732</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a793fb87880ef7a18d5904be8f5b66581">  733</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_DMS_SIZE 3</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a537509eb3c87ded7d7122275e74e8ad3">  734</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_LMS_SIZE 3</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d2b4b1476e95ff2418f34a4d53d8d90">  735</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_SMS_SIZE 3</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a49d01b326c82c2ee0e599488e57449c1">  736</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_CH6_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5d008a82c6d7a611db210067516cd36c">  737</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_LOWER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_5_UPPER</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">// Upper 32-bit DW_ahb_dmac Component Parameters Register 5. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab0f646b2b0b6911b1f7351570e1a6438">  744</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_OFFSET 0x3D4UL</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae162cb651992df9934e04d34faa2f845">  745</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_NUM  0x1</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aeff7ceffb81e25398c3d0479ff4a6c03">  747</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_DTW_SHIFT    0</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a36f1275ba8f77520683c415d359f886c">  748</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_STW_SHIFT    3</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5e4b74023c01d440202443ab715c7ae1">  749</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afa3079cb425ef1e7555a04c64185b9a1">  750</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a68d176f9150eddfd80dbd032012ab050">  751</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a74d744260c6eaea48257541737682d2e">  752</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8dcf10994017588a6a14deb77a8a83d8">  753</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d8d1cf55c2dae2f4cc3b30ccc7599b6">  754</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a166e6a9bd5af1a16616eee6599a2160a">  755</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4545e91315e60331c584cea92ad073da">  756</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af2b9c6ea630d0c76ab7e6608b562097c">  757</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_FC_SHIFT    14</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7a753971b5a553068705976bfda68558">  758</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a816b844a64847d110f733f5830e3247d">  759</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_DMS_SHIFT    19</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa679de4d74521314c37c8c5d1d70b150">  760</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_LMS_SHIFT    22</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a77db99d4f26a5c03c1a32957161740f5">  761</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_SMS_SHIFT    25</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a16ea3293174d6ba81e821ee456f2b64b">  762</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4143875184d4cbc9a9797976b9503994">  763</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a59774191362ee7215c904670d9245faa">  764</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_DTW_SIZE 3</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4de119358dfa282fed4a92175377d07c">  765</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_STW_SIZE 3</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a90e2864315947a9abd4e8d11a4a54772">  766</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af2f4434488b641cc1ee51b45a01ff87a">  767</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a74324cf4a8c8fd9a47880f98fd154160">  768</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6c902f702912ff1a93266db41f20a893">  769</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa9f6035a929ed8083f519488b8c58c38">  770</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2fe9e5a1b0fcbe3716f1c2bc3179676d">  771</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afa6973d748773f05e3129314e732800b">  772</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6154dc5946e280fe508f0ff3d3c99522">  773</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa2432538f38f354cbe1e816ed3bb681b">  774</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_FC_SIZE 2</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa4104acc18d752c1e86786cea471bc1a">  775</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad631a544c1799d3d9092b793ce2f8163">  776</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_DMS_SIZE 3</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a64476a11622f9613486048861cc7b9fd">  777</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_LMS_SIZE 3</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a38c132729f79946718dd964b82ff1c5f">  778</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_SMS_SIZE 3</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aca079eb5e6ca5dcee68ab29cbee819ac">  779</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_CH5_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad3361b31a8424be8ce5d7e6733715bf4">  780</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_5_UPPER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_4_LOWER</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">// Lower 32-bit DW_ahb_dmac Component Parameters Register 4. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0488712423d25f0b92de66e5a45c63a7">  788</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_OFFSET 0x3D8UL</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7eae53d9e7b49670cce46024e93dff56">  789</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_NUM  0x1</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae155f6b73ff330411a123430d1dfdd68">  790</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_DTW_SHIFT    0</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adc06751336ef7c142b376f80208861c1">  791</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_STW_SHIFT    3</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af0e86a81ae2e30125775a29bd396fb6a">  792</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa72ab2755ab843dada80cbbdd7d445cf">  793</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a54ba8c316efc19882257f3a7a57210c4">  794</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6d2c2e1852172e53d69c980b27f6748c">  795</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab8b8a74dc3ee4f6c8399fd00600164cc">  796</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8af87935f92d0eec1ec3f7e9cb00d2b0">  797</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac4821f954939dd131e87d592591204c3">  798</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a70d3ea7ca9dc2f109a2546e5231df141">  799</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac55cfac9085a2b05c0d32fa3a38e5b72">  800</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_FC_SHIFT    14</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3569331f0188433376fdb9a4dc78591d">  801</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a18ac9f83ad815429cd8af4981b3256ed">  802</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_DMS_SHIFT    19</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaf01f25a483d18bdbc9914aec53b493c">  803</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_LMS_SHIFT    22</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0fd19d43adf785cf8011da74344b3219">  804</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_SMS_SHIFT    25</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7451aabd320fe842ec46f36432613d64">  805</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5d87a7879823a5c86f63bb0f509271a4">  806</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6ce63d7c3d68d6528ec844d4a224a670">  808</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_DTW_SIZE 3</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae57b57e6c6aab3f18f91c64221e66e8e">  809</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_STW_SIZE 3</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a394ccf4808106d22f2bb94ab4b2a068e">  810</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa6bebd3f1ba36f8e56d02fc3fa4dcf15">  811</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1bc1fc79be411326764a2c10e314b9dc">  812</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4da7f755d55d1605fda2c56d8e6693f7">  813</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aeee864b9380f1c5649c197a4455ceee4">  814</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a354b8912242dded56639a36ee8c89582">  815</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a93013fd72810a1dca80cc2a233820c9d">  816</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a030e2009922a564df298a59bb87d3593">  817</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a72ecb0fa99f4b987e5a321cba108fab4">  818</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_FC_SIZE 2</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9e41081f36acc2605b3050159e0a960e">  819</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a23da0de481f449df666293043f21269c">  820</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_DMS_SIZE 3</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aefc4ff122366ff003e90dc19117e8d2b">  821</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_LMS_SIZE 3</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a99b91fde0159237e9d5c372e491a18f1">  822</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_SMS_SIZE 3</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af5a853071b929d493721ded6599ac918">  823</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_CH4_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a51a0c96c7ef2c501e2630550a8df0825">  824</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_LOWER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_4_UPPER</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">// Upper 32-bit DW_ahb_dmac Component Parameters Register 4. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a48a0208b6a66418b753da55c7f3dff87">  831</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_OFFSET 0x3DCUL</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0c039b93d709b394076dd9254edf249c">  832</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_NUM  0x1</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5ead591b38cd1417c5e90cd9c744d62b">  834</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_DTW_SHIFT    0</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adfe2f28d1211ba1cec7b1c3d107b91c2">  835</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_STW_SHIFT    3</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad9cd05ba6047c33eb297aeb177fff764">  836</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acba660cdfbd30cd305661984f9f17232">  837</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac348ac5962f2ec1d85b79a6db49c5ad3">  838</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad6272fd06da0292d7794cca23fa8cfff">  839</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae4e7eecebaf48adcf67fe0fe8e073cc0">  840</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a78b7c9043c06081a1853370de3c116dd">  841</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab932781d6abfc77e1deac5643dc386d4">  842</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aac115163479ce109ea36426e8bc33e0a">  843</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a394418078de0e552d10a33ad18b682f7">  844</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_FC_SHIFT    14</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afa4eb73f7a0001e7ae19435c0bed2c96">  845</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a196d01bcbef8e4ffeb3881f4326a61ed">  846</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_DMS_SHIFT    19</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a57bc3f3236670676b049160fe0813da3">  847</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_LMS_SHIFT    22</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae058d18357f1fefcf5249660e7983c01">  848</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_SMS_SHIFT    25</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac632626372b4d57c52a9bc23be94e0a5">  849</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa4f52ae46559d2b3f6ba8b2ea394511a">  850</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa744c3f5609e40bb7d4e387bfa320f1b">  851</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_DTW_SIZE 3</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4b5af00e8cc8163d2ffd9bed52e3d936">  852</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_STW_SIZE 3</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a69e37fd276a92105ed069a52b2acb67f">  853</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a538a93699636d6066110c61fec24a0ae">  854</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae259f1eed391056d19d8639ce498ee87">  855</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad0d3607230bc3570f2ae1a23755ddbe9">  856</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aebc2734f4cf26b4f5023b9c61adf6ae3">  857</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abaf33c1fded01cc8058b1ce37548fc87">  858</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a89437d8d82ac7c36af3dd26dfcd78511">  859</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac00d4e3c7a6b7cfdbc5b05a99d501c48">  860</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a36dd135dd1b1d7306783ddf1cfe602eb">  861</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_FC_SIZE 2</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a39160462afd6ff5eacafaa4e343836e4">  862</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae06b11ee15b2646d0e290e1d6aeebccd">  863</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_DMS_SIZE 3</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae10a91f92da53ca132cdd8cf5870d655">  864</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_LMS_SIZE 3</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6a8942f24eb3ecf2f200aa9ec0644f1d">  865</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_SMS_SIZE 3</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9c86f0d9a95d884658ad0c89c6407b4f">  866</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_CH3_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8108744c1bae9e141126be0c09de06da">  867</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_4_UPPER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_3_LOWER</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">// Lower 32-bit DW_ahb_dmac Component Parameters Register 3. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2d5b36222b136dbfeb49d140744040e2">  875</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_OFFSET 0x3E0UL</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a22c047098722d28fc48de810a285ef02">  876</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_NUM  0x1</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae47862c5667f44f0695dec28532d4dfc">  877</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_DTW_SHIFT    0</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a74eae758cc259e0c4eb534a496359714">  878</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_STW_SHIFT    3</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a755922dc0dc494a898b35a0f745a3c26">  879</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a35a5d77abd74214bd1dee23f2c219d28">  880</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afd472e2eef5c996f62802d6e14dd3359">  881</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac13a0c76c0a5dfdbcb963447715bb217">  882</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4276d5b3c73fae3aa46cab95e15645f3">  883</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8ea8af5b9e9e2f62272061aafef4ab01">  884</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7bc40a67f0ed70faecbf91e2b9d60c1b">  885</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4b9caadabb88437da2657e4b84fcde82">  886</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a551245270ec8ef0c36d6a060facff201">  887</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_FC_SHIFT    14</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9ad797900d9bd36f6438b8581429dc6b">  888</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8695571a394088b4793cf0cad2a45fb1">  889</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_DMS_SHIFT    19</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6b3baca7ee50ab749a9a149f46ae6fcb">  890</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_LMS_SHIFT    22</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab15e58762d6327bc0b6765d334c2c786">  891</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_SMS_SHIFT    25</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a68d8892cf9e691e21598cff4ab88466e">  892</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad6f052c0aa5c2a82e8f9d637e6016074">  893</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a75d39516102addedf0da4f71e548bf5b">  895</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_DTW_SIZE 3</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9ccd78dc1557f05ccb8bd58e753bb79d">  896</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_STW_SIZE 3</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac898509134aec665aa429e52df5bea89">  897</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5b3d6587a181e79a7832baeafe3fbe93">  898</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a19b3a4686f0e7efa2d9c2a5b342bdea0">  899</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaab8c70f13d01e0a1ff35185b367f6e5">  900</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a25830a9ad0b900364d6bffe5cc99ac8b">  901</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a417c035ccaddbc50ff036fbb75cb4edc">  902</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af4c2b978a37caf1bd6b80117e7423190">  903</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aeff07bcabb05bbd523eda6090640de22">  904</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a51878b97f98b7308cfe82cc0ec081e71">  905</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_FC_SIZE 2</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8d7492a7ed9e7993dd806a0eaf11b20a">  906</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abfe0441d8e25f57e3c4f2df57a64c4c7">  907</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_DMS_SIZE 3</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9eaac2f3b751fa1d23ae391457441f0a">  908</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_LMS_SIZE 3</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9dd169a9a54b7c9cef813c386302a9b8">  909</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_SMS_SIZE 3</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a26ff1fd17889c45d0127591470dfdbf0">  910</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_CH2_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a03394dbe7811dffc93260bd643892d4a">  911</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_LOWER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_3_UPPER</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">// Upper 32-bit DW_ahb_dmac Component Parameters Register 3. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae9d34d3306f669a8c63a35fc5f029b2a">  918</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_OFFSET 0x3E4UL</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2e5e0f2b19e6983a0796127f78b6f835">  919</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_NUM  0x1</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a44c65e548dec5b2be7f3d5c4430003b2">  921</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_DTW_SHIFT    0</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abb7235b913e0f2bf4a542ce37ab52a66">  922</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_STW_SHIFT    3</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a320352e29916885ee0c6ce226c18d8a9">  923</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa0648549036778eff4fb9413811ff59b">  924</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5ced378d5029a1bc798ab827f1891c2a">  925</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a08973464ec2b1e4fc37cda261de9d8fd">  926</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a75f58b05a43f737d2de02e2e450687f3">  927</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a321ac5b5d56e061d85c0de4c845c996a">  928</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a492e31e9863fe4a47f7dee3fa3a0ce84">  929</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab566a0bdf7605ef1ee6cf737930bb36f">  930</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a474f597a0114301d8c9bb00f3f2d1776">  931</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_FC_SHIFT    14</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad4b1d9b5316587b7631ff8bca027bb85">  932</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5b467289b050c5c941af79361e49b736">  933</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_DMS_SHIFT    19</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8671fef8c7ca859264e0ee8aa326280e">  934</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_LMS_SHIFT    22</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a27294a5d7e05214c0c7792cf4d989007">  935</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_SMS_SHIFT    25</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a56eca67d7089a24a30298e1d2686d9bd">  936</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4e7d43680865b199294d509b84db8b6c">  937</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3b813b2f051766aaf891ffb8d3c90c49">  938</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_DTW_SIZE 3</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2bced8ddd15d78dab80fa6b9cc7e0fdf">  939</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_STW_SIZE 3</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a101d03290f6b0a540979d78c73627bb9">  940</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab1641a80029b3d1887d464f4b730b152">  941</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a75778a6af15bd2999f8389450b843db8">  942</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a24820a3fdb02ab3f1721184b5b2e2729">  943</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a447400152560498cdeefbc70fca238bb">  944</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4fa0e2beb129e9d3b428a95ee8634602">  945</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad751837105bb18d7d251ee5d3fff7ce4">  946</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a70a19fe49be0013dbcb63c881ccec079">  947</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a96f2169130e9b89f2232066dd3358ae0">  948</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_FC_SIZE 2</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a981862577b3a7e9a2a37cf178a98ea13">  949</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7f0ca86819e9d64fbf53d2f3d5c06742">  950</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_DMS_SIZE 3</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adda410ecc1180ec58469415c5cb5f477">  951</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_LMS_SIZE 3</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3dfffd38ab4fdac231c6fcc3a33efff1">  952</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_SMS_SIZE 3</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a52bd91fa72cd6e4674c622287bf02ca3">  953</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_CH1_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab8ef487b085f67a439078adc030cb103">  954</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_3_UPPER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_2_LOWER</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">// Lower 32-bit DW_ahb_dmac Component Parameters Register 2. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab4cc2c96fdd90aebb92646a9579a41b2">  962</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_OFFSET 0x3E8UL</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abcf869aeaf45d19cdad0e6b606873e65">  963</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_NUM  0x1</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a56071025b4af47684e9d571044748ab2">  964</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_DTW_SHIFT    0</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab3896e1dfaf04cb3c815c6342a21ec6e">  965</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_STW_SHIFT    3</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5d6579163d18b9dcd3ff39eda935cc32">  966</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_STAT_DST_SHIFT    6</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae007f6f9be8b14a773cfba3afb979e48">  967</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_STAT_SRC_SHIFT    7</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2c9d04ea956e98343297e63f11a65b41">  968</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_DST_SCA_EN_SHIFT    8</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aad017e120e59c79d724133f714ec3f13">  969</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_SRC_GAT_EN_SHIFT    9</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acbba879c7d64097ad95bbd5da94c8134">  970</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_LOCK_EN_SHIFT    10</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac6d9f7c3c14a4fceaeeba94fc3828c06">  971</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_MULTI_BLK_EN_SHIFT    11</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af06060140038b285e69b6b2e338fb77e">  972</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_CTL_WB_EN_SHIFT    12</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a94e3c9db53797f2068722fccfe810526">  973</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_HC_LLP_SHIFT    13</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a3e4bbb46965356693b2d5137cdc87528">  974</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_FC_SHIFT    14</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8b31a45d1cdab0dfe42a5fe1030812f7">  975</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_MAX_MULT_SIZE_SHIFT    16</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a79a83f9f651e2fb4f3387f7b80db5d19">  976</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_DMS_SHIFT    19</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acc73351bba3fd4262aef821f5ccccc53">  977</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_LMS_SHIFT    22</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9e43861f98d4859803441a8761b4dfb4">  978</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_SMS_SHIFT    25</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#add364aa6fad3ac754ccfd91fb342a32f">  979</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_FIFO_DEPTH_SHIFT    28</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a41d744e199be8c7a8f3ce6e44959225f">  980</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae5b2bd4a751c16e0abd98c98136ac333">  982</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_DTW_SIZE 3</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa11bb13bb2e7561aaf0ce9908bd9c49a">  983</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_STW_SIZE 3</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afee2e12c0640484021f4da76ef22a7bc">  984</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_STAT_DST_SIZE 1</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8d566ba87726415075695514d838af9b">  985</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_STAT_SRC_SIZE 1</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad960a1f86ed051073706a01f53a50455">  986</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_DST_SCA_EN_SIZE 1</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a72db4445427198c3faee2356883c29a9">  987</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_SRC_GAT_EN_SIZE 1</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afb24672da8496017b4315a3a50a73b99">  988</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_LOCK_EN_SIZE 1</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a177ee47393d521acf65ae5f3422d65e2">  989</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_MULTI_BLK_EN_SIZE 1</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a37f3a0091d3a46f9e56c903c4d088323">  990</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_CTL_WB_EN_SIZE 1</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a26c01ba6c7f6fe64e8db373a5cf334e2">  991</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_HC_LLP_SIZE 1</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa457b0f9ec2a6890208fd025580e812c">  992</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_FC_SIZE 2</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a233cd20b5574f34e6a24ff9ef07d130a">  993</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_MAX_MULT_SIZE_SIZE 3</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae29c26a10f700a495792b3483b04c0d0">  994</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_DMS_SIZE 3</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a836bad5f4d7bec9f8b7d7a6013842a4e">  995</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_LMS_SIZE 3</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9b8b8a5dac27259f5e7acb463a9c07eb">  996</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_SMS_SIZE 3</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac08828dbf6a5f42d82352d523d9798ab">  997</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_CH0_FIFO_DEPTH_SIZE 3</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a45ae262ae8057e3b844e50f2b4b0e3b7">  998</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_LOWER_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_2_UPPER</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// Upper 32-bit DW_ahb_dmac Component Parameters Register 2. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0f58c42a1aba59ac5472d894327969f7"> 1005</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_OFFSET 0x3ECUL</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a846bb1617e4d965521a96088ccf0a8e2"> 1006</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_NUM  0x1</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0dea807e16abbc4ad8cd331a56969b0a"> 1008</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH0_MULTI_BLK_TYPE_SHIFT    0</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab4fd04dbb5e638052bfbfa71d2681ae8"> 1009</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH1_MULTI_BLK_TYPE_SHIFT    4</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a729c8c1cd1da5f2f264e2b75661b9900"> 1010</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH2_MULTI_BLK_TYPE_SHIFT    8</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2dd82bfbe164d3bb542fb2e3d4e13f7a"> 1011</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH3_MULTI_BLK_TYPE_SHIFT    12</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a05fc982a74dfcb7e2ec702a036786240"> 1012</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH4_MULTI_BLK_TYPE_SHIFT    16</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a71fe0bf1eee0b9b3cde117f6af7642cc"> 1013</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH5_MULTI_BLK_TYPE_SHIFT    20</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ae38d4d599447b57ed98e1010646f90f0"> 1014</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH6_MULTI_BLK_TYPE_SHIFT    24</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a05640abd61160d949f0d0f07c278b77f"> 1015</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH7_MULTI_BLK_TYPE_SHIFT    28</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6aad2655e214d7c572e55cc2ac999239"> 1016</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH0_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8611ba6ef2747bc125f362862fc2e108"> 1017</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH1_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab9a727c5e012b43f794bbc945f61ffbe"> 1018</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH2_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a87b5ba76c041f0d9bcf2d1ed6025399f"> 1019</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH3_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa791864348a84282409ab8bd0cf368a8"> 1020</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH4_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a99e5394744cb114b07a032c38ce0efc5"> 1021</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH5_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9b17ad6feddb962897b53dc1e4a35007"> 1022</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH6_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa547f8d4cc82abc9ed852837122f7744"> 1023</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_2_UPPER_CH7_MULTI_BLK_TYPE_SIZE 4</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_1_LOWER</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// Lower 32-bit DW_ahb_dmac Component Parameters Register 1. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af8bc3414876788669918d49c27ff4886"> 1031</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_OFFSET 0x3F0UL</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0603e8613a5ffc429d0795e64cb5eae7"> 1032</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_NUM  0x1</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afd4d64f2eb5d57ca7a5a1f3ea1058d03"> 1033</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH0_MAX_BLK_SIZE_SHIFT    0</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1ff4a824f9d55b5f54c4bbd2c63943df"> 1034</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH1_MAX_BLK_SIZE_SHIFT    4</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac538abf2b7aa4b3a95c819bb749a213e"> 1035</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH2_MAX_BLK_SIZE_SHIFT    8</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a7ca9c1263cb34b6e6c8423ea3fb3ff4f"> 1036</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH3_MAX_BLK_SIZE_SHIFT    12</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac2f30e41054d85eb70adbf95d4c3ff3d"> 1037</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH4_MAX_BLK_SIZE_SHIFT    16</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaa5f9189c4917bc84f0ab04c3a11fcd8"> 1038</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH5_MAX_BLK_SIZE_SHIFT    20</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ade29721c87c2bf4e75ac2724521ecec8"> 1039</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH6_MAX_BLK_SIZE_SHIFT    24</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaf5b5f7b34bb730565e6a72e35a3ba12"> 1040</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH7_MAX_BLK_SIZE_SHIFT    28</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d829b2c563517e82b4ba79aa4b5833b"> 1042</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH0_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#abf33828d3239ea45268af86642f1faec"> 1043</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH1_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#acfd478bf4dd0d358968d9e6f2fdbbebb"> 1044</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH2_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#adb67f3a46050187f4e8c97c56de97550"> 1045</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH3_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a12dd0ae674e1ab90d068ac08fdb099a3"> 1046</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH4_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9976488ac7efc2bc9eee9c0f56a68efe"> 1047</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH5_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ab97a0f98bcd605687ce57c3925032aac"> 1048</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH6_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ada5de9cbe8dd1235a73543ff0c7d8347"> 1049</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_LOWER_CH7_MAX_BLK_SIZE_SIZE 4</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">// Register: DMA_COMP_PARAMS_1_UPPER</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">// Upper 32-bit DW_ahb_dmac Component Parameters Register 1. This register contains encoded information about the component parameter settings.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a9d9067127f0073428c7f4d5fc246467b"> 1056</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_OFFSET 0x3F4UL</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#af085d83deb4cfce96177e4c90d29a251"> 1057</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM  0x1</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac4403ea41c443103483371e12203a684"> 1059</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_BIG_ENDIAN_SHIFT    0</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8db2952c2f660f56b9aab7938f1cf68e"> 1060</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_INTR_IO_SHIFT    1</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac88f5bff1ff055b6a5bc0935d5fc046f"> 1061</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_MAX_ABRST_SHIFT    3</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a57706fa2dca3558baf643d4afcfba3ee"> 1062</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_RESERVED_7_4_SHIFT    4</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a91be51daa48c51a9e2ee32728f1d5c6a"> 1063</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM_CHANNELS_SHIFT    8</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a04d8ec62e996e9c62f3910b76998820d"> 1064</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM_MASTER_INT_SHIFT    11</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad0129f50b51211d9b7fefa1cc138f8a3"> 1065</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_S_HDATA_WIDTH_SHIFT    13</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ac76c08a1083bab5f16cc965e8d7cb951"> 1066</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M4_HDATA_WIDTH_SHIFT    15</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6ee5b12e89f4d63d6656e66f95f2c3f9"> 1067</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M3_HDATA_WIDTH_SHIFT    17</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#afe67e32d68bc2bf9d60139d5daf2bb43"> 1068</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M2_HDATA_WIDTH_SHIFT    19</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8619fe317fca3c3718d39e79a280cdd6"> 1069</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M1_HDATA_WIDTH_SHIFT    21</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa0f81a3749f44c45dae3c59ed4deba9f"> 1070</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM_HS_INT_SHIFT    23</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a1303720339a24f5ef52607ec07c095b6"> 1071</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_ADD_ENCODED_PARAMS_SHIFT    28</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#ad7dde405d0a140798a073d62958b7c41"> 1072</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_STATIC_ENDIAN_SELECT_SHIFT    29</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8c29b8c70a6a45e886a7f68104473a4b"> 1073</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_RESERVED_31_30_SHIFT    30</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6c22a68b87352931c89660e510e62815"> 1074</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_BIG_ENDIAN_SIZE 1</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aac44658ddd3df5cb3220fa6b8dc34598"> 1075</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_INTR_IO_SIZE 2</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aa81fdeb5334bbc458a5ca617860a3f3c"> 1076</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_MAX_ABRST_SIZE 1</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8b57e5332a29005b9f97a57826baa539"> 1077</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_RESERVED_7_4_SIZE 4</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a0b070447f74e2f9c9839fb7508634b15"> 1078</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM_CHANNELS_SIZE 3</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a74bbadb82ee895cd755da08f3f33d1f4"> 1079</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM_MASTER_INT_SIZE 2</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2f5d66a9c95ddca48e8cfe23b2fdf9d6"> 1080</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_S_HDATA_WIDTH_SIZE 2</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aaf9a5201b4d133cb8cd838ed7153fc48"> 1081</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M4_HDATA_WIDTH_SIZE 2</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a445b80dcbbc86dce926110b8605ed20b"> 1082</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M3_HDATA_WIDTH_SIZE 2</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a313d16bb5c3380f28706fc421669cc4c"> 1083</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M2_HDATA_WIDTH_SIZE 2</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a6b3822cd17b80f67b6eab44871787c00"> 1084</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_M1_HDATA_WIDTH_SIZE 2</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a54cb3156fcebcac56608593e4104f569"> 1085</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_NUM_HS_INT_SIZE 5</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#aec28610b53e6049e8a377d9d60585fd1"> 1086</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_ADD_ENCODED_PARAMS_SIZE 1</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a2df950f44d2fcc9d8ab882d58736b8d9"> 1087</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_STATIC_ENDIAN_SELECT_SIZE 1</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a66eb060dad65c87327100ac1b08aa226"> 1088</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMA_COMP_PARAMS_1_UPPER_RESERVED_31_30_SIZE 2</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">// Register: DmaCompsID_LOWER</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// Lower 32-bit DMA Component ID register</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a23f4e5fc8a82b54d90e3ecc612dc1696"> 1096</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_LOWER_OFFSET 0x3F8UL</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a11ee2165f957b6ad8e40b39a0be5e00e"> 1097</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_LOWER_NUM  0x1</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a5388ab86214d8764d1fff2d9e92213be"> 1098</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_LOWER_DMA_COMP_TYPE_SHIFT    0</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a514e659703176ceceba62aaed0deaf49"> 1100</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_LOWER_DMA_COMP_TYPE_SIZE 32</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">// Register: DmaCompsID_UPPER</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// Upper 32-bit DMA Component ID register</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a8b53d2a55fd9dd3d92d1744b2eeab7dc"> 1107</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_UPPER_OFFSET 0x3FCUL</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a48e896335417c16c8a793ff9613281c0"> 1108</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_UPPER_NUM  0x1</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a4c2c8e61b9cd2b524dc976ca888b95c9"> 1110</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_UPPER_DMA_COMP_VERSION_SHIFT    0</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="al__dmacahb__hw_8h.html#a21a6e70f9f6b520587e3e3213cc93507"> 1111</a></span>&#160;<span class="preprocessor">#define DMAC_AHB_DMACOMPSID_UPPER_DMA_COMP_VERSION_SIZE 32</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/**************************** Type Definitions ******************************/</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html"> 1115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html#a895e613be4036a02d9917fa1c69974ac"> 1116</a></span>&#160;    AL_U32      <a class="code" href="structAL__DMACAHB__HwConfigStruct.html#a895e613be4036a02d9917fa1c69974ac">DeviceId</a>;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html#a10138d11a0ae958c49f7ad64ad243aec"> 1117</a></span>&#160;    AL_U32      <a class="code" href="structAL__DMACAHB__HwConfigStruct.html#a10138d11a0ae958c49f7ad64ad243aec">BaseAddress</a>;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html#a03418eee440f76b93ee0c7738c5230c0"> 1118</a></span>&#160;    AL_U32      <a class="code" href="structAL__DMACAHB__HwConfigStruct.html#a03418eee440f76b93ee0c7738c5230c0">ChannelNum</a>;</div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html#a65792584a4db21588ccc210d67476fae"> 1119</a></span>&#160;    AL_U32      <a class="code" href="structAL__DMACAHB__HwConfigStruct.html#a65792584a4db21588ccc210d67476fae">IntrId</a>;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html#aaa844c73fe775f638343754ee99c9cca"> 1120</a></span>&#160;    AL_U32      <a class="code" href="structAL__DMACAHB__HwConfigStruct.html#aaa844c73fe775f638343754ee99c9cca">LockAddress</a>;    <span class="comment">/* Spin lock address */</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="structAL__DMACAHB__HwConfigStruct.html#a855694143f7cab61665c872aee04bce7"> 1121</a></span>&#160;    AL_U32      <a class="code" href="structAL__DMACAHB__HwConfigStruct.html#a855694143f7cab61665c872aee04bce7">ChStateAddr</a>;    <span class="comment">/* Channel state address */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;} <a class="code" href="structAL__DMACAHB__HwConfigStruct.html">AL_DMACAHB_HwConfigStruct</a>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;}</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html_a855694143f7cab61665c872aee04bce7"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html#a855694143f7cab61665c872aee04bce7">AL_DMACAHB_HwConfigStruct::ChStateAddr</a></div><div class="ttdeci">AL_U32 ChStateAddr</div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1121</div></div>
<div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html">AL_DMACAHB_HwConfigStruct</a></div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1115</div></div>
<div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html_a895e613be4036a02d9917fa1c69974ac"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html#a895e613be4036a02d9917fa1c69974ac">AL_DMACAHB_HwConfigStruct::DeviceId</a></div><div class="ttdeci">AL_U32 DeviceId</div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1116</div></div>
<div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html_a10138d11a0ae958c49f7ad64ad243aec"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html#a10138d11a0ae958c49f7ad64ad243aec">AL_DMACAHB_HwConfigStruct::BaseAddress</a></div><div class="ttdeci">AL_U32 BaseAddress</div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1117</div></div>
<div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html_a65792584a4db21588ccc210d67476fae"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html#a65792584a4db21588ccc210d67476fae">AL_DMACAHB_HwConfigStruct::IntrId</a></div><div class="ttdeci">AL_U32 IntrId</div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1119</div></div>
<div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html_a03418eee440f76b93ee0c7738c5230c0"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html#a03418eee440f76b93ee0c7738c5230c0">AL_DMACAHB_HwConfigStruct::ChannelNum</a></div><div class="ttdeci">AL_U32 ChannelNum</div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1118</div></div>
<div class="ttc" id="structAL__DMACAHB__HwConfigStruct_html_aaa844c73fe775f638343754ee99c9cca"><div class="ttname"><a href="structAL__DMACAHB__HwConfigStruct.html#aaa844c73fe775f638343754ee99c9cca">AL_DMACAHB_HwConfigStruct::LockAddress</a></div><div class="ttdeci">AL_U32 LockAddress</div><div class="ttdef"><b>Definition:</b> al_dmacahb_hw.h:1120</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
