
---------- Begin Simulation Statistics ----------
final_tick                                21402047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743256                       # Number of bytes of host memory used
host_op_rate                                   353226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   229.47                       # Real time elapsed on the host
host_tick_rate                               93266710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021402                       # Number of seconds simulated
sim_ticks                                 21402047000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4473219                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1521                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25081                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5511139                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3399188                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4473219                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1074031                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5511139                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482704                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12907                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  24135152                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19909987                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25142                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5362434                       # Number of branches committed
system.cpu.commit.bw_lim_events               5326115                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1107757                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             42672466                       # Number of instructions committed
system.cpu.commit.committedOps               81055252                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21169296                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.828906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.802644                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       425731      2.01%      2.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6125494     28.94%     30.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2459227     11.62%     42.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3877607     18.32%     60.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28456      0.13%     61.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1920821      9.07%     70.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       989281      4.67%     74.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16564      0.08%     74.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5326115     25.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21169296                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   36193243                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               477778                       # Number of function calls committed.
system.cpu.commit.int_insts                  53869710                       # Number of committed integer instructions.
system.cpu.commit.loads                       8259662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        50228      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         48072428     59.31%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1416      0.00%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266433      0.33%     59.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4312077      5.32%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            368      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             948      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          951756      1.17%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2088      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2378853      2.93%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult            120      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           240      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      7142837      8.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      1901343      2.35%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       949478      1.17%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      5260849      6.49%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1588213      1.96%     89.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1495190      1.84%     91.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6671449      8.23%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8938      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81055252                       # Class of committed instruction
system.cpu.commit.refs                        9763790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    42672466                       # Number of Instructions Simulated
system.cpu.committedOps                      81055252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.501542                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.501542                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      7862432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7862432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58313.962745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58313.962745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61762.463343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61762.463343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7849870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7849870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    732540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    732540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        12562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    252732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    252732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4092                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82615.377099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82615.377099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80625.863825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80625.863825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1471442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2701274985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2701274985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2635336985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2635336985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32686                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32686                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.259450                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               582                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        10045                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      9366571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9366571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75870.323803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75870.323803                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78527.081000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78527.081000                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      9321312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9321312                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   3433814985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3433814985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004832                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004832                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        45259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45259                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         8481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2888068985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2888068985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        36778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      9366571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9366571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75870.323803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75870.323803                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78527.081000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78527.081000                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      9321312                       # number of overall hits
system.cpu.dcache.overall_hits::total         9321312                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   3433814985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3433814985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004832                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        45259                       # number of overall misses
system.cpu.dcache.overall_misses::total         45259                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         8481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2888068985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2888068985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36778                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35753                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            254.454931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         18769919                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.678424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36777                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          18769919                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1020.678424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9358089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32908                       # number of writebacks
system.cpu.dcache.writebacks::total             32908                       # number of writebacks
system.cpu.decode.BlockedCycles               7257099                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               82481176                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2861118                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6538078                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25311                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4645375                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     8346351                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2830                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1520392                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           878                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5511139                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5876412                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15342429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7386                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       43466191                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          180                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           572                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50622                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.257505                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5958415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3881892                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.030936                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21326981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.884753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.515034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7669334     35.96%     35.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   507922      2.38%     38.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   950386      4.46%     42.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2185060     10.25%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   750424      3.52%     56.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   724429      3.40%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   268430      1.26%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   516201      2.42%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7754795     36.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21326981                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  61415201                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 34781401                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      5876412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5876412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52031.724212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52031.724212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52666.059640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52666.059640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5871274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5871274                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    267338999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    267338999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         5138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5138                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231362000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231362000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4393                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5876412                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5876412                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52031.724212                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52031.724212                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52666.059640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52666.059640                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5871274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5871274                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    267338999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    267338999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000874                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         5138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5138                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000748                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000748                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5876412                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5876412                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52031.724212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52031.724212                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52666.059640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52666.059640                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5871274                       # number of overall hits
system.cpu.icache.overall_hits::total         5871274                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    267338999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    267338999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000874                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         5138                       # number of overall misses
system.cpu.icache.overall_misses::total          5138                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231362000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231362000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000748                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000748                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4393                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4136                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1337.811020                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         11757216                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.837164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          11757216                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.837164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5875666                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4136                       # number of writebacks
system.cpu.icache.writebacks::total              4136                       # number of writebacks
system.cpu.idleCycles                           75067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30049                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5394362                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.812139                       # Inst execution rate
system.cpu.iew.exec_refs                      9867836                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1520372                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  160340                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8383982                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                666                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1975                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1548178                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82162944                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8347464                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42460                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              81587583                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    469                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28607                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25311                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29339                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           481179                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       124320                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        44050                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            274                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21610                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8439                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 108217830                       # num instructions consuming a value
system.cpu.iew.wb_count                      81561664                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581272                       # average fanout of values written-back
system.cpu.iew.wb_producers                  62903979                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.810928                       # insts written-back per cycle
system.cpu.iew.wb_sent                       81573094                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 67894023                       # number of integer regfile reads
system.cpu.int_regfile_writes                39939070                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.993850                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.993850                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             58054      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48503079     59.42%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2009      0.00%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273869      0.34%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4317168      5.29%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 507      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1303      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               954550      1.17%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3067      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2379809      2.92%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 120      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                547      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         7143378      8.75%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         1901528      2.33%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          949873      1.16%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        5261400      6.45%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1674427      2.05%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1514503      1.86%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6681620      8.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9232      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81630043                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                36222221                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            72444169                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36218404                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           36302619                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      270359                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  267814     99.06%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     65      0.02%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    12      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   23      0.01%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1237      0.46%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   930      0.34%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               168      0.06%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               95      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               45620127                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          112419504                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     45343260                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          46968214                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82161742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81630043                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1202                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1107691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6247                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            904                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2213158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21326981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.827548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.983255                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              458545      2.15%      2.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1643167      7.70%      9.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4483740     21.02%     30.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4398481     20.62%     51.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2079249      9.75%     61.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2973348     13.94%     75.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3112092     14.59%     89.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1459207      6.84%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              719152      3.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21326981                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.814123                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     5876524                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           324                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              8633                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2108                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8383982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1548178                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26322752                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    207                       # number of misc regfile writes
system.cpu.numCycles                         21402048                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     21402047000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  215635                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              93994336                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5276263                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4809930                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2089                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2569                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             182486771                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               82360722                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95745239                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   9226402                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  98881                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25311                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7042642                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1750903                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          61490346                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         69523096                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7061                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                419                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  19687419                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            386                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     98006190                       # The number of ROB reads
system.cpu.rob.rob_writes                   164484936                       # The number of ROB writes
system.cpu.timesIdled                            1670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          146                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           146                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78007.340292                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78007.340292                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1083599964                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1083599964                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        13891                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          13891                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         4393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 109236.337828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109236.337828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89703.517588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89703.517588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153914000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153914000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.320738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.320738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    124957000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124957000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.317095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.317095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1393                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         32686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107718.282795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107718.282795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87720.003750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87720.003750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             11349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11349                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   2298385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2298385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.652787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.652787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           21337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21337                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1871594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1871594000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.652757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.652757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        21336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21336                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103028.357410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103028.357410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90409.482759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90409.482759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    192560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    192560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.456745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.456745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          245                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          245                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    146825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    146825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.396872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.396872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1624                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         4106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4106                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32908                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32908                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41171                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 109236.337828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107340.558476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107449.075767                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89703.517588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87910.235192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88012.811563                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 2984                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13572                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16556                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    153914000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2490945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2644859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.320738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.630975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.597872                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              23206                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24615                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 262                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    124957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2018419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2143376000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.317095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.624286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.591509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24353                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41171                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 109236.337828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107340.558476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107449.075767                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89703.517588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87910.235192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78007.340292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84378.620542                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                2984                       # number of overall hits
system.l2.overall_hits::.cpu.data               13572                       # number of overall hits
system.l2.overall_hits::total                   16556                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    153914000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2490945000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2644859000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.320738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.630975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.597872                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1409                       # number of overall misses
system.l2.overall_misses::.cpu.data             23206                       # number of overall misses
system.l2.overall_misses::total                 24615                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                262                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    124957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2018419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1083599964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3226975964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.317095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.624286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.928906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        13891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38244                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            14712                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    4                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               14720                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   548                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          34596                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          867                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.442029                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   686852                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      35.147736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.496519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2568.060837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1387.360060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.626968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992448                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1457                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2639                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.355713                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.644287                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38692                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    686852                       # Number of tag accesses
system.l2.tags.tagsinuse                  4065.065152                       # Cycle average of tags in use
system.l2.tags.total_refs                       94487                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       405                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29656                       # number of writebacks
system.l2.writebacks::total                     29656                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     315273.05                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40474.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     13874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21724.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       114.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        88.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      4165583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4165583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           4165583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68658853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     41494349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114318785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       88679368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4165583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68658853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     41494349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202998152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       88679368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             88679368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        12953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.961167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.042951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.021054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1731     13.36%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3908     30.17%     43.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1888     14.58%     58.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3261     25.18%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          508      3.92%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          334      2.58%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          337      2.60%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          297      2.29%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          689      5.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12953                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2446464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2446656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1896320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1897920                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        89152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          89152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1469440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       888064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2446656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1897920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1897920                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        13876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38276.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36561.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47159.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        89152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1469376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       887936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4165582.852892529219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68655862.684536665678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 41488367.911723583937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53319506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    839461031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    654389440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29655                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  16592684.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1896320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 88604608.708690345287                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 492056060250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              109049                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28119                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        13876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29655                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29655                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1744                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001401208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.037372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.832244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.940710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1641     98.92%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      1.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   23390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     38229                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38229                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       38229                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.25                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    29912                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  191130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   21401996000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1547169977                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    830432477                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.860157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.837339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              227     13.68%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.54%     14.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1289     77.70%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      2.77%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               82      4.94%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29655                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29655                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29655                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.22                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   24976                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1252214190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 46502820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5690654280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            519.670196                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    110360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     659100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1566109750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4426407757                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2160830247                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12479239246                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             70530720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 24690270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1699717920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               139601280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1558112400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        563154060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11122005960                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          18471600503                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               76681800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1249059810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 46088700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5835871470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            521.012923                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    100537500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     663520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1440224250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4249073753                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2150699499                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12797991998                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             67373280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 24466365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1631703840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               133332360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1568561280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        516299160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11150743065                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          18487266751                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               77986800                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       110556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       110556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 110556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4344512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4344512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4344512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           191178768                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          200320798                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38229                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38229    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38229                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         72328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              16892                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29655                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4444                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21336                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       545792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4459840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5005632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21402047000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          155152999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13183992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110333997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1897984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            96547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084720                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95849     99.28%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    698      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              96547                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          657                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        81064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            657                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           55376                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              8483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4136                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7785                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            20780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4092                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
