// Seed: 1083733212
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    output wor  id_2,
    input  wor  id_3
);
  logic id_5 = 1 == id_5;
  wire  id_6;
  assign id_2 = id_0;
  wire id_7;
  wand id_8 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    output wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wor id_8,
    output supply0 id_9,
    output wand id_10,
    input wand id_11,
    input tri id_12
    , id_34,
    input supply1 id_13,
    input tri id_14,
    output uwire id_15
    , id_35,
    output tri id_16,
    input tri0 id_17,
    input wand id_18,
    input wire id_19,
    output tri1 id_20,
    output wor id_21,
    input wor id_22,
    output wire id_23,
    output tri id_24,
    output tri id_25,
    input wand id_26,
    output tri0 id_27,
    output tri id_28,
    input tri1 id_29,
    output supply1 id_30,
    input tri id_31,
    output supply1 id_32
);
  logic id_36;
  ;
  wire id_37;
  module_0 modCall_1 (
      id_19,
      id_5,
      id_24,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
