#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e15f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e2d120 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1e23d40 .functor NOT 1, L_0x1e5c110, C4<0>, C4<0>, C4<0>;
L_0x1e5bea0 .functor XOR 1, L_0x1e5bd40, L_0x1e5be00, C4<0>, C4<0>;
L_0x1e5c000 .functor XOR 1, L_0x1e5bea0, L_0x1e5bf60, C4<0>, C4<0>;
v0x1e599a0_0 .net *"_ivl_10", 0 0, L_0x1e5bf60;  1 drivers
v0x1e59aa0_0 .net *"_ivl_12", 0 0, L_0x1e5c000;  1 drivers
v0x1e59b80_0 .net *"_ivl_2", 0 0, L_0x1e5bca0;  1 drivers
v0x1e59c40_0 .net *"_ivl_4", 0 0, L_0x1e5bd40;  1 drivers
v0x1e59d20_0 .net *"_ivl_6", 0 0, L_0x1e5be00;  1 drivers
v0x1e59e50_0 .net *"_ivl_8", 0 0, L_0x1e5bea0;  1 drivers
v0x1e59f30_0 .net "a", 0 0, v0x1e58400_0;  1 drivers
v0x1e59fd0_0 .net "b", 0 0, v0x1e584a0_0;  1 drivers
v0x1e5a070_0 .net "c", 0 0, v0x1e58540_0;  1 drivers
v0x1e5a1a0_0 .var "clk", 0 0;
v0x1e5a240_0 .net "d", 0 0, v0x1e586b0_0;  1 drivers
v0x1e5a2e0_0 .net "out_dut", 0 0, L_0x1e5bb40;  1 drivers
v0x1e5a380_0 .net "out_ref", 0 0, L_0x1e5b350;  1 drivers
v0x1e5a420_0 .var/2u "stats1", 159 0;
v0x1e5a4c0_0 .var/2u "strobe", 0 0;
v0x1e5a560_0 .net "tb_match", 0 0, L_0x1e5c110;  1 drivers
v0x1e5a620_0 .net "tb_mismatch", 0 0, L_0x1e23d40;  1 drivers
v0x1e5a7f0_0 .net "wavedrom_enable", 0 0, v0x1e587a0_0;  1 drivers
v0x1e5a890_0 .net "wavedrom_title", 511 0, v0x1e58840_0;  1 drivers
L_0x1e5bca0 .concat [ 1 0 0 0], L_0x1e5b350;
L_0x1e5bd40 .concat [ 1 0 0 0], L_0x1e5b350;
L_0x1e5be00 .concat [ 1 0 0 0], L_0x1e5bb40;
L_0x1e5bf60 .concat [ 1 0 0 0], L_0x1e5b350;
L_0x1e5c110 .cmp/eeq 1, L_0x1e5bca0, L_0x1e5c000;
S_0x1e2d2b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1e2d120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e2dbc0 .functor NOT 1, v0x1e58540_0, C4<0>, C4<0>, C4<0>;
L_0x1e24600 .functor NOT 1, v0x1e584a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5aaa0 .functor AND 1, L_0x1e2dbc0, L_0x1e24600, C4<1>, C4<1>;
L_0x1e5ab40 .functor NOT 1, v0x1e586b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5ac70 .functor NOT 1, v0x1e58400_0, C4<0>, C4<0>, C4<0>;
L_0x1e5ad70 .functor AND 1, L_0x1e5ab40, L_0x1e5ac70, C4<1>, C4<1>;
L_0x1e5ae50 .functor OR 1, L_0x1e5aaa0, L_0x1e5ad70, C4<0>, C4<0>;
L_0x1e5af10 .functor AND 1, v0x1e58400_0, v0x1e58540_0, C4<1>, C4<1>;
L_0x1e5afd0 .functor AND 1, L_0x1e5af10, v0x1e586b0_0, C4<1>, C4<1>;
L_0x1e5b090 .functor OR 1, L_0x1e5ae50, L_0x1e5afd0, C4<0>, C4<0>;
L_0x1e5b200 .functor AND 1, v0x1e584a0_0, v0x1e58540_0, C4<1>, C4<1>;
L_0x1e5b270 .functor AND 1, L_0x1e5b200, v0x1e586b0_0, C4<1>, C4<1>;
L_0x1e5b350 .functor OR 1, L_0x1e5b090, L_0x1e5b270, C4<0>, C4<0>;
v0x1e23fb0_0 .net *"_ivl_0", 0 0, L_0x1e2dbc0;  1 drivers
v0x1e24050_0 .net *"_ivl_10", 0 0, L_0x1e5ad70;  1 drivers
v0x1e56bf0_0 .net *"_ivl_12", 0 0, L_0x1e5ae50;  1 drivers
v0x1e56cb0_0 .net *"_ivl_14", 0 0, L_0x1e5af10;  1 drivers
v0x1e56d90_0 .net *"_ivl_16", 0 0, L_0x1e5afd0;  1 drivers
v0x1e56ec0_0 .net *"_ivl_18", 0 0, L_0x1e5b090;  1 drivers
v0x1e56fa0_0 .net *"_ivl_2", 0 0, L_0x1e24600;  1 drivers
v0x1e57080_0 .net *"_ivl_20", 0 0, L_0x1e5b200;  1 drivers
v0x1e57160_0 .net *"_ivl_22", 0 0, L_0x1e5b270;  1 drivers
v0x1e57240_0 .net *"_ivl_4", 0 0, L_0x1e5aaa0;  1 drivers
v0x1e57320_0 .net *"_ivl_6", 0 0, L_0x1e5ab40;  1 drivers
v0x1e57400_0 .net *"_ivl_8", 0 0, L_0x1e5ac70;  1 drivers
v0x1e574e0_0 .net "a", 0 0, v0x1e58400_0;  alias, 1 drivers
v0x1e575a0_0 .net "b", 0 0, v0x1e584a0_0;  alias, 1 drivers
v0x1e57660_0 .net "c", 0 0, v0x1e58540_0;  alias, 1 drivers
v0x1e57720_0 .net "d", 0 0, v0x1e586b0_0;  alias, 1 drivers
v0x1e577e0_0 .net "out", 0 0, L_0x1e5b350;  alias, 1 drivers
S_0x1e57940 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1e2d120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e58400_0 .var "a", 0 0;
v0x1e584a0_0 .var "b", 0 0;
v0x1e58540_0 .var "c", 0 0;
v0x1e58610_0 .net "clk", 0 0, v0x1e5a1a0_0;  1 drivers
v0x1e586b0_0 .var "d", 0 0;
v0x1e587a0_0 .var "wavedrom_enable", 0 0;
v0x1e58840_0 .var "wavedrom_title", 511 0;
S_0x1e57be0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1e57940;
 .timescale -12 -12;
v0x1e57e40_0 .var/2s "count", 31 0;
E_0x1e28000/0 .event negedge, v0x1e58610_0;
E_0x1e28000/1 .event posedge, v0x1e58610_0;
E_0x1e28000 .event/or E_0x1e28000/0, E_0x1e28000/1;
E_0x1e28250 .event negedge, v0x1e58610_0;
E_0x1e129f0 .event posedge, v0x1e58610_0;
S_0x1e57f40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e57940;
 .timescale -12 -12;
v0x1e58140_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e58220 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e57940;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e589a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1e2d120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e5b4b0 .functor OR 1, v0x1e58400_0, v0x1e584a0_0, C4<0>, C4<0>;
L_0x1e5b520 .functor OR 1, v0x1e58540_0, v0x1e586b0_0, C4<0>, C4<0>;
L_0x1e5b5b0 .functor NOT 1, L_0x1e5b520, C4<0>, C4<0>, C4<0>;
L_0x1e5b670 .functor NOT 1, v0x1e586b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5b820 .functor OR 1, v0x1e584a0_0, L_0x1e5b670, C4<0>, C4<0>;
L_0x1e5b8e0 .functor AND 1, L_0x1e5b4b0, L_0x1e5b5b0, C4<1>, C4<1>;
L_0x1e5ba30 .functor AND 1, L_0x1e5b8e0, L_0x1e5b820, C4<1>, C4<1>;
L_0x1e5bb40 .functor NOT 1, L_0x1e5ba30, C4<0>, C4<0>, C4<0>;
v0x1e58c90_0 .net *"_ivl_10", 0 0, L_0x1e5b8e0;  1 drivers
v0x1e58d70_0 .net *"_ivl_12", 0 0, L_0x1e5ba30;  1 drivers
v0x1e58e50_0 .net *"_ivl_2", 0 0, L_0x1e5b520;  1 drivers
v0x1e58f40_0 .net *"_ivl_6", 0 0, L_0x1e5b670;  1 drivers
v0x1e59020_0 .net "a", 0 0, v0x1e58400_0;  alias, 1 drivers
v0x1e59160_0 .net "b", 0 0, v0x1e584a0_0;  alias, 1 drivers
v0x1e59250_0 .net "c", 0 0, v0x1e58540_0;  alias, 1 drivers
v0x1e59340_0 .net "d", 0 0, v0x1e586b0_0;  alias, 1 drivers
v0x1e59430_0 .net "out", 0 0, L_0x1e5bb40;  alias, 1 drivers
v0x1e594f0_0 .net "w1", 0 0, L_0x1e5b4b0;  1 drivers
v0x1e595b0_0 .net "w2", 0 0, L_0x1e5b5b0;  1 drivers
v0x1e59670_0 .net "w3", 0 0, L_0x1e5b820;  1 drivers
S_0x1e597d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1e2d120;
 .timescale -12 -12;
E_0x1e27da0 .event anyedge, v0x1e5a4c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e5a4c0_0;
    %nor/r;
    %assign/vec4 v0x1e5a4c0_0, 0;
    %wait E_0x1e27da0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e57940;
T_3 ;
    %fork t_1, S_0x1e57be0;
    %jmp t_0;
    .scope S_0x1e57be0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e57e40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e586b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e58540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e584a0_0, 0;
    %assign/vec4 v0x1e58400_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e129f0;
    %load/vec4 v0x1e57e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e57e40_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e586b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e58540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e584a0_0, 0;
    %assign/vec4 v0x1e58400_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e28250;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e58220;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e28000;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e58400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e584a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e58540_0, 0;
    %assign/vec4 v0x1e586b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1e57940;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1e2d120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5a1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5a4c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e2d120;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e5a1a0_0;
    %inv;
    %store/vec4 v0x1e5a1a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e2d120;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e58610_0, v0x1e5a620_0, v0x1e59f30_0, v0x1e59fd0_0, v0x1e5a070_0, v0x1e5a240_0, v0x1e5a380_0, v0x1e5a2e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e2d120;
T_7 ;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e2d120;
T_8 ;
    %wait E_0x1e28000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5a420_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a420_0, 4, 32;
    %load/vec4 v0x1e5a560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a420_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5a420_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a420_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e5a380_0;
    %load/vec4 v0x1e5a380_0;
    %load/vec4 v0x1e5a2e0_0;
    %xor;
    %load/vec4 v0x1e5a380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a420_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e5a420_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a420_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter8/response0/top_module.sv";
