{
  "Top": "eclair",
  "RtlTop": "eclair",
  "RtlPrefix": "",
  "RtlSubPrefix": "eclair_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_0",
          "name": "input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "feedback": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "feedback",
          "name": "feedback",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eclair"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "46",
    "Latency": "45"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eclair",
    "Version": "1.0",
    "DisplayName": "Eclair",
    "Revision": "2114331517",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eclair_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/eclair.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.vhd",
      "impl\/vhdl\/eclair_forward_layer_2_1_s.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_10ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_mulsub_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_mulsub_16s_10ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/eclair_P_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/eclair_sparsemux_7_2_4_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_3_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_513_8_8_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_513_8_10_1_1.vhd",
      "impl\/vhdl\/eclair.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.v",
      "impl\/verilog\/eclair_forward_layer_2_1_s.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_10ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mac_mulsub_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mac_mulsub_16s_10ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/eclair_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/eclair_P_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/eclair_P_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/eclair_sparsemux_7_2_4_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_3_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_513_8_8_1_1.v",
      "impl\/verilog\/eclair_sparsemux_513_8_10_1_1.v",
      "impl\/verilog\/eclair.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/eclair.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_0": "DATA"},
      "ports": ["input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "feedback": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"feedback": "DATA"},
      "ports": ["feedback"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_0": {
      "dir": "in",
      "width": "16"
    },
    "input_1": {
      "dir": "in",
      "width": "16"
    },
    "output_r": {
      "dir": "out",
      "width": "16"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "feedback": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eclair",
      "BindInstances": "P_0_U",
      "Instances": [
        {
          "ModuleName": "backward_input_2_1_ap_fixed_16_6_4_0_0_s",
          "InstanceName": "grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_67",
          "BindInstances": "mul_16s_8ns_24_1_1_U1 icmp_ln85_fu_1189_p2 or_ln85_fu_1203_p2 and_ln85_fu_1209_p2 delta_1_fu_1219_p2 xor_ln85_fu_1236_p2 or_ln85_2_fu_1241_p2 xor_ln85_1_fu_1247_p2 xor_ln85_2_fu_1252_p2 or_ln85_1_fu_1258_p2 and_ln85_1_fu_1264_p2 delta_2_fu_1270_p3 sparsemux_513_8_8_1_1_U2 mac_mulsub_16s_8ns_26s_27_4_1_U10 mac_mulsub_16s_8ns_26s_27_4_1_U10 mac_mulsub_16s_8ns_26s_27_4_1_U10 icmp_ln95_fu_2372_p2 or_ln95_fu_2392_p2 and_ln95_fu_2398_p2 add_ln95_fu_2408_p2 xor_ln95_fu_2423_p2 or_ln95_6_fu_2429_p2 xor_ln95_2_fu_2435_p2 xor_ln95_1_fu_2441_p2 xor_ln95_3_fu_2447_p2 or_ln95_1_fu_2453_p2 and_ln95_1_fu_2459_p2 or_ln95_8_fu_2465_p2 xor_ln95_4_fu_2471_p2 and_ln95_2_fu_2477_p2 or_ln95_2_fu_2483_p2 sparsemux_513_8_10_1_1_U3 mac_mulsub_16s_10ns_26s_27_4_1_U11 add_ln96_fu_3524_p2 mac_mulsub_16s_10ns_26s_27_4_1_U11 mac_mulsub_16s_10ns_26s_27_4_1_U11 icmp_ln96_fu_3572_p2 or_ln96_fu_3592_p2 and_ln96_fu_3598_p2 add_ln96_1_fu_3608_p2 xor_ln96_fu_3623_p2 or_ln96_6_fu_3629_p2 xor_ln96_2_fu_3635_p2 xor_ln96_1_fu_3641_p2 xor_ln96_3_fu_3647_p2 or_ln96_1_fu_3653_p2 and_ln96_1_fu_3659_p2 or_ln96_8_fu_3665_p2 xor_ln96_4_fu_3671_p2 and_ln96_2_fu_3677_p2 or_ln96_2_fu_3683_p2 sparsemux_513_8_10_1_1_U4 mac_mulsub_16s_10ns_26s_27_4_1_U12 add_ln97_fu_4724_p2 mac_mulsub_16s_10ns_26s_27_4_1_U12 mac_mulsub_16s_10ns_26s_27_4_1_U12 icmp_ln97_fu_4772_p2 or_ln97_fu_4792_p2 and_ln97_fu_4798_p2 add_ln97_1_fu_4808_p2 xor_ln97_fu_4823_p2 or_ln97_6_fu_4829_p2 xor_ln97_2_fu_4835_p2 xor_ln97_1_fu_4841_p2 xor_ln97_3_fu_4847_p2 or_ln97_1_fu_4853_p2 and_ln97_1_fu_4859_p2 or_ln97_8_fu_4865_p2 xor_ln97_4_fu_4871_p2 and_ln97_2_fu_4877_p2 or_ln97_2_fu_4883_p2 sparsemux_513_8_8_1_1_U5 mac_mulsub_16s_8ns_26s_27_4_1_U13 add_ln98_fu_5924_p2 mac_mulsub_16s_8ns_26s_27_4_1_U13 mac_mulsub_16s_8ns_26s_27_4_1_U13 icmp_ln98_fu_5972_p2 or_ln98_fu_5992_p2 and_ln98_fu_5998_p2 add_ln98_1_fu_6008_p2 xor_ln98_fu_6023_p2 or_ln98_6_fu_6029_p2 xor_ln98_2_fu_6035_p2 xor_ln98_1_fu_6041_p2 xor_ln98_3_fu_6047_p2 or_ln98_1_fu_6053_p2 and_ln98_1_fu_6059_p2 or_ln98_8_fu_6065_p2 xor_ln98_4_fu_6071_p2 and_ln98_2_fu_6077_p2 or_ln98_2_fu_6083_p2 sparsemux_513_8_8_1_1_U6 mac_mulsub_16s_8ns_26s_27_4_1_U14 xor_ln95_10_fu_7141_p2 mac_mulsub_16s_8ns_26s_27_4_1_U14 mac_mulsub_16s_8ns_26s_27_4_1_U14 icmp_ln95_1_fu_7202_p2 or_ln95_3_fu_7222_p2 and_ln95_3_fu_7228_p2 add_ln95_1_fu_7238_p2 xor_ln95_5_fu_7253_p2 or_ln95_7_fu_7259_p2 xor_ln95_6_fu_7265_p2 xor_ln95_7_fu_7271_p2 xor_ln95_8_fu_7277_p2 or_ln95_4_fu_7283_p2 and_ln95_4_fu_7289_p2 or_ln95_9_fu_7295_p2 xor_ln95_9_fu_7301_p2 and_ln95_5_fu_7307_p2 or_ln95_5_fu_7313_p2 sparsemux_513_8_10_1_1_U7 mac_mulsub_16s_10ns_26s_27_4_1_U15 add_ln96_2_fu_8354_p2 mac_mulsub_16s_10ns_26s_27_4_1_U15 mac_mulsub_16s_10ns_26s_27_4_1_U15 icmp_ln96_1_fu_8402_p2 or_ln96_3_fu_8422_p2 and_ln96_3_fu_8428_p2 add_ln96_3_fu_8438_p2 xor_ln96_5_fu_8453_p2 or_ln96_7_fu_8459_p2 xor_ln96_6_fu_8465_p2 xor_ln96_7_fu_8471_p2 xor_ln96_8_fu_8477_p2 or_ln96_4_fu_8483_p2 and_ln96_4_fu_8489_p2 or_ln96_9_fu_8495_p2 xor_ln96_9_fu_8501_p2 and_ln96_5_fu_8507_p2 or_ln96_5_fu_8513_p2 sparsemux_513_8_10_1_1_U8 mac_mulsub_16s_10ns_26s_27_4_1_U16 add_ln97_2_fu_9554_p2 mac_mulsub_16s_10ns_26s_27_4_1_U16 mac_mulsub_16s_10ns_26s_27_4_1_U16 icmp_ln97_1_fu_9602_p2 or_ln97_3_fu_9622_p2 and_ln97_3_fu_9628_p2 add_ln97_3_fu_9638_p2 xor_ln97_5_fu_9653_p2 or_ln97_7_fu_9659_p2 xor_ln97_6_fu_9665_p2 xor_ln97_7_fu_9671_p2 xor_ln97_8_fu_9677_p2 or_ln97_4_fu_9683_p2 and_ln97_4_fu_9689_p2 or_ln97_9_fu_9695_p2 xor_ln97_9_fu_9701_p2 and_ln97_5_fu_9707_p2 or_ln97_5_fu_9713_p2 sparsemux_513_8_8_1_1_U9 mac_mulsub_16s_8ns_26s_27_4_1_U17 add_ln98_2_fu_10754_p2 mac_mulsub_16s_8ns_26s_27_4_1_U17 mac_mulsub_16s_8ns_26s_27_4_1_U17 icmp_ln98_1_fu_10802_p2 or_ln98_3_fu_10822_p2 and_ln98_3_fu_10828_p2 add_ln98_3_fu_10838_p2 xor_ln98_5_fu_10853_p2 or_ln98_7_fu_10859_p2 xor_ln98_6_fu_10865_p2 xor_ln98_7_fu_10871_p2 xor_ln98_8_fu_10877_p2 or_ln98_4_fu_10883_p2 and_ln98_4_fu_10889_p2 or_ln98_9_fu_10895_p2 xor_ln98_9_fu_10901_p2 and_ln98_5_fu_10907_p2 or_ln98_5_fu_10913_p2"
        },
        {
          "ModuleName": "forward_layer_2_1_s",
          "InstanceName": "grp_forward_layer_2_1_s_fu_83",
          "BindInstances": "add_ln12_fu_1249_p2 add_ln12_1_fu_1279_p2 icmp_ln12_fu_1315_p2 or_ln12_fu_1337_p2 and_ln12_fu_1343_p2 t_1_fu_1353_p2 xor_ln12_fu_1367_p2 and_ln12_1_fu_1373_p2 icmp_ln12_1_fu_1397_p2 icmp_ln12_2_fu_1413_p2 icmp_ln12_3_fu_1419_p2 select_ln12_fu_1425_p3 xor_ln12_1_fu_1433_p2 and_ln12_2_fu_1439_p2 select_ln12_1_fu_1445_p3 and_ln12_3_fu_1489_p2 xor_ln12_2_fu_1493_p2 empty_fu_1499_p2 xor_ln12_3_fu_1453_p2 or_ln12_1_fu_1459_p2 xor_ln12_4_fu_1465_p2 and_ln12_4_fu_1471_p2 and_ln12_5_fu_1477_p2 xor_ln12_5_fu_1483_p2 and_ln12_6_fu_1504_p2 select_ln12_2_fu_1509_p3 or_ln12_2_fu_1516_p2 t_2_fu_1521_p3 icmp_ln19_fu_1536_p2 icmp_ln24_fu_1556_p2 add_ln24_fu_1562_p2 select_ln24_fu_1568_p3 k_fu_1576_p3 select_ln25_fu_1604_p3 sub_ln25_fu_1620_p2 xor_ln25_fu_1646_p2 and_ln25_fu_1652_p2 xor_ln25_1_fu_1658_p2 u_fu_1712_p6 xor_ln15_fu_1672_p2 and_ln19_fu_1678_p2 or_ln19_fu_1684_p2 xor_ln19_fu_1690_p2 and_ln25_2_fu_1696_p2 sparsemux_9_3_16_1_1_U31 sparsemux_7_2_4_1_1_U32 icmp_ln53_fu_2062_p2 add_ln53_1_fu_2068_p2 select_ln53_fu_2074_p3 ui_fu_2082_p3 sparsemux_513_8_8_1_1_U35 sparsemux_513_8_10_1_1_U36 sparsemux_513_8_10_1_1_U37 sparsemux_513_8_8_1_1_U39 mac_muladd_16s_8ns_26s_26_4_1_U45 add_ln66_fu_5615_p2 mul_16s_10ns_26_1_1_U40 mac_muladd_16s_8ns_26s_26_4_1_U45 mac_muladd_16s_8ns_26s_26_4_1_U45 add_ln66_2_fu_3451_p2 mac_muladd_16s_10ns_26s_27_4_1_U46 mac_muladd_16s_10ns_26s_27_4_1_U46 mac_muladd_16s_10ns_26s_27_4_1_U46 add_ln66_4_fu_5633_p2 mac_muladd_16s_8ns_27s_27_4_1_U48 mac_muladd_16s_8ns_27s_27_4_1_U48 mac_muladd_16s_8ns_27s_27_4_1_U48 icmp_ln66_fu_10908_p2 or_ln66_fu_10928_p2 and_ln66_fu_10934_p2 o_sum_1_fu_10944_p2 xor_ln66_fu_10958_p2 or_ln66_6_fu_10963_p2 xor_ln66_2_fu_10968_p2 xor_ln66_1_fu_10973_p2 xor_ln66_3_fu_10978_p2 or_ln66_1_fu_10984_p2 and_ln66_1_fu_10989_p2 or_ln66_7_fu_10995_p2 xor_ln66_4_fu_10999_p2 and_ln66_2_fu_11005_p2 or_ln66_2_fu_11010_p2 add_ln12_2_fu_1774_p2 add_ln12_4_fu_1804_p2 icmp_ln12_4_fu_1840_p2 or_ln12_3_fu_1862_p2 and_ln12_7_fu_1868_p2 t_4_fu_1878_p2 xor_ln12_6_fu_1892_p2 and_ln12_8_fu_1898_p2 icmp_ln12_5_fu_1922_p2 icmp_ln12_6_fu_1938_p2 icmp_ln12_7_fu_1944_p2 select_ln12_4_fu_1950_p3 xor_ln12_7_fu_1958_p2 and_ln12_9_fu_1964_p2 select_ln12_5_fu_1970_p3 and_ln12_10_fu_2100_p2 xor_ln12_8_fu_2104_p2 empty_16_fu_2110_p2 xor_ln12_9_fu_1978_p2 or_ln12_4_fu_1984_p2 xor_ln12_10_fu_1990_p2 and_ln12_11_fu_1996_p2 and_ln12_12_fu_2002_p2 xor_ln12_11_fu_2008_p2 and_ln12_13_fu_2115_p2 select_ln12_6_fu_2120_p3 or_ln12_5_fu_2127_p2 t_5_fu_2132_p3 icmp_ln19_1_fu_2147_p2 icmp_ln24_1_fu_2167_p2 add_ln24_1_fu_2173_p2 select_ln24_1_fu_2179_p3 k_2_fu_2187_p3 select_ln25_2_fu_2215_p3 sub_ln25_1_fu_2231_p2 xor_ln25_2_fu_2257_p2 and_ln25_1_fu_2263_p2 xor_ln25_3_fu_2269_p2 u_1_fu_2323_p6 xor_ln15_1_fu_2283_p2 and_ln19_1_fu_2289_p2 or_ln19_1_fu_2295_p2 xor_ln19_1_fu_2301_p2 and_ln25_3_fu_2307_p2 sparsemux_9_3_16_1_1_U33 sparsemux_7_2_4_1_1_U34 icmp_ln53_1_fu_3509_p2 add_ln53_3_fu_3515_p2 select_ln53_1_fu_3521_p3 ui_1_fu_3529_p3 sparsemux_513_8_8_1_1_U38 sparsemux_513_8_10_1_1_U41 sparsemux_513_8_10_1_1_U42 sparsemux_513_8_8_1_1_U43 xor_ln66_11_fu_2389_p2 mac_muladd_16s_8ns_26s_26_4_1_U47 add_ln66_7_fu_9796_p2 mul_16s_10ns_26_1_1_U44 mac_muladd_16s_8ns_26s_26_4_1_U47 mac_muladd_16s_8ns_26s_26_4_1_U47 add_ln66_9_fu_3543_p2 mac_muladd_16s_10ns_26s_27_4_1_U49 mac_muladd_16s_10ns_26s_27_4_1_U49 mac_muladd_16s_10ns_26s_27_4_1_U49 add_ln66_11_fu_9814_p2 mac_muladd_16s_8ns_27s_27_4_1_U50 mac_muladd_16s_8ns_27s_27_4_1_U50 mac_muladd_16s_8ns_27s_27_4_1_U50 select_ln66_fu_11016_p3 select_ln66_1_fu_11024_p3 add_ln66_13_fu_11046_p2 icmp_ln66_1_fu_11080_p2 or_ln66_3_fu_11102_p2 and_ln66_3_fu_11108_p2 o_sum_3_fu_11118_p2 xor_ln66_5_fu_11132_p2 and_ln66_4_fu_11138_p2 icmp_ln66_2_fu_11162_p2 icmp_ln66_3_fu_11168_p2 select_ln66_2_fu_11174_p3 xor_ln66_6_fu_11182_p2 and_ln66_5_fu_11188_p2 select_ln66_3_fu_11194_p3 and_ln66_6_fu_11202_p2 xor_ln66_7_fu_11208_p2 empty_17_fu_11214_p2 xor_ln66_8_fu_11220_p2 or_ln66_4_fu_11226_p2 xor_ln66_9_fu_11232_p2 and_ln66_7_fu_11238_p2 and_ln66_8_fu_11244_p2 xor_ln66_10_fu_11250_p2 and_ln66_9_fu_11256_p2 select_ln66_4_fu_11262_p3 or_ln66_5_fu_11270_p2 o_sum_4_fu_11276_p3"
        }
      ]
    },
    "Info": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_layer_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eclair": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.420"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "172",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "11864",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_2_1_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "179",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "12327",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "eclair": {
        "Latency": {
          "LatencyBest": "45",
          "LatencyAvg": "45",
          "LatencyWorst": "45",
          "PipelineII": "46",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "17",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "397",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "24280",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-03 04:37:57 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
