vendor_name = ModelSim
source_file = 1, E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/db/ALU.cbx.xml
design_name = ALU
instance = comp, \o[0]~output , o[0]~output, ALU, 1
instance = comp, \o[1]~output , o[1]~output, ALU, 1
instance = comp, \o[2]~output , o[2]~output, ALU, 1
instance = comp, \o[3]~output , o[3]~output, ALU, 1
instance = comp, \o[4]~output , o[4]~output, ALU, 1
instance = comp, \o[5]~output , o[5]~output, ALU, 1
instance = comp, \o[6]~output , o[6]~output, ALU, 1
instance = comp, \o[7]~output , o[7]~output, ALU, 1
instance = comp, \o[8]~output , o[8]~output, ALU, 1
instance = comp, \o[9]~output , o[9]~output, ALU, 1
instance = comp, \o[10]~output , o[10]~output, ALU, 1
instance = comp, \o[11]~output , o[11]~output, ALU, 1
instance = comp, \o[12]~output , o[12]~output, ALU, 1
instance = comp, \o[13]~output , o[13]~output, ALU, 1
instance = comp, \o[14]~output , o[14]~output, ALU, 1
instance = comp, \o[15]~output , o[15]~output, ALU, 1
instance = comp, \cout~output , cout~output, ALU, 1
instance = comp, \zero~output , zero~output, ALU, 1
instance = comp, \a[0]~input , a[0]~input, ALU, 1
instance = comp, \ext~input , ext~input, ALU, 1
instance = comp, \sa~input , sa~input, ALU, 1
instance = comp, \imm[0]~input , imm[0]~input, ALU, 1
instance = comp, \ain[0]~0 , ain[0]~0, ALU, 1
instance = comp, \b[0]~input , b[0]~input, ALU, 1
instance = comp, \bin[0]~0 , bin[0]~0, ALU, 1
instance = comp, \op~input , op~input, ALU, 1
instance = comp, \cin~input , cin~input, ALU, 1
instance = comp, \f_out~2 , f_out~2, ALU, 1
instance = comp, \f_out~3 , f_out~3, ALU, 1
instance = comp, \b[1]~input , b[1]~input, ALU, 1
instance = comp, \imm[1]~input , imm[1]~input, ALU, 1
instance = comp, \bin[1]~1 , bin[1]~1, ALU, 1
instance = comp, \a[1]~input , a[1]~input, ALU, 1
instance = comp, \ain[1]~1 , ain[1]~1, ALU, 1
instance = comp, \add|p_0[1] , add|p_0[1], ALU, 1
instance = comp, \add|sum[1] , add|sum[1], ALU, 1
instance = comp, \f_out~4 , f_out~4, ALU, 1
instance = comp, \b[2]~input , b[2]~input, ALU, 1
instance = comp, \a[2]~input , a[2]~input, ALU, 1
instance = comp, \imm[2]~input , imm[2]~input, ALU, 1
instance = comp, \ain[2]~2 , ain[2]~2, ALU, 1
instance = comp, \add|c~0 , add|c~0, ALU, 1
instance = comp, \bin[2]~2 , bin[2]~2, ALU, 1
instance = comp, \add|lvl1:1:GP1|G~0 , add|\lvl1:1:GP1|G~0, ALU, 1
instance = comp, \add|sum[2] , add|sum[2], ALU, 1
instance = comp, \f_out~5 , f_out~5, ALU, 1
instance = comp, \a[3]~input , a[3]~input, ALU, 1
instance = comp, \imm[3]~input , imm[3]~input, ALU, 1
instance = comp, \ain[3]~3 , ain[3]~3, ALU, 1
instance = comp, \b[3]~input , b[3]~input, ALU, 1
instance = comp, \bin[3]~3 , bin[3]~3, ALU, 1
instance = comp, \add|p_0[3] , add|p_0[3], ALU, 1
instance = comp, \add|lvl1:2:GP1|G~0 , add|\lvl1:2:GP1|G~0, ALU, 1
instance = comp, \add|c[3]~2 , add|c[3]~2, ALU, 1
instance = comp, \add|c[3]~1 , add|c[3]~1, ALU, 1
instance = comp, \add|c[3]~3 , add|c[3]~3, ALU, 1
instance = comp, \f_out~6 , f_out~6, ALU, 1
instance = comp, \f_out~7 , f_out~7, ALU, 1
instance = comp, \b[4]~input , b[4]~input, ALU, 1
instance = comp, \add|lvl1:3:GP1|G~0 , add|\lvl1:3:GP1|G~0, ALU, 1
instance = comp, \imm[4]~input , imm[4]~input, ALU, 1
instance = comp, \bin[4]~4 , bin[4]~4, ALU, 1
instance = comp, \a[4]~input , a[4]~input, ALU, 1
instance = comp, \ain[4]~4 , ain[4]~4, ALU, 1
instance = comp, \add|p_0[4] , add|p_0[4], ALU, 1
instance = comp, \add|c[3]~4 , add|c[3]~4, ALU, 1
instance = comp, \add|lvl2:4:GP2|P~0 , add|\lvl2:4:GP2|P~0, ALU, 1
instance = comp, \add|c[4]~5 , add|c[4]~5, ALU, 1
instance = comp, \f_out~8 , f_out~8, ALU, 1
instance = comp, \f_out~9 , f_out~9, ALU, 1
instance = comp, \imm[5]~input , imm[5]~input, ALU, 1
instance = comp, \b[5]~input , b[5]~input, ALU, 1
instance = comp, \bin[5]~5 , bin[5]~5, ALU, 1
instance = comp, \add|lvl1:4:GP1|G~0 , add|\lvl1:4:GP1|G~0, ALU, 1
instance = comp, \add|c[5]~7 , add|c[5]~7, ALU, 1
instance = comp, \a[5]~input , a[5]~input, ALU, 1
instance = comp, \ain[5]~5 , ain[5]~5, ALU, 1
instance = comp, \add|c[5]~6 , add|c[5]~6, ALU, 1
instance = comp, \f_out~10 , f_out~10, ALU, 1
instance = comp, \f_out~11 , f_out~11, ALU, 1
instance = comp, \a[6]~input , a[6]~input, ALU, 1
instance = comp, \ain[6]~6 , ain[6]~6, ALU, 1
instance = comp, \b[6]~input , b[6]~input, ALU, 1
instance = comp, \bin[6]~6 , bin[6]~6, ALU, 1
instance = comp, \add|p_0[6] , add|p_0[6], ALU, 1
instance = comp, \add|lvl1:5:GP1|G~0 , add|\lvl1:5:GP1|G~0, ALU, 1
instance = comp, \add|lvl2:5:GP2|p0~0 , add|\lvl2:5:GP2|p0~0, ALU, 1
instance = comp, \add|c[6]~8 , add|c[6]~8, ALU, 1
instance = comp, \f_out~12 , f_out~12, ALU, 1
instance = comp, \f_out~13 , f_out~13, ALU, 1
instance = comp, \a[7]~input , a[7]~input, ALU, 1
instance = comp, \add|lvl2:6:GP2|P~0 , add|\lvl2:6:GP2|P~0, ALU, 1
instance = comp, \add|lvl2:6:GP2|p0~0 , add|\lvl2:6:GP2|p0~0, ALU, 1
instance = comp, \add|lvl1:6:GP1|G~0 , add|\lvl1:6:GP1|G~0, ALU, 1
instance = comp, \add|lvl3:6:GP3|G~0 , add|\lvl3:6:GP3|G~0, ALU, 1
instance = comp, \add|lvl3:6:GP3|G~1 , add|\lvl3:6:GP3|G~1, ALU, 1
instance = comp, \add|c~9 , add|c~9, ALU, 1
instance = comp, \f_out~14 , f_out~14, ALU, 1
instance = comp, \ain[7]~7 , ain[7]~7, ALU, 1
instance = comp, \b[7]~input , b[7]~input, ALU, 1
instance = comp, \bin[7]~7 , bin[7]~7, ALU, 1
instance = comp, \f_out~15 , f_out~15, ALU, 1
instance = comp, \f_out~16 , f_out~16, ALU, 1
instance = comp, \b[8]~input , b[8]~input, ALU, 1
instance = comp, \a[8]~input , a[8]~input, ALU, 1
instance = comp, \f_out~17 , f_out~17, ALU, 1
instance = comp, \add|lvl2:7:GP2|P~0 , add|\lvl2:7:GP2|P~0, ALU, 1
instance = comp, \add|lvl1:7:GP1|G~0 , add|\lvl1:7:GP1|G~0, ALU, 1
instance = comp, \add|lvl3:7:GP3|G~0 , add|\lvl3:7:GP3|G~0, ALU, 1
instance = comp, \add|lvl2:7:GP2|p0~0 , add|\lvl2:7:GP2|p0~0, ALU, 1
instance = comp, \add|lvl3:7:GP3|G~1 , add|\lvl3:7:GP3|G~1, ALU, 1
instance = comp, \f_out~18 , f_out~18, ALU, 1
instance = comp, \bin[8]~8 , bin[8]~8, ALU, 1
instance = comp, \ain[8]~8 , ain[8]~8, ALU, 1
instance = comp, \add|p_0[8] , add|p_0[8], ALU, 1
instance = comp, \f_out~19 , f_out~19, ALU, 1
instance = comp, \b[9]~input , b[9]~input, ALU, 1
instance = comp, \a[9]~input , a[9]~input, ALU, 1
instance = comp, \ain[9]~9 , ain[9]~9, ALU, 1
instance = comp, \bin[9]~9 , bin[9]~9, ALU, 1
instance = comp, \add|lvl1:8:GP1|G~0 , add|\lvl1:8:GP1|G~0, ALU, 1
instance = comp, \add|lvl2:8:GP2|P~0 , add|\lvl2:8:GP2|P~0, ALU, 1
instance = comp, \add|c[9]~10 , add|c[9]~10, ALU, 1
instance = comp, \add|lvl2:8:GP2|P~1 , add|\lvl2:8:GP2|P~1, ALU, 1
instance = comp, \add|c[9]~11 , add|c[9]~11, ALU, 1
instance = comp, \f_out~20 , f_out~20, ALU, 1
instance = comp, \f_out~21 , f_out~21, ALU, 1
instance = comp, \a[10]~input , a[10]~input, ALU, 1
instance = comp, \ain[10]~10 , ain[10]~10, ALU, 1
instance = comp, \add|lvl2:9:GP2|p0~0 , add|\lvl2:9:GP2|p0~0, ALU, 1
instance = comp, \add|lvl2:9:GP2|P~0 , add|\lvl2:9:GP2|P~0, ALU, 1
instance = comp, \add|lvl1:9:GP1|G~0 , add|\lvl1:9:GP1|G~0, ALU, 1
instance = comp, \add|c[10]~13 , add|c[10]~13, ALU, 1
instance = comp, \add|c[10]~14 , add|c[10]~14, ALU, 1
instance = comp, \b[10]~input , b[10]~input, ALU, 1
instance = comp, \bin[10]~10 , bin[10]~10, ALU, 1
instance = comp, \add|c[10]~12 , add|c[10]~12, ALU, 1
instance = comp, \add|sum[10] , add|sum[10], ALU, 1
instance = comp, \f_out~22 , f_out~22, ALU, 1
instance = comp, \b[11]~input , b[11]~input, ALU, 1
instance = comp, \a[11]~input , a[11]~input, ALU, 1
instance = comp, \add|lvl1:10:GP1|G~0 , add|\lvl1:10:GP1|G~0, ALU, 1
instance = comp, \bin[11]~11 , bin[11]~11, ALU, 1
instance = comp, \add|lvl2:10:GP2|p0~0 , add|\lvl2:10:GP2|p0~0, ALU, 1
instance = comp, \add|lvl2:10:GP2|P~0 , add|\lvl2:10:GP2|P~0, ALU, 1
instance = comp, \add|c[11]~15 , add|c[11]~15, ALU, 1
instance = comp, \add|c[11]~16 , add|c[11]~16, ALU, 1
instance = comp, \add|c[11]~17 , add|c[11]~17, ALU, 1
instance = comp, \ain[11]~11 , ain[11]~11, ALU, 1
instance = comp, \add|sum[11] , add|sum[11], ALU, 1
instance = comp, \f_out~23 , f_out~23, ALU, 1
instance = comp, \b[12]~input , b[12]~input, ALU, 1
instance = comp, \bin[12]~12 , bin[12]~12, ALU, 1
instance = comp, \add|lvl1:11:GP1|G~0 , add|\lvl1:11:GP1|G~0, ALU, 1
instance = comp, \add|lvl2:11:GP2|p0~0 , add|\lvl2:11:GP2|p0~0, ALU, 1
instance = comp, \add|lvl2:11:GP2|P~0 , add|\lvl2:11:GP2|P~0, ALU, 1
instance = comp, \add|c[12]~18 , add|c[12]~18, ALU, 1
instance = comp, \add|c[12]~19 , add|c[12]~19, ALU, 1
instance = comp, \add|c[12]~20 , add|c[12]~20, ALU, 1
instance = comp, \a[12]~input , a[12]~input, ALU, 1
instance = comp, \ain[12]~12 , ain[12]~12, ALU, 1
instance = comp, \f_out~24 , f_out~24, ALU, 1
instance = comp, \f_out~25 , f_out~25, ALU, 1
instance = comp, \f_out~26 , f_out~26, ALU, 1
instance = comp, \f_out~27 , f_out~27, ALU, 1
instance = comp, \f_out~28 , f_out~28, ALU, 1
instance = comp, \b[13]~input , b[13]~input, ALU, 1
instance = comp, \bin[13]~13 , bin[13]~13, ALU, 1
instance = comp, \a[13]~input , a[13]~input, ALU, 1
instance = comp, \ain[13]~13 , ain[13]~13, ALU, 1
instance = comp, \add|p_0[13] , add|p_0[13], ALU, 1
instance = comp, \add|lvl1:12:GP1|G~0 , add|\lvl1:12:GP1|G~0, ALU, 1
instance = comp, \f_out~29 , f_out~29, ALU, 1
instance = comp, \f_out~30 , f_out~30, ALU, 1
instance = comp, \b[14]~input , b[14]~input, ALU, 1
instance = comp, \bin[14]~14 , bin[14]~14, ALU, 1
instance = comp, \a[14]~input , a[14]~input, ALU, 1
instance = comp, \ain[14]~14 , ain[14]~14, ALU, 1
instance = comp, \add|p_0[14] , add|p_0[14], ALU, 1
instance = comp, \f_out~34 , f_out~34, ALU, 1
instance = comp, \f_out~35 , f_out~35, ALU, 1
instance = comp, \add|lvl1:13:GP1|G~0 , add|\lvl1:13:GP1|G~0, ALU, 1
instance = comp, \f_out~31 , f_out~31, ALU, 1
instance = comp, \f_out~36 , f_out~36, ALU, 1
instance = comp, \f_out~32 , f_out~32, ALU, 1
instance = comp, \f_out~39 , f_out~39, ALU, 1
instance = comp, \f_out~33 , f_out~33, ALU, 1
instance = comp, \f_out~37 , f_out~37, ALU, 1
instance = comp, \b[15]~input , b[15]~input, ALU, 1
instance = comp, \a[15]~input , a[15]~input, ALU, 1
instance = comp, \ain[15]~15 , ain[15]~15, ALU, 1
instance = comp, \bin[15]~15 , bin[15]~15, ALU, 1
instance = comp, \add|p_0[15] , add|p_0[15], ALU, 1
instance = comp, \add|lvl3:14:GP3|p0~0 , add|\lvl3:14:GP3|p0~0, ALU, 1
instance = comp, \add|lvl4:14:GP4|p0~0 , add|\lvl4:14:GP4|p0~0, ALU, 1
instance = comp, \add|lvl1:14:GP1|G~0 , add|\lvl1:14:GP1|G~0, ALU, 1
instance = comp, \add|lvl2:14:GP2|p0~4 , add|\lvl2:14:GP2|p0~4, ALU, 1
instance = comp, \add|c[15]~23 , add|c[15]~23, ALU, 1
instance = comp, \add|c~21 , add|c~21, ALU, 1
instance = comp, \add|c[15]~22 , add|c[15]~22, ALU, 1
instance = comp, \add|sum[15] , add|sum[15], ALU, 1
instance = comp, \f_out~38 , f_out~38, ALU, 1
instance = comp, \add|lvl3:15:GP3|p0~0 , add|\lvl3:15:GP3|p0~0, ALU, 1
instance = comp, \add|lvl3:15:GP3|p0~1 , add|\lvl3:15:GP3|p0~1, ALU, 1
instance = comp, \add|lvl3:15:GP3|p0~2 , add|\lvl3:15:GP3|p0~2, ALU, 1
instance = comp, \add|lvl1:15:GP1|G~0 , add|\lvl1:15:GP1|G~0, ALU, 1
instance = comp, \add|cout~2 , add|cout~2, ALU, 1
instance = comp, \add|cout~5 , add|cout~5, ALU, 1
instance = comp, \add|cout~3 , add|cout~3, ALU, 1
instance = comp, \add|cout~4 , add|cout~4, ALU, 1
instance = comp, \Equal0~0 , Equal0~0, ALU, 1
instance = comp, \Equal0~1 , Equal0~1, ALU, 1
instance = comp, \Equal0~2 , Equal0~2, ALU, 1
instance = comp, \Equal0~3 , Equal0~3, ALU, 1
instance = comp, \Equal0~4 , Equal0~4, ALU, 1
instance = comp, \Equal0~5 , Equal0~5, ALU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
