{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669802350766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669802350766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:29:10 2022 " "Processing started: Wed Nov 30 15:29:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669802350766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802350766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802350766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669802350971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669802350971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_regs-arch " "Found design unit 1: temp_regs-arch" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_regs " "Found entity 1: temp_regs" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_proc-controller " "Found design unit 1: Main_proc-controller" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_proc " "Found entity 1: Main_proc" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatypepackage.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file datatypepackage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypePackage " "Found design unit 1: DataTypePackage" {  } { { "DataTypePackage.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/DataTypePackage.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/ALU.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/ALU.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669802358444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_proc " "Elaborating entity \"Main_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FC Main_proc.vhd(183) " "VHDL Process Statement warning at Main_proc.vhd(183): signal \"FC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FZ Main_proc.vhd(190) " "VHDL Process Statement warning at Main_proc.vhd(190): signal \"FZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Main_proc.vhd(306) " "VHDL Process Statement warning at Main_proc.vhd(306): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(355) " "VHDL Process Statement warning at Main_proc.vhd(355): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_data_out Main_proc.vhd(366) " "VHDL Process Statement warning at Main_proc.vhd(366): signal \"M_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(378) " "VHDL Process Statement warning at Main_proc.vhd(378): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(393) " "VHDL Process Statement warning at Main_proc.vhd(393): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(404) " "VHDL Process Statement warning at Main_proc.vhd(404): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(405) " "VHDL Process Statement warning at Main_proc.vhd(405): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(416) " "VHDL Process Statement warning at Main_proc.vhd(416): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 Main_proc.vhd(417) " "VHDL Process Statement warning at Main_proc.vhd(417): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(428) " "VHDL Process Statement warning at Main_proc.vhd(428): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(429) " "VHDL Process Statement warning at Main_proc.vhd(429): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(430) " "VHDL Process Statement warning at Main_proc.vhd(430): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(431) " "VHDL Process Statement warning at Main_proc.vhd(431): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(442) " "VHDL Process Statement warning at Main_proc.vhd(442): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C Main_proc.vhd(443) " "VHDL Process Statement warning at Main_proc.vhd(443): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_Z Main_proc.vhd(444) " "VHDL Process Statement warning at Main_proc.vhd(444): signal \"ALU_Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main_proc.vhd(455) " "VHDL Process Statement warning at Main_proc.vhd(455): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(455) " "VHDL Process Statement warning at Main_proc.vhd(455): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(456) " "VHDL Process Statement warning at Main_proc.vhd(456): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(459) " "VHDL Process Statement warning at Main_proc.vhd(459): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(470) " "VHDL Process Statement warning at Main_proc.vhd(470): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(481) " "VHDL Process Statement warning at Main_proc.vhd(481): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(483) " "VHDL Process Statement warning at Main_proc.vhd(483): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(484) " "VHDL Process Statement warning at Main_proc.vhd(484): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(496) " "VHDL Process Statement warning at Main_proc.vhd(496): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(497) " "VHDL Process Statement warning at Main_proc.vhd(497): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_int Main_proc.vhd(510) " "VHDL Process Statement warning at Main_proc.vhd(510): signal \"Z_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(532) " "VHDL Process Statement warning at Main_proc.vhd(532): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(534) " "VHDL Process Statement warning at Main_proc.vhd(534): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(535) " "VHDL Process Statement warning at Main_proc.vhd(535): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(536) " "VHDL Process Statement warning at Main_proc.vhd(536): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(552) " "VHDL Process Statement warning at Main_proc.vhd(552): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(574) " "VHDL Process Statement warning at Main_proc.vhd(574): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(575) " "VHDL Process Statement warning at Main_proc.vhd(575): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(597) " "VHDL Process Statement warning at Main_proc.vhd(597): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(598) " "VHDL Process Statement warning at Main_proc.vhd(598): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(599) " "VHDL Process Statement warning at Main_proc.vhd(599): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(614) " "VHDL Process Statement warning at Main_proc.vhd(614): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(625) " "VHDL Process Statement warning at Main_proc.vhd(625): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(637) " "VHDL Process Statement warning at Main_proc.vhd(637): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 637 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(648) " "VHDL Process Statement warning at Main_proc.vhd(648): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(649) " "VHDL Process Statement warning at Main_proc.vhd(649): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(660) " "VHDL Process Statement warning at Main_proc.vhd(660): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(662) " "VHDL Process Statement warning at Main_proc.vhd(662): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(663) " "VHDL Process Statement warning at Main_proc.vhd(663): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(678) " "VHDL Process Statement warning at Main_proc.vhd(678): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 678 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(689) " "VHDL Process Statement warning at Main_proc.vhd(689): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(690) " "VHDL Process Statement warning at Main_proc.vhd(690): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(701) " "VHDL Process Statement warning at Main_proc.vhd(701): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 701 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_data_out Main_proc.vhd(712) " "VHDL Process Statement warning at Main_proc.vhd(712): signal \"M_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(723) " "VHDL Process Statement warning at Main_proc.vhd(723): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(724) " "VHDL Process Statement warning at Main_proc.vhd(724): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 724 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(736) " "VHDL Process Statement warning at Main_proc.vhd(736): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(737) " "VHDL Process Statement warning at Main_proc.vhd(737): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 Main_proc.vhd(748) " "VHDL Process Statement warning at Main_proc.vhd(748): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp Main_proc.vhd(749) " "VHDL Process Statement warning at Main_proc.vhd(749): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(760) " "VHDL Process Statement warning at Main_proc.vhd(760): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(765) " "VHDL Process Statement warning at Main_proc.vhd(765): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(766) " "VHDL Process Statement warning at Main_proc.vhd(766): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(772) " "VHDL Process Statement warning at Main_proc.vhd(772): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Main_proc.vhd(772) " "VHDL Process Statement warning at Main_proc.vhd(772): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(774) " "VHDL Process Statement warning at Main_proc.vhd(774): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Main_proc.vhd(774) " "VHDL Process Statement warning at Main_proc.vhd(774): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 Main_proc.vhd(777) " "VHDL Process Statement warning at Main_proc.vhd(777): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(778) " "VHDL Process Statement warning at Main_proc.vhd(778): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 778 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(789) " "VHDL Process Statement warning at Main_proc.vhd(789): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(803) " "VHDL Process Statement warning at Main_proc.vhd(803): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(804) " "VHDL Process Statement warning at Main_proc.vhd(804): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp Main_proc.vhd(805) " "VHDL Process Statement warning at Main_proc.vhd(805): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(816) " "VHDL Process Statement warning at Main_proc.vhd(816): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Main_proc.vhd(817) " "VHDL Process Statement warning at Main_proc.vhd(817): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(827) " "VHDL Process Statement warning at Main_proc.vhd(827): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Main_proc.vhd(827) " "VHDL Process Statement warning at Main_proc.vhd(827): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Main_proc.vhd(831) " "VHDL Process Statement warning at Main_proc.vhd(831): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_data_out Main_proc.vhd(832) " "VHDL Process Statement warning at Main_proc.vhd(832): signal \"M_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 832 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Main_proc.vhd(834) " "VHDL Process Statement warning at Main_proc.vhd(834): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Main_proc.vhd(834) " "VHDL Process Statement warning at Main_proc.vhd(834): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_S Main_proc.vhd(834) " "VHDL Process Statement warning at Main_proc.vhd(834): signal \"ALU_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M_add Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"M_add\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_in Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"T1_in\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_A Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"ALU_A\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_B Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"ALU_B\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_J Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"ALU_J\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_CND Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"ALU_CND\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A3 Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"A3\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3 Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"D3\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_in Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"T2_in\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3_in Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"T3_in\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FC Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"FC\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FZ Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"FZ\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M_data_in Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"M_data_in\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter Main_proc.vhd(331) " "VHDL Process Statement warning at Main_proc.vhd(331): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stop_condition Main_proc.vhd(852) " "VHDL Process Statement warning at Main_proc.vhd(852): inferring latch(es) for signal or variable \"stop_condition\", which holds its previous value in one or more paths through the process" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 852 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_condition Main_proc.vhd(852) " "Inferred latch for \"stop_condition\" at Main_proc.vhd(852)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 852 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Main_proc.vhd(331) " "Inferred latch for \"counter\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Main_proc.vhd(331) " "Inferred latch for \"counter\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Main_proc.vhd(331) " "Inferred latch for \"counter\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Main_proc.vhd(331) " "Inferred latch for \"counter\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] Main_proc.vhd(331) " "Inferred latch for \"counter\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] Main_proc.vhd(331) " "Inferred latch for \"counter\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] Main_proc.vhd(331) " "Inferred latch for \"counter\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] Main_proc.vhd(331) " "Inferred latch for \"counter\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] Main_proc.vhd(331) " "Inferred latch for \"counter\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] Main_proc.vhd(331) " "Inferred latch for \"counter\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] Main_proc.vhd(331) " "Inferred latch for \"counter\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] Main_proc.vhd(331) " "Inferred latch for \"counter\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] Main_proc.vhd(331) " "Inferred latch for \"counter\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] Main_proc.vhd(331) " "Inferred latch for \"counter\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] Main_proc.vhd(331) " "Inferred latch for \"counter\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] Main_proc.vhd(331) " "Inferred latch for \"counter\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] Main_proc.vhd(331) " "Inferred latch for \"counter\[16\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] Main_proc.vhd(331) " "Inferred latch for \"counter\[17\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] Main_proc.vhd(331) " "Inferred latch for \"counter\[18\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] Main_proc.vhd(331) " "Inferred latch for \"counter\[19\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] Main_proc.vhd(331) " "Inferred latch for \"counter\[20\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] Main_proc.vhd(331) " "Inferred latch for \"counter\[21\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] Main_proc.vhd(331) " "Inferred latch for \"counter\[22\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] Main_proc.vhd(331) " "Inferred latch for \"counter\[23\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] Main_proc.vhd(331) " "Inferred latch for \"counter\[24\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] Main_proc.vhd(331) " "Inferred latch for \"counter\[25\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] Main_proc.vhd(331) " "Inferred latch for \"counter\[26\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] Main_proc.vhd(331) " "Inferred latch for \"counter\[27\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] Main_proc.vhd(331) " "Inferred latch for \"counter\[28\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] Main_proc.vhd(331) " "Inferred latch for \"counter\[29\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] Main_proc.vhd(331) " "Inferred latch for \"counter\[30\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] Main_proc.vhd(331) " "Inferred latch for \"counter\[31\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] Main_proc.vhd(331) " "Inferred latch for \"temp\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] Main_proc.vhd(331) " "Inferred latch for \"temp\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] Main_proc.vhd(331) " "Inferred latch for \"temp\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] Main_proc.vhd(331) " "Inferred latch for \"temp\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[0\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[1\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[2\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[3\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[4\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[5\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[6\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[7\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[8\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[9\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[10\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[11\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[12\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[13\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[14\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_in\[15\] Main_proc.vhd(331) " "Inferred latch for \"M_data_in\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FZ Main_proc.vhd(331) " "Inferred latch for \"FZ\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FC Main_proc.vhd(331) " "Inferred latch for \"FC\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[0\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[1\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[2\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[3\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[4\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358473 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[5\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[6\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[7\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[8\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[9\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[10\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[11\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[12\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[13\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[14\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[15\] Main_proc.vhd(331) " "Inferred latch for \"T3_in\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[0\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[1\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[2\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[3\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[4\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[5\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[6\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[7\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[8\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[9\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[10\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[11\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[12\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[13\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[14\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[15\] Main_proc.vhd(331) " "Inferred latch for \"T2_in\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[0\] Main_proc.vhd(331) " "Inferred latch for \"A2\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[1\] Main_proc.vhd(331) " "Inferred latch for \"A2\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[2\] Main_proc.vhd(331) " "Inferred latch for \"A2\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[0\] Main_proc.vhd(331) " "Inferred latch for \"D3\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[1\] Main_proc.vhd(331) " "Inferred latch for \"D3\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[2\] Main_proc.vhd(331) " "Inferred latch for \"D3\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[3\] Main_proc.vhd(331) " "Inferred latch for \"D3\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[4\] Main_proc.vhd(331) " "Inferred latch for \"D3\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[5\] Main_proc.vhd(331) " "Inferred latch for \"D3\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[6\] Main_proc.vhd(331) " "Inferred latch for \"D3\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[7\] Main_proc.vhd(331) " "Inferred latch for \"D3\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[8\] Main_proc.vhd(331) " "Inferred latch for \"D3\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[9\] Main_proc.vhd(331) " "Inferred latch for \"D3\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[10\] Main_proc.vhd(331) " "Inferred latch for \"D3\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[11\] Main_proc.vhd(331) " "Inferred latch for \"D3\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[12\] Main_proc.vhd(331) " "Inferred latch for \"D3\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[13\] Main_proc.vhd(331) " "Inferred latch for \"D3\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[14\] Main_proc.vhd(331) " "Inferred latch for \"D3\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[15\] Main_proc.vhd(331) " "Inferred latch for \"D3\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3\[0\] Main_proc.vhd(331) " "Inferred latch for \"A3\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3\[1\] Main_proc.vhd(331) " "Inferred latch for \"A3\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3\[2\] Main_proc.vhd(331) " "Inferred latch for \"A3\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CND\[0\] Main_proc.vhd(331) " "Inferred latch for \"ALU_CND\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CND\[1\] Main_proc.vhd(331) " "Inferred latch for \"ALU_CND\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_J\[0\] Main_proc.vhd(331) " "Inferred latch for \"ALU_J\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_J\[1\] Main_proc.vhd(331) " "Inferred latch for \"ALU_J\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[0\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[1\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[2\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[3\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[4\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[5\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[6\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[7\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[8\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[9\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[10\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[11\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[12\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[13\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[14\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[15\] Main_proc.vhd(331) " "Inferred latch for \"ALU_B\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[0\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[1\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[2\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[3\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[4\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[5\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[6\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[7\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[8\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[9\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[10\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[11\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[12\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[13\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[14\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[15\] Main_proc.vhd(331) " "Inferred latch for \"ALU_A\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[0\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[1\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[2\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[3\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[4\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[5\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[6\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[7\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[8\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[9\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[10\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[11\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[12\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[13\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[14\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[15\] Main_proc.vhd(331) " "Inferred latch for \"T1_in\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[0\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[1\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[2\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[3\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[3\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[4\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[4\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[5\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[5\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[6\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[6\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[7\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[7\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[8\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[8\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[9\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[9\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[10\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[10\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[11\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[11\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[12\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[12\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[13\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[13\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[14\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[14\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_add\[15\] Main_proc.vhd(331) " "Inferred latch for \"M_add\[15\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[0\] Main_proc.vhd(331) " "Inferred latch for \"A1\[0\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[1\] Main_proc.vhd(331) " "Inferred latch for \"A1\[1\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[2\] Main_proc.vhd(331) " "Inferred latch for \"A1\[2\]\" at Main_proc.vhd(331)" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358489 "|Main_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:M1 " "Elaborating entity \"memory\" for hierarchy \"memory:M1\"" {  } { { "Main_proc.vhd" "M1" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR memory.vhd(59) " "VHDL Process Statement warning at memory.vhd(59): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data memory.vhd(60) " "VHDL Process Statement warning at memory.vhd(60): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_add memory.vhd(60) " "VHDL Process Statement warning at memory.vhd(60): signal \"M_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M_data_out memory.vhd(57) " "VHDL Process Statement warning at memory.vhd(57): inferring latch(es) for signal or variable \"M_data_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[0\] memory.vhd(57) " "Inferred latch for \"M_data_out\[0\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[1\] memory.vhd(57) " "Inferred latch for \"M_data_out\[1\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[2\] memory.vhd(57) " "Inferred latch for \"M_data_out\[2\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[3\] memory.vhd(57) " "Inferred latch for \"M_data_out\[3\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[4\] memory.vhd(57) " "Inferred latch for \"M_data_out\[4\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[5\] memory.vhd(57) " "Inferred latch for \"M_data_out\[5\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[6\] memory.vhd(57) " "Inferred latch for \"M_data_out\[6\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[7\] memory.vhd(57) " "Inferred latch for \"M_data_out\[7\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[8\] memory.vhd(57) " "Inferred latch for \"M_data_out\[8\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[9\] memory.vhd(57) " "Inferred latch for \"M_data_out\[9\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[10\] memory.vhd(57) " "Inferred latch for \"M_data_out\[10\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[11\] memory.vhd(57) " "Inferred latch for \"M_data_out\[11\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[12\] memory.vhd(57) " "Inferred latch for \"M_data_out\[12\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[13\] memory.vhd(57) " "Inferred latch for \"M_data_out\[13\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[14\] memory.vhd(57) " "Inferred latch for \"M_data_out\[14\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_data_out\[15\] memory.vhd(57) " "Inferred latch for \"M_data_out\[15\]\" at memory.vhd(57)" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 "|Main_proc|memory:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Main_proc.vhd" "ALU1" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669802358520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF1\"" {  } { { "Main_proc.vhd" "RF1" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669802358535 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 reg_file.vhd(69) " "VHDL Process Statement warning at reg_file.vhd(69): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg_file.vhd(72) " "VHDL Process Statement warning at reg_file.vhd(72): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg_file.vhd(75) " "VHDL Process Statement warning at reg_file.vhd(75): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 reg_file.vhd(78) " "VHDL Process Statement warning at reg_file.vhd(78): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 reg_file.vhd(81) " "VHDL Process Statement warning at reg_file.vhd(81): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 reg_file.vhd(84) " "VHDL Process Statement warning at reg_file.vhd(84): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 reg_file.vhd(87) " "VHDL Process Statement warning at reg_file.vhd(87): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 reg_file.vhd(90) " "VHDL Process Statement warning at reg_file.vhd(90): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 reg_file.vhd(94) " "VHDL Process Statement warning at reg_file.vhd(94): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg_file.vhd(97) " "VHDL Process Statement warning at reg_file.vhd(97): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg_file.vhd(100) " "VHDL Process Statement warning at reg_file.vhd(100): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 reg_file.vhd(103) " "VHDL Process Statement warning at reg_file.vhd(103): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 reg_file.vhd(106) " "VHDL Process Statement warning at reg_file.vhd(106): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 reg_file.vhd(109) " "VHDL Process Statement warning at reg_file.vhd(109): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 reg_file.vhd(112) " "VHDL Process Statement warning at reg_file.vhd(112): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 reg_file.vhd(115) " "VHDL Process Statement warning at reg_file.vhd(115): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 reg_file.vhd(66) " "VHDL Process Statement warning at reg_file.vhd(66): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 reg_file.vhd(66) " "VHDL Process Statement warning at reg_file.vhd(66): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] reg_file.vhd(66) " "Inferred latch for \"D2\[0\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] reg_file.vhd(66) " "Inferred latch for \"D2\[1\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] reg_file.vhd(66) " "Inferred latch for \"D2\[2\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] reg_file.vhd(66) " "Inferred latch for \"D2\[3\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358544 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] reg_file.vhd(66) " "Inferred latch for \"D2\[4\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] reg_file.vhd(66) " "Inferred latch for \"D2\[5\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] reg_file.vhd(66) " "Inferred latch for \"D2\[6\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] reg_file.vhd(66) " "Inferred latch for \"D2\[7\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] reg_file.vhd(66) " "Inferred latch for \"D2\[8\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] reg_file.vhd(66) " "Inferred latch for \"D2\[9\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] reg_file.vhd(66) " "Inferred latch for \"D2\[10\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] reg_file.vhd(66) " "Inferred latch for \"D2\[11\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] reg_file.vhd(66) " "Inferred latch for \"D2\[12\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] reg_file.vhd(66) " "Inferred latch for \"D2\[13\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] reg_file.vhd(66) " "Inferred latch for \"D2\[14\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] reg_file.vhd(66) " "Inferred latch for \"D2\[15\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] reg_file.vhd(66) " "Inferred latch for \"D1\[0\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] reg_file.vhd(66) " "Inferred latch for \"D1\[1\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] reg_file.vhd(66) " "Inferred latch for \"D1\[2\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] reg_file.vhd(66) " "Inferred latch for \"D1\[3\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] reg_file.vhd(66) " "Inferred latch for \"D1\[4\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] reg_file.vhd(66) " "Inferred latch for \"D1\[5\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] reg_file.vhd(66) " "Inferred latch for \"D1\[6\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] reg_file.vhd(66) " "Inferred latch for \"D1\[7\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] reg_file.vhd(66) " "Inferred latch for \"D1\[8\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] reg_file.vhd(66) " "Inferred latch for \"D1\[9\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] reg_file.vhd(66) " "Inferred latch for \"D1\[10\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] reg_file.vhd(66) " "Inferred latch for \"D1\[11\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] reg_file.vhd(66) " "Inferred latch for \"D1\[12\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] reg_file.vhd(66) " "Inferred latch for \"D1\[13\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] reg_file.vhd(66) " "Inferred latch for \"D1\[14\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] reg_file.vhd(66) " "Inferred latch for \"D1\[15\]\" at reg_file.vhd(66)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358552 "|Main_proc|reg_file:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_regs temp_regs:T1 " "Elaborating entity \"temp_regs\" for hierarchy \"temp_regs:T1\"" {  } { { "Main_proc.vhd" "T1" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data temp_regs.vhd(16) " "VHDL Process Statement warning at temp_regs.vhd(16): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] temp_regs.vhd(16) " "Inferred latch for \"data\[0\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] temp_regs.vhd(16) " "Inferred latch for \"data\[1\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] temp_regs.vhd(16) " "Inferred latch for \"data\[2\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] temp_regs.vhd(16) " "Inferred latch for \"data\[3\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] temp_regs.vhd(16) " "Inferred latch for \"data\[4\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] temp_regs.vhd(16) " "Inferred latch for \"data\[5\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] temp_regs.vhd(16) " "Inferred latch for \"data\[6\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] temp_regs.vhd(16) " "Inferred latch for \"data\[7\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] temp_regs.vhd(16) " "Inferred latch for \"data\[8\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] temp_regs.vhd(16) " "Inferred latch for \"data\[9\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] temp_regs.vhd(16) " "Inferred latch for \"data\[10\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] temp_regs.vhd(16) " "Inferred latch for \"data\[11\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] temp_regs.vhd(16) " "Inferred latch for \"data\[12\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] temp_regs.vhd(16) " "Inferred latch for \"data\[13\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] temp_regs.vhd(16) " "Inferred latch for \"data\[14\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] temp_regs.vhd(16) " "Inferred latch for \"data\[15\]\" at temp_regs.vhd(16)" {  } { { "temp_regs.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/temp_regs.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802358568 "|Main_proc|temp_regs:T1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[0\] " "LATCH primitive \"reg_file:RF1\|D1\[0\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[1\] " "LATCH primitive \"reg_file:RF1\|D1\[1\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[2\] " "LATCH primitive \"reg_file:RF1\|D1\[2\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[3\] " "LATCH primitive \"reg_file:RF1\|D1\[3\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[4\] " "LATCH primitive \"reg_file:RF1\|D1\[4\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[5\] " "LATCH primitive \"reg_file:RF1\|D1\[5\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[6\] " "LATCH primitive \"reg_file:RF1\|D1\[6\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[7\] " "LATCH primitive \"reg_file:RF1\|D1\[7\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[8\] " "LATCH primitive \"reg_file:RF1\|D1\[8\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[9\] " "LATCH primitive \"reg_file:RF1\|D1\[9\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[10\] " "LATCH primitive \"reg_file:RF1\|D1\[10\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[11\] " "LATCH primitive \"reg_file:RF1\|D1\[11\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[12\] " "LATCH primitive \"reg_file:RF1\|D1\[12\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[13\] " "LATCH primitive \"reg_file:RF1\|D1\[13\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[14\] " "LATCH primitive \"reg_file:RF1\|D1\[14\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D1\[15\] " "LATCH primitive \"reg_file:RF1\|D1\[15\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[0\] " "LATCH primitive \"reg_file:RF1\|D2\[0\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[1\] " "LATCH primitive \"reg_file:RF1\|D2\[1\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[2\] " "LATCH primitive \"reg_file:RF1\|D2\[2\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[3\] " "LATCH primitive \"reg_file:RF1\|D2\[3\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[4\] " "LATCH primitive \"reg_file:RF1\|D2\[4\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[5\] " "LATCH primitive \"reg_file:RF1\|D2\[5\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[6\] " "LATCH primitive \"reg_file:RF1\|D2\[6\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[7\] " "LATCH primitive \"reg_file:RF1\|D2\[7\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[8\] " "LATCH primitive \"reg_file:RF1\|D2\[8\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[9\] " "LATCH primitive \"reg_file:RF1\|D2\[9\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[10\] " "LATCH primitive \"reg_file:RF1\|D2\[10\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[11\] " "LATCH primitive \"reg_file:RF1\|D2\[11\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[12\] " "LATCH primitive \"reg_file:RF1\|D2\[12\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[13\] " "LATCH primitive \"reg_file:RF1\|D2\[13\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[14\] " "LATCH primitive \"reg_file:RF1\|D2\[14\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_file:RF1\|D2\[15\] " "LATCH primitive \"reg_file:RF1\|D2\[15\]\" is permanently enabled" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/reg_file.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669802358773 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory:M1\|data " "RAM logic \"memory:M1\|data\" is uninferred because MIF is not supported for the selected family" {  } { { "memory.vhd" "data" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/memory.vhd" 22 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1669802358789 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669802358789 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stop_condition VCC " "Pin \"stop_condition\" is stuck at VCC" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669802359009 "|Main_proc|stop_condition"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669802359009 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "188 " "188 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669802359025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669802359135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669802359135 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Main_proc.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project-master/Test/Main_proc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669802359167 "|Main_proc|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669802359167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669802359167 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669802359167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669802359167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669802359183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:29:19 2022 " "Processing ended: Wed Nov 30 15:29:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669802359183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669802359183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669802359183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669802359183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669802360223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669802360223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:29:20 2022 " "Processing started: Wed Nov 30 15:29:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669802360223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669802360223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669802360223 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669802360287 ""}
{ "Info" "0" "" "Project  = IITB_CPU" {  } {  } 0 0 "Project  = IITB_CPU" 0 0 "Fitter" 0 0 1669802360287 ""}
{ "Info" "0" "" "Revision = IITB_CPU" {  } {  } 0 0 "Revision = IITB_CPU" 0 0 "Fitter" 0 0 1669802360287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669802360346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669802360346 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB_CPU 10M25SCE144C8G " "Selected device 10M25SCE144C8G for design \"IITB_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669802360350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669802360366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669802360366 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669802360492 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669802360492 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1669802360547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669802360555 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669802360555 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669802360682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669802360824 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669802360824 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669802360824 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669802360824 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669802360824 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669802360824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669802361565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669802361597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669802361597 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669802361755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669802361755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669802362056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/Users/SCI/Desktop/EE_224_Project-master/Test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669802362526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669802362526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669802362574 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669802362574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669802362574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669802362574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669802362732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669802362732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669802362891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669802362891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669802363080 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669802363363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SCI/Desktop/EE_224_Project-master/Test/output_files/IITB_CPU.fit.smsg " "Generated suppressed messages file C:/Users/SCI/Desktop/EE_224_Project-master/Test/output_files/IITB_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669802363473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5319 " "Peak virtual memory: 5319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669802363836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:29:23 2022 " "Processing ended: Wed Nov 30 15:29:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669802363836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669802363836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669802363836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669802363836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669802364750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669802364750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:29:24 2022 " "Processing started: Wed Nov 30 15:29:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669802364750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669802364750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669802364750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669802364931 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669802365641 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669802365688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669802366112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:29:26 2022 " "Processing ended: Wed Nov 30 15:29:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669802366112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669802366112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669802366112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669802366112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669802366993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669802366993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:29:26 2022 " "Processing started: Wed Nov 30 15:29:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669802366993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1669802366993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1669802366993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1669802367198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669802367214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669802367214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1669802367482 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1669802367482 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669802367482 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1669802367482 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669802367482 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1669802367607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1669802367639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1669802367860 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669802367970 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.80 mW " "Total thermal power estimate for the design is 229.80 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669802368017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669802368175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:29:28 2022 " "Processing ended: Wed Nov 30 15:29:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669802368175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669802368175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669802368175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1669802368175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1669802369202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669802369202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:29:29 2022 " "Processing started: Wed Nov 30 15:29:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669802369202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669802369202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c IITB_CPU " "Command: quartus_sta IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669802369202 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669802369265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669802369359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669802369359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669802369399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669802369399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669802369532 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669802369532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669802369532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669802369557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669802369564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669802369848 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802369911 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669802369911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669802370052 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669802370052 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669802370052 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669802370052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802370052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802370052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802370058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802370058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669802370058 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669802370629 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669802370629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669802370658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:29:30 2022 " "Processing ended: Wed Nov 30 15:29:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669802370658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669802370658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669802370658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669802370658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669802371613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669802371613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 15:29:31 2022 " "Processing started: Wed Nov 30 15:29:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669802371613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669802371613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669802371613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669802371848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB_CPU.vho C:/Users/SCI/Desktop/EE_224_Project-master/Test/simulation/modelsim/ simulation " "Generated file IITB_CPU.vho in folder \"C:/Users/SCI/Desktop/EE_224_Project-master/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669802371895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669802371910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 15:29:31 2022 " "Processing ended: Wed Nov 30 15:29:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669802371910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669802371910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669802371910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669802371910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669802372498 ""}
