Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Aug 23 14:52:43 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file randomizer_toplevel_timing_summary_routed.rpt -pb randomizer_toplevel_timing_summary_routed.pb -rpx randomizer_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : randomizer_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clkgen/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.198        0.000                      0                   38        0.280        0.000                      0                   38        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.198        0.000                      0                   38        0.280        0.000                      0                   38        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.403    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[13]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.403    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[14]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.403    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[15]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.232%)  route 2.612ns (78.768%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.665     8.403    clkgen/system_clk_tog
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[16]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.601    clkgen/system_clk_divider_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.279%)  route 2.604ns (78.721%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.396    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.279%)  route 2.604ns (78.721%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.396    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.279%)  route 2.604ns (78.721%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.396    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.704ns (21.279%)  route 2.604ns (78.721%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.658     8.396    clkgen/system_clk_tog
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.888%)  route 2.512ns (78.112%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.566     8.304    clkgen/system_clk_tog
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 clkgen/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.888%)  route 2.512ns (78.112%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           1.271     6.814    clkgen/system_clk_divider_counter_reg_n_0_[0]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.938 f  clkgen/system_clk_divider_counter[18]_i_4/O
                         net (fo=2, routed)           0.676     7.614    clkgen/system_clk_divider_counter[18]_i_4_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.738 r  clkgen/system_clk_divider_counter[18]_i_1/O
                         net (fo=18, routed)          0.566     8.304    clkgen/system_clk_tog
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen/system_clk_divider_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkgen/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkgen/data0[11]
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkgen/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.831    clkgen/data0[3]
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkgen/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.831    clkgen/data0[7]
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  clkgen/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.864    clkgen/data0[12]
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  clkgen/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.864    clkgen/data0[4]
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.720    clkgen/system_clk_divider_counter_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  clkgen/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.864    clkgen/data0[8]
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen/system_clk_divider_counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clkgen/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.231     1.819    clkgen/I
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  clkgen/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     1.864    clkgen/system_clk_tog_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    clkgen/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[1]/Q
                         net (fo=2, routed)           0.184     1.771    clkgen/system_clk_divider_counter_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  clkgen/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.886    clkgen/data0[1]
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[10]/Q
                         net (fo=2, routed)           0.191     1.778    clkgen/system_clk_divider_counter_reg_n_0_[10]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.888 r  clkgen/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.888    clkgen/data0[10]
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkgen/system_clk_divider_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clkgen/system_clk_divider_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/system_clk_divider_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkgen/system_clk_divider_counter_reg[2]/Q
                         net (fo=2, routed)           0.191     1.778    clkgen/system_clk_divider_counter_reg_n_0_[2]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.888 r  clkgen/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.888    clkgen/data0[2]
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clkgen/clk_ext_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkgen/system_clk_divider_counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clkgen/system_clk_divider_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clkgen/system_clk_divider_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkgen/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkgen/system_clk_divider_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen/system_clk_divider_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr/rand_sig_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 4.505ns (58.956%)  route 3.136ns (41.044%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[5]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lfsr/rand_sig_reg[5]/Q
                         net (fo=3, routed)           0.676     1.194    lfsr/rand_sig[5]
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  lfsr/rand_out_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.452     1.770    lfsr/rand_out_OBUF[7]_inst_i_2_n_0
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.150     1.920 r  lfsr/rand_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.008     3.928    rand_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.713     7.641 r  rand_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.641    rand_out[6]
    H2                                                                r  rand_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 4.149ns (55.321%)  route 3.351ns (44.679%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[7]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lfsr/rand_sig_reg[7]/Q
                         net (fo=2, routed)           1.293     1.811    lfsr/rand_sig[7]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.124     1.935 r  lfsr/rand_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.057     3.993    rand_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         3.507     7.500 r  rand_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.500    rand_out[7]
    G3                                                                r  rand_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rand_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 4.306ns (59.598%)  route 2.919ns (40.402%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDSE                         0.000     0.000 r  lfsr/rand_sig_reg[0]/C
    SLICE_X65Y88         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  lfsr/rand_sig_reg[0]/Q
                         net (fo=8, routed)           0.848     1.304    lfsr/rand_sig[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I1_O)        0.152     1.456 r  lfsr/rand_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.071     3.527    rand_out_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.698     7.225 r  rand_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.225    rand_out[3]
    G2                                                                r  rand_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.382ns (60.984%)  route 2.804ns (39.016%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[1]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lfsr/rand_sig_reg[1]/Q
                         net (fo=7, routed)           0.917     1.435    lfsr/rand_sig[1]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.153     1.588 r  lfsr/rand_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.886     3.475    rand_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.711     7.186 r  rand_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.186    rand_out[2]
    J2                                                                r  rand_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.149ns (60.359%)  route 2.725ns (39.641%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[1]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lfsr/rand_sig_reg[1]/Q
                         net (fo=7, routed)           0.920     1.438    lfsr/rand_sig[1]
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     1.562 r  lfsr/rand_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.367    rand_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         3.507     6.873 r  rand_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.873    rand_out[5]
    K2                                                                r  rand_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 4.085ns (61.331%)  route 2.575ns (38.669%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[4]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr/rand_sig_reg[4]/Q
                         net (fo=5, routed)           0.854     1.310    lfsr/rand_sig[4]
    SLICE_X65Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.434 r  lfsr/rand_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.721     3.155    rand_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         3.505     6.660 r  rand_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.660    rand_out[4]
    H1                                                                r  rand_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rand_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 4.313ns (65.885%)  route 2.233ns (34.115%))
  Logic Levels:           3  (FDSE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDSE                         0.000     0.000 r  lfsr/rand_sig_reg[0]/C
    SLICE_X65Y88         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  lfsr/rand_sig_reg[0]/Q
                         net (fo=8, routed)           0.516     0.972    lfsr/rand_sig[0]
    SLICE_X65Y88         LUT1 (Prop_lut1_I0_O)        0.150     1.122 r  lfsr/rand_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     2.839    rand_out_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.707     6.546 r  rand_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.546    rand_out[0]
    J1                                                                r  rand_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            lfsr/rand_sig_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 1.441ns (22.214%)  route 5.047ns (77.786%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_button_IBUF_inst/O
                         net (fo=8, routed)           5.047     6.488    lfsr/SS[0]
    SLICE_X65Y88         FDSE                                         r  lfsr/rand_sig_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            lfsr/rand_sig_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 1.441ns (22.214%)  route 5.047ns (77.786%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_button_IBUF_inst/O
                         net (fo=8, routed)           5.047     6.488    lfsr/SS[0]
    SLICE_X64Y88         FDRE                                         r  lfsr/rand_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            lfsr/rand_sig_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 1.441ns (22.214%)  route 5.047ns (77.786%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_button_IBUF_inst/O
                         net (fo=8, routed)           5.047     6.488    lfsr/SS[0]
    SLICE_X65Y88         FDRE                                         r  lfsr/rand_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr/rand_sig_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[5]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr/rand_sig_reg[5]/Q
                         net (fo=3, routed)           0.132     0.296    lfsr/rand_sig[5]
    SLICE_X65Y88         FDRE                                         r  lfsr/rand_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[2]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr/rand_sig_reg[2]/Q
                         net (fo=7, routed)           0.161     0.302    lfsr/rand_sig[2]
    SLICE_X64Y88         FDRE                                         r  lfsr/rand_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[6]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr/rand_sig_reg[6]/Q
                         net (fo=3, routed)           0.188     0.352    lfsr/rand_sig[6]
    SLICE_X64Y88         FDRE                                         r  lfsr/rand_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.926%)  route 0.221ns (61.074%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[4]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr/rand_sig_reg[4]/Q
                         net (fo=5, routed)           0.221     0.362    lfsr/rand_sig[4]
    SLICE_X65Y88         FDRE                                         r  lfsr/rand_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.053%)  route 0.200ns (54.947%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[7]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr/rand_sig_reg[7]/Q
                         net (fo=2, routed)           0.200     0.364    lfsr/rand_sig[7]
    SLICE_X64Y88         FDRE                                         r  lfsr/rand_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.141ns (34.365%)  route 0.269ns (65.635%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[3]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr/rand_sig_reg[3]/Q
                         net (fo=6, routed)           0.269     0.410    lfsr/rand_sig[3]
    SLICE_X65Y88         FDRE                                         r  lfsr/rand_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr/rand_sig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.960%)  route 0.268ns (62.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[1]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr/rand_sig_reg[1]/Q
                         net (fo=7, routed)           0.268     0.432    lfsr/rand_sig[1]
    SLICE_X65Y88         FDSE                                         r  lfsr/rand_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr/rand_sig_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.186ns (26.891%)  route 0.506ns (73.109%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDSE                         0.000     0.000 r  lfsr/rand_sig_reg[0]/C
    SLICE_X65Y88         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr/rand_sig_reg[0]/Q
                         net (fo=8, routed)           0.176     0.317    lfsr/rand_sig[0]
    SLICE_X65Y88         LUT4 (Prop_lut4_I2_O)        0.045     0.362 r  lfsr/rand_sig[7]_i_1/O
                         net (fo=1, routed)           0.329     0.692    lfsr/p_0_out[7]
    SLICE_X64Y88         FDRE                                         r  lfsr/rand_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.426ns (76.270%)  route 0.444ns (23.730%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[1]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr/rand_sig_reg[1]/Q
                         net (fo=7, routed)           0.117     0.281    lfsr/rand_sig[1]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.326 r  lfsr/rand_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.653    rand_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.870 r  rand_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.870    rand_out[1]
    L2                                                                r  rand_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/rand_sig_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.417ns (75.417%)  route 0.462ns (24.583%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  lfsr/rand_sig_reg[5]/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr/rand_sig_reg[5]/Q
                         net (fo=3, routed)           0.075     0.239    lfsr/rand_sig[5]
    SLICE_X65Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  lfsr/rand_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.671    rand_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.879 r  rand_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.879    rand_out[5]
    K2                                                                r  rand_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 4.072ns (51.539%)  route 3.829ns (48.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.566     5.087    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.719     6.262    clkgen/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.358 r  clkgen/Slow_clock_buffer/O
                         net (fo=9, routed)           3.110     9.468    clk_out_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.988 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.988    clk_out
    A14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.388ns (55.642%)  route 1.106ns (44.358%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clkgen/clk_ext_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clkgen/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.279     1.867    clkgen/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.893 r  clkgen/Slow_clock_buffer/O
                         net (fo=9, routed)           0.828     2.721    clk_out_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.941 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.941    clk_out
    A14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





