Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 24 06:02:02 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/fir-v/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (145)
6. checking no_output_delay (157)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: AXILITE/FSM_onehot_state_reg[0]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G

 There are 52 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

addr_reg_reg[0]/G
addr_reg_reg[1]/G
addr_reg_reg[2]/G
addr_reg_reg[3]/G
data_Di_reg_reg[0]/G
data_Di_reg_reg[10]/G
data_Di_reg_reg[11]/G
data_Di_reg_reg[12]/G
data_Di_reg_reg[13]/G
data_Di_reg_reg[14]/G
data_Di_reg_reg[15]/G
data_Di_reg_reg[16]/G
data_Di_reg_reg[17]/G
data_Di_reg_reg[18]/G
data_Di_reg_reg[19]/G
data_Di_reg_reg[1]/G
data_Di_reg_reg[20]/G
data_Di_reg_reg[21]/G
data_Di_reg_reg[22]/G
data_Di_reg_reg[23]/G
data_Di_reg_reg[24]/G
data_Di_reg_reg[25]/G
data_Di_reg_reg[26]/G
data_Di_reg_reg[27]/G
data_Di_reg_reg[28]/G
data_Di_reg_reg[29]/G
data_Di_reg_reg[2]/G
data_Di_reg_reg[30]/G
data_Di_reg_reg[31]/G
data_Di_reg_reg[3]/G
data_Di_reg_reg[4]/G
data_Di_reg_reg[5]/G
data_Di_reg_reg[6]/G
data_Di_reg_reg[7]/G
data_Di_reg_reg[8]/G
data_Di_reg_reg[9]/G
next_Data_addr_reg[0]/G
next_Data_addr_reg[1]/G
next_Data_addr_reg[2]/G
next_Data_addr_reg[3]/G
next_Tap_addr_reg[0]/G
next_Tap_addr_reg[1]/G
next_Tap_addr_reg[2]/G
next_Tap_addr_reg[3]/G
next_Write_addr_reg[0]/G
next_Write_addr_reg[1]/G
next_Write_addr_reg[2]/G
next_Write_addr_reg[3]/G
next_counter_reg[0]/G
next_counter_reg[1]/G
next_counter_reg[2]/G
next_counter_reg[3]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

addr_reg_reg[0]/D
addr_reg_reg[1]/D
addr_reg_reg[2]/D
addr_reg_reg[3]/D
data_Di_reg_reg[0]/D
data_Di_reg_reg[10]/D
data_Di_reg_reg[11]/D
data_Di_reg_reg[12]/D
data_Di_reg_reg[13]/D
data_Di_reg_reg[14]/D
data_Di_reg_reg[15]/D
data_Di_reg_reg[16]/D
data_Di_reg_reg[17]/D
data_Di_reg_reg[18]/D
data_Di_reg_reg[19]/D
data_Di_reg_reg[1]/D
data_Di_reg_reg[20]/D
data_Di_reg_reg[21]/D
data_Di_reg_reg[22]/D
data_Di_reg_reg[23]/D
data_Di_reg_reg[24]/D
data_Di_reg_reg[25]/D
data_Di_reg_reg[26]/D
data_Di_reg_reg[27]/D
data_Di_reg_reg[28]/D
data_Di_reg_reg[29]/D
data_Di_reg_reg[2]/D
data_Di_reg_reg[30]/D
data_Di_reg_reg[31]/D
data_Di_reg_reg[3]/D
data_Di_reg_reg[4]/D
data_Di_reg_reg[5]/D
data_Di_reg_reg[6]/D
data_Di_reg_reg[7]/D
data_Di_reg_reg[8]/D
data_Di_reg_reg[9]/D
next_Data_addr_reg[0]/D
next_Data_addr_reg[1]/D
next_Data_addr_reg[2]/D
next_Data_addr_reg[3]/D
next_Tap_addr_reg[0]/D
next_Tap_addr_reg[1]/D
next_Tap_addr_reg[2]/D
next_Tap_addr_reg[3]/D
next_Write_addr_reg[0]/D
next_Write_addr_reg[1]/D
next_Write_addr_reg[2]/D
next_Write_addr_reg[3]/D
next_counter_reg[0]/D
next_counter_reg[1]/D
next_counter_reg[2]/D
next_counter_reg[3]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (145)
--------------------------------
 There are 145 input ports with no input delay specified. (HIGH)

arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (157)
---------------------------------
 There are 157 ports with no output delay specified. (HIGH)

arready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.797        0.000                      0                  204        0.142        0.000                      0                  204        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.797        0.000                      0                  204        0.142        0.000                      0                  204        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 7.435ns (81.717%)  route 1.663ns (18.283%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  calculate/Mul_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    calculate/Mul_reg_reg[27]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.555 r  calculate/Mul_reg_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.555    calculate/Mul_reg_reg[31]_i_1_n_7
                         FDCE                                         r  calculate/Mul_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 7.429ns (81.705%)  route 1.663ns (18.295%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  calculate/Mul_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    calculate/Mul_reg_reg[27]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.549 r  calculate/Mul_reg_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.549    calculate/Mul_reg_reg[31]_i_1_n_5
                         FDCE                                         r  calculate/Mul_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 7.354ns (81.553%)  route 1.663ns (18.447%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  calculate/Mul_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    calculate/Mul_reg_reg[27]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.474 r  calculate/Mul_reg_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.474    calculate/Mul_reg_reg[31]_i_1_n_6
                         FDCE                                         r  calculate/Mul_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 7.330ns (81.504%)  route 1.663ns (18.496%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  calculate/Mul_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    calculate/Mul_reg_reg[27]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.450 r  calculate/Mul_reg_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.450    calculate/Mul_reg_reg[31]_i_1_n_8
                         FDCE                                         r  calculate/Mul_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 7.318ns (81.479%)  route 1.663ns (18.521%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  calculate/Mul_reg_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.438    calculate/Mul_reg_reg[27]_i_1_n_7
                         FDCE                                         r  calculate/Mul_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 7.312ns (81.467%)  route 1.663ns (18.533%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  calculate/Mul_reg_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.432    calculate/Mul_reg_reg[27]_i_1_n_5
                         FDCE                                         r  calculate/Mul_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 7.237ns (81.311%)  route 1.663ns (18.689%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.357 r  calculate/Mul_reg_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.357    calculate/Mul_reg_reg[27]_i_1_n_6
                         FDCE                                         r  calculate/Mul_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 7.213ns (81.260%)  route 1.663ns (18.740%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  calculate/Mul_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    calculate/Mul_reg_reg[23]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.333 r  calculate/Mul_reg_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.333    calculate/Mul_reg_reg[27]_i_1_n_8
                         FDCE                                         r  calculate/Mul_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 7.201ns (81.235%)  route 1.663ns (18.765%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  calculate/Mul_reg_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.321    calculate/Mul_reg_reg[23]_i_1_n_7
                         FDCE                                         r  calculate/Mul_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[21]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 calculate/D_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/Mul_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 7.195ns (81.222%)  route 1.663ns (18.778%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  calculate/D_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    calculate/D_reg[16]
                                                                      r  calculate/Mul_reg1/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  calculate/Mul_reg1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    calculate/Mul_reg1_n_107
                                                                      r  calculate/Mul_reg1__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  calculate/Mul_reg1__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    calculate/Mul_reg1__0_n_106
                                                                      r  calculate/Mul_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  calculate/Mul_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    calculate/Mul_reg[19]_i_7_n_1
                                                                      r  calculate/Mul_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  calculate/Mul_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    calculate/Mul_reg_reg[19]_i_1_n_1
                                                                      r  calculate/Mul_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  calculate/Mul_reg_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.315    calculate/Mul_reg_reg[23]_i_1_n_5
                         FDCE                                         r  calculate/Mul_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439    12.128    calculate/CLK
                         FDCE                                         r  calculate/Mul_reg_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    calculate/Mul_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AXILITE/ap_control_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXILITE/ap_control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    AXILITE/CLK
                         FDCE                                         r  AXILITE/ap_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AXILITE/ap_control_reg[1]/Q
                         net (fo=4, unplaced)         0.141     0.966    AXILITE/p_0_in
                                                                      r  AXILITE/ap_control[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  AXILITE/ap_control[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    AXILITE/ap_control[1]_i_1_n_1
                         FDCE                                         r  AXILITE/ap_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    AXILITE/CLK
                         FDCE                                         r  AXILITE/ap_control_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AXILITE/ap_control_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 AXILITE/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXILITE/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    AXILITE/CLK
                         FDPE                                         r  AXILITE/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  AXILITE/FSM_onehot_state_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    AXILITE/FSM_onehot_state_reg_n_1_[0]
                                                                      r  AXILITE/FSM_onehot_state[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.068 r  AXILITE/FSM_onehot_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    AXILITE/FSM_onehot_state[1]_i_1_n_1
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AXILITE/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXILITE/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.248ns (59.288%)  route 0.170ns (40.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        0.170     0.995    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/FSM_onehot_state[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.096 r  AXILITE/FSM_onehot_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.096    AXILITE/FSM_onehot_state[2]_i_1_n_1
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    AXILITE/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.245ns (58.519%)  route 0.174ns (41.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  counter_reg[0]/Q
                         net (fo=104, unplaced)       0.174     0.998    AXILITE/FSM_onehot_state_reg[1]_0[0]
                                                                      f  AXILITE/sm_tlast_OBUF_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.096 r  AXILITE/sm_tlast_OBUF_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.096    sm_tlast_OBUF
                         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/D_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[6]/Q
                         net (fo=145, unplaced)       0.177     1.002    calculate/Add_reg_reg[0]_0[1]
                                                                      f  calculate/D_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.100 r  calculate/D_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    calculate/D_reg[0]_i_1_n_1
                         FDCE                                         r  calculate/D_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate/D_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/D_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[6]/Q
                         net (fo=145, unplaced)       0.177     1.002    calculate/Add_reg_reg[0]_0[1]
                                                                      f  calculate/D_reg[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.100 r  calculate/D_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    calculate/D_reg[10]_i_1_n_1
                         FDCE                                         r  calculate/D_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate/D_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/D_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[6]/Q
                         net (fo=145, unplaced)       0.177     1.002    calculate/Add_reg_reg[0]_0[1]
                                                                      f  calculate/D_reg[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.100 r  calculate/D_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    calculate/D_reg[11]_i_1_n_1
                         FDCE                                         r  calculate/D_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate/D_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/D_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[6]/Q
                         net (fo=145, unplaced)       0.177     1.002    calculate/Add_reg_reg[0]_0[1]
                                                                      f  calculate/D_reg[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.100 r  calculate/D_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    calculate/D_reg[12]_i_1_n_1
                         FDCE                                         r  calculate/D_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate/D_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/D_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[6]/Q
                         net (fo=145, unplaced)       0.177     1.002    calculate/Add_reg_reg[0]_0[1]
                                                                      f  calculate/D_reg[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.100 r  calculate/D_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    calculate/D_reg[13]_i_1_n_1
                         FDCE                                         r  calculate/D_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate/D_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculate/D_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.245ns (58.052%)  route 0.177ns (41.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_onehot_state_reg[6]/Q
                         net (fo=145, unplaced)       0.177     1.002    calculate/Add_reg_reg[0]_0[1]
                                                                      f  calculate/D_reg[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.100 r  calculate/D_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.100    calculate/D_reg[14]_i_1_n_1
                         FDCE                                         r  calculate/D_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    calculate/CLK
                         FDCE                                         r  calculate/D_reg_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    calculate/D_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                Data_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                Data_addr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                Data_addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                Data_addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                Data_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.901ns (68.763%)  route 2.226ns (31.237%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[5]
                                                                      f  AXILITE/i__carry_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  AXILITE/i__carry_i_3/O
                         net (fo=1, unplaced)         0.000     1.895    AXILITE/i__carry_i_3_n_1
                                                                      r  AXILITE/tap_A_reg0_inferred__0/i__carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  AXILITE/tap_A_reg0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    AXILITE/tap_A_reg0_inferred__0/i__carry_n_1
                                                                      r  AXILITE/tap_A_reg0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.768 r  AXILITE/tap_A_reg0_inferred__0/i__carry__0/O[3]
                         net (fo=1, unplaced)         0.618     3.386    AXILITE/tap_A_reg00_in[11]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307     3.693 r  AXILITE/tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.493    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.128 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.128    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.906ns (68.853%)  route 2.219ns (31.147%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/araddr_IBUF[5]
                                                                      f  AXILITE/tap_A_reg0_carry_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  AXILITE/tap_A_reg0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     1.895    AXILITE/tap_A_reg0_carry_i_3_n_1
                                                                      r  AXILITE/tap_A_reg0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  AXILITE/tap_A_reg0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    AXILITE/tap_A_reg0_carry_n_1
                                                                      r  AXILITE/tap_A_reg0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  AXILITE/tap_A_reg0_carry__0/O[1]
                         net (fo=1, unplaced)         0.611     3.385    AXILITE/tap_A_reg0[9]
                                                                      r  AXILITE/tap_A_OBUF[9]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.306     3.691 r  AXILITE/tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.491    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.126 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.126    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.978ns (56.875%)  route 3.016ns (43.125%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      r  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.486 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     3.436    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.560 r  AXILITE/tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.360    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.995 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.995    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.978ns (56.875%)  route 3.016ns (43.125%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      r  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.486 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     3.436    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.560 r  AXILITE/tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.360    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.995 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.995    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.978ns (56.875%)  route 3.016ns (43.125%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      r  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.486 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     3.436    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.560 r  AXILITE/tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.360    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.995 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.995    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.978ns (56.875%)  route 3.016ns (43.125%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      r  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.486 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     3.436    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.560 r  AXILITE/tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.360    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.995 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.995    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.463ns (66.878%)  route 2.210ns (33.122%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[4]_inst/O
                         net (fo=33, unplaced)        0.800     1.771    AXILITE/araddr_IBUF[4]
                                                                      r  AXILITE/tap_A_reg0_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     2.322 r  AXILITE/tap_A_reg0_carry/O[1]
                         net (fo=1, unplaced)         0.611     2.933    AXILITE/tap_A_reg0[5]
                                                                      r  AXILITE/tap_A_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.306     3.239 r  AXILITE/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.039    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.674 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.674    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 4.277ns (64.633%)  route 2.340ns (35.367%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[4]
                                                                      r  AXILITE/tap_A_reg0_inferred__0/i__carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.147 r  AXILITE/tap_A_reg0_inferred__0/i__carry/O[0]
                         net (fo=1, unplaced)         0.741     2.888    AXILITE/tap_A_reg00_in[4]
                                                                      r  AXILITE/tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     3.183 r  AXILITE/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.983    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.618 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.618    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 4.004ns (60.922%)  route 2.568ns (39.078%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.921 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_1
                                                                      f  rdata_OBUF[31]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.014    AXILITE/rdata[3]_0
                                                                      f  AXILITE/rdata_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.138 r  AXILITE/rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.938    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.573 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.573    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 4.004ns (60.922%)  route 2.568ns (39.078%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.921 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.370    rdata_OBUF[31]_inst_i_5_n_1
                                                                      f  rdata_OBUF[31]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.014    AXILITE/rdata[3]_0
                                                                      f  AXILITE/rdata_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.138 r  AXILITE/rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.938    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.573 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.573    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_reg_reg[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[0]
                         LDCE                                         r  data_Di_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                                                                      r  data_Di_reg_reg[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[10]
                         LDCE                                         r  data_Di_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_reg_reg[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[11]
                         LDCE                                         r  data_Di_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_reg_reg[13]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[13]
                         LDCE                                         r  data_Di_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                                                                      r  data_Di_reg_reg[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[15]
                         LDCE                                         r  data_Di_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                                                                      r  data_Di_reg_reg[17]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[17]
                         LDCE                                         r  data_Di_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[19]
                            (input port)
  Destination:            data_Di_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[19] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[19]
                                                                      r  ss_tdata_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[19]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[19]
                                                                      r  data_Di_reg_reg[19]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[19]
                         LDCE                                         r  data_Di_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[1]
                            (input port)
  Destination:            data_Di_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[1]
                                                                      r  ss_tdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[1]
                                                                      r  data_Di_reg_reg[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[1]
                         LDCE                                         r  data_Di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[21]
                            (input port)
  Destination:            data_Di_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[21] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[21]
                                                                      r  ss_tdata_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[21]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[21]
                                                                      r  data_Di_reg_reg[21]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[21]
                         LDCE                                         r  data_Di_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[23]
                            (input port)
  Destination:            data_Di_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[23] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[23]
                                                                      r  ss_tdata_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[23]
                                                                      r  data_Di_reg_reg[23]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  data_Di_reg_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[23]
                         LDCE                                         r  data_Di_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.531ns (55.709%)  route 2.808ns (44.291%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.237    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  AXILITE/tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.161    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.796 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.796    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.531ns (55.709%)  route 2.808ns (44.291%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.237    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  AXILITE/tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.161    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.796 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.796    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.531ns (55.709%)  route 2.808ns (44.291%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.237    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  AXILITE/tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.161    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.796 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.796    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.531ns (55.709%)  route 2.808ns (44.291%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.237    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  AXILITE/tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.161    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.796 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.796    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.531ns (55.709%)  route 2.808ns (44.291%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.237    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  AXILITE/tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.161    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.796 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.796    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.531ns (55.709%)  route 2.808ns (44.291%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     5.237    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  AXILITE/tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.161    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.796 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.796    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 3.557ns (59.378%)  route 2.434ns (40.622%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[2]/Q
                         net (fo=15, unplaced)        0.523     3.457    AXILITE/FSM_onehot_state_reg_n_1_[2]
                                                                      r  AXILITE/tap_A_OBUF[4]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.778 r  AXILITE/tap_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         1.111     4.889    AXILITE/tap_A_OBUF[4]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.013 r  AXILITE/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.813    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.448 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.448    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 3.557ns (59.378%)  route 2.434ns (40.622%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[2]/Q
                         net (fo=15, unplaced)        0.523     3.457    AXILITE/FSM_onehot_state_reg_n_1_[2]
                                                                      r  AXILITE/tap_A_OBUF[5]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.778 r  AXILITE/tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         1.111     4.889    AXILITE/tap_A_OBUF[5]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.013 r  AXILITE/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.813    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.448 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.448    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.531ns (59.996%)  route 2.355ns (40.004%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     4.784    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.908 r  AXILITE/tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.708    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.343 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.343    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXILITE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.531ns (59.996%)  route 2.355ns (40.004%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.584     2.456    AXILITE/CLK
                         FDCE                                         r  AXILITE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  AXILITE/FSM_onehot_state_reg[1]/Q
                         net (fo=77, unplaced)        1.058     3.992    AXILITE/FSM_onehot_state_reg_n_1_[1]
                                                                      r  AXILITE/tap_A_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.287 r  AXILITE/tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     4.784    AXILITE/tap_A_OBUF[11]_inst_i_2_n_1
                                                                      r  AXILITE/tap_A_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.908 r  AXILITE/tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.708    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.343 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.343    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Write_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Write_addr_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    Write_addr[3]
                                                                      r  addr_reg_reg[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  addr_reg_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    addr_reg[3]
                         LDCE                                         r  addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Write_addr_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    Write_addr[0]
                                                                      r  addr_reg_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  addr_reg_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    addr_reg[0]
                         LDCE                                         r  addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Write_addr_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    Write_addr[1]
                                                                      r  addr_reg_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  addr_reg_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    addr_reg[1]
                         LDCE                                         r  addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Write_addr_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    Write_addr[2]
                                                                      r  addr_reg_reg[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  addr_reg_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    addr_reg[2]
                         LDCE                                         r  addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tap_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_Tap_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Tap_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Tap_addr_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    in11[4]
                                                                      r  next_Tap_addr_reg[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  next_Tap_addr_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    next_Tap_addr_reg[2]_i_1_n_1
                         LDCE                                         r  next_Tap_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tap_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_Tap_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Tap_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Tap_addr_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    in11[3]
                                                                      r  next_Tap_addr_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.071 r  next_Tap_addr_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    next_Tap_addr__0[1]
                         LDCE                                         r  next_Tap_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_Data_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_reg[4]/Q
                         net (fo=15, unplaced)        0.153     0.978    FSM_onehot_state_reg_n_1_[4]
                                                                      r  next_Data_addr_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.076 r  next_Data_addr_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    next_Data_addr__0[1]
                         LDCE                                         r  next_Data_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_Tap_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_reg[4]/Q
                         net (fo=15, unplaced)        0.153     0.978    FSM_onehot_state_reg_n_1_[4]
                                                                      r  next_Tap_addr_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.076 r  next_Tap_addr_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    next_Tap_addr_reg[0]_i_1_n_1
                         LDCE                                         r  next_Tap_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_Tap_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_reg[4]/Q
                         net (fo=15, unplaced)        0.153     0.978    FSM_onehot_state_reg_n_1_[4]
                                                                      r  next_Tap_addr_reg[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.076 r  next_Tap_addr_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    next_Tap_addr__0[3]
                         LDCE                                         r  next_Tap_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_Data_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  Data_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  Data_addr_reg[3]/Q
                         net (fo=3, unplaced)         0.206     1.030    Data_addr[3]
                                                                      r  next_Data_addr_reg[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.128 r  next_Data_addr_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.128    next_Data_addr__0[3]
                         LDCE                                         r  next_Data_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           336 Endpoints
Min Delay           336 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[0]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[10]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[11]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[12]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[13]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[14]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[15]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[16]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[17]/C

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            AXILITE/data_length_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 1.344ns (37.289%)  route 2.260ns (62.711%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      f  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXILITE/awaddr_IBUF[6]
                                                                      f  AXILITE/tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXILITE/tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    AXILITE/awaddr[7]
                                                                      f  AXILITE/data_length_reg[31]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 f  AXILITE/data_length_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     2.935    AXILITE/data_length_reg[31]_i_4_n_1
                                                                      f  AXILITE/data_length_reg[31]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.059 r  AXILITE/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.603    AXILITE/data_length_reg_0
                         FDCE                                         r  AXILITE/data_length_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.439     2.128    AXILITE/CLK
                         FDCE                                         r  AXILITE/data_length_reg_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_Data_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Data_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Data_addr_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Data_addr_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Data_addr[0]
                         FDCE                                         r  Data_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Data_addr_reg[0]/C

Slack:                    inf
  Source:                 next_Data_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Data_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Data_addr_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Data_addr_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Data_addr[1]
                         FDCE                                         r  Data_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Data_addr_reg[1]/C

Slack:                    inf
  Source:                 next_Data_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Data_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Data_addr_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Data_addr_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Data_addr[2]
                         FDCE                                         r  Data_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Data_addr_reg[2]/C

Slack:                    inf
  Source:                 next_Data_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Data_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Data_addr_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Data_addr_reg[3]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Data_addr[3]
                         FDCE                                         r  Data_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Data_addr_reg[3]/C

Slack:                    inf
  Source:                 next_Tap_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Tap_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Tap_addr_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Tap_addr_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Tap_addr[0]
                         FDCE                                         r  Tap_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Tap_addr_reg[0]/C

Slack:                    inf
  Source:                 next_Tap_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Tap_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Tap_addr_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Tap_addr_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Tap_addr[1]
                         FDCE                                         r  Tap_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Tap_addr_reg[1]/C

Slack:                    inf
  Source:                 next_Tap_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Tap_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Tap_addr_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Tap_addr_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Tap_addr[2]
                         FDCE                                         r  Tap_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Tap_addr_reg[2]/C

Slack:                    inf
  Source:                 next_Tap_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Tap_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Tap_addr_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Tap_addr_reg[3]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Tap_addr[3]
                         FDCE                                         r  Tap_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Tap_addr_reg[3]/C

Slack:                    inf
  Source:                 next_Write_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Write_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Write_addr_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Write_addr_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Write_addr[0]
                         FDCE                                         r  Write_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Write_addr_reg[0]/C

Slack:                    inf
  Source:                 next_Write_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Write_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_Write_addr_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  next_Write_addr_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.301    next_Write_addr[1]
                         FDCE                                         r  Write_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=189, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Write_addr_reg[1]/C





