   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "usbc_device.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .align 1
  16              	 .syntax unified
  17              	 .thumb
  18              	 .thumb_func
  19              	 .fpu softvfp
  21              	NVIC_EnableIRQ:
  22              	.LFB96:
  23              	 .file 1 "../../../platform/thirdparty/CMSIS/include/core_cm4.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @file     core_cm4.h
   3:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @date     03. February 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
  26:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
  28:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  extern "C" {
  29:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
  30:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  31:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  34:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   
  37:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  39:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  40:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  42:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    
  43:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  45:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
  46:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  47:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  48:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*******************************************************************************
  49:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *                 CMSIS definitions
  50:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
  51:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup Cortex_M4
  52:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
  53:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
  54:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  55:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  56:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  58:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  61:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  63:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  64:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if   defined ( __CC_ARM )
  65:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  69:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __ICCARM__ )
  70:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  74:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TMS470__ )
  75:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  78:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __GNUC__ )
  79:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  83:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TASKING__ )
  84:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  88:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
  89:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  90:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
  92:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if defined ( __CC_ARM )
  93:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
  96:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
  97:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
  99:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 100:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 101:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 102:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 103:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 104:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 105:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined __ARMVFP__
 106:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
 108:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
 109:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
 111:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 112:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 113:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 114:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 115:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 116:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TMS470__ )
 117:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
 120:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
 121:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
 123:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 124:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 125:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 126:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 127:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 128:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __GNUC__ )
 129:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
 132:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
 133:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
 135:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 136:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 137:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 138:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 139:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 140:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TASKING__ )
 141:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 142:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 143:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 144:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 145:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 146:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 147:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 148:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 149:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 150:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 151:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 152:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 153:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 154:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 155:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 156:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 157:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* check device defines and use defaults */
 158:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 159:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __CM4_REV
 160:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __CM4_REV               0x0000
 161:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 162:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 163:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 164:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 165:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_PRESENT             0
 166:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 167:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 168:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 169:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 170:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __MPU_PRESENT             0
 171:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 172:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 173:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 174:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 175:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 176:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 177:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 178:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 179:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 180:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 181:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 182:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 183:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 184:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 185:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 186:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /**
 187:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 188:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  
 189:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 190:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 191:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 192:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
 193:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
 194:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 195:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #else
 196:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 197:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 198:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 199:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 200:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 201:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 202:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 203:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 205:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*******************************************************************************
 206:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *                 Register Abstraction
 207:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   Core Register contain:
 208:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Register
 209:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core NVIC Register
 210:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core SCB Register
 211:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core SysTick Register
 212:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Debug Register
 213:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core MPU Register
 214:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core FPU Register
 215:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
 216:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 217:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 218:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
 219:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 220:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 221:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 222:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief  Core Register type definitions.
 223:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 224:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 225:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 226:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 227:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 228:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 229:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 230:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 231:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 232:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 233:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 234:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #else
 235:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 236:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 237:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 238:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 239:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 240:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 241:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 242:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 243:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 244:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 245:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 246:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } APSR_Type;
 247:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 248:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 249:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 250:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 251:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 252:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 253:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 254:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 255:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 256:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 257:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 258:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 259:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } IPSR_Type;
 260:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 261:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 262:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 263:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 264:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 265:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 266:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 267:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 268:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 270:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 271:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #else
 272:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 273:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 274:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 275:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 276:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 277:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 278:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 279:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 280:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 281:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 282:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 283:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 284:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 285:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } xPSR_Type;
 286:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 287:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 288:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 289:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 290:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 291:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 292:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 293:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 294:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 295:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 296:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 297:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 298:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 299:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 300:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } CONTROL_Type;
 301:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 302:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 303:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 304:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 306:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 308:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 309:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 310:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 311:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 312:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 313:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 314:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 315:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 316:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[24];
 317:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 318:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RSERVED1[24];
 319:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 320:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[24];
 321:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 322:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED3[24];
 323:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 324:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED4[56];
 325:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 326:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED5[644];
 327:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 328:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }  NVIC_Type;
 329:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 330:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 331:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 332:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 333:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 334:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 335:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 336:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 337:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 338:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 339:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 340:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 341:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 342:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 343:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 344:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 345:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 346:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 347:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 348:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 349:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 350:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 351:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 352:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 353:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 354:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 355:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 356:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 357:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 358:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 359:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 360:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 361:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 362:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 363:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 364:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 365:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 366:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[5];
 367:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 368:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } SCB_Type;
 369:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 370:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 371:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 372:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 373:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 374:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 375:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 376:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 377:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 378:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 379:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 380:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 381:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 382:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 383:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 384:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 385:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 386:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 387:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 388:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 389:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 390:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 391:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 392:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 393:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 394:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 395:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 396:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 397:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 398:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 399:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 400:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 401:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 402:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 403:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 404:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 405:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 406:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 407:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 408:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 409:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 410:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 411:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 412:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 413:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 414:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 415:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 416:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 417:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 418:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 419:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 420:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 421:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 422:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 423:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 424:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 425:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 426:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 427:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 428:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 429:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 430:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 431:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 432:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 433:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 434:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 435:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 436:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 437:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 438:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 439:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 440:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 441:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 442:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 443:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB System Control Register Definitions */
 444:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 445:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 446:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 447:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 448:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 449:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 450:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 451:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 452:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 453:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 454:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 455:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 456:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 457:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 458:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 459:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 460:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 461:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 462:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 463:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 464:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 465:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 466:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 467:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 468:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 469:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 470:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 471:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 472:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 473:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 474:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 475:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 476:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 477:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 478:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 479:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 480:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 481:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 482:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 483:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 484:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 485:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 486:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 487:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 488:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 489:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 490:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 491:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 492:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 493:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 494:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 495:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 496:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 497:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 498:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 499:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 500:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 501:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 502:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 503:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 504:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 505:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 506:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 507:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 508:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 509:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 510:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 511:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 512:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 513:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 514:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 515:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 516:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 517:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 518:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 519:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 520:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 521:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 522:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 523:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 524:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 525:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 526:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 527:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 528:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 529:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 530:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 531:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 532:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 533:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 534:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 535:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 536:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 537:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 538:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 539:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 540:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 541:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 542:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 543:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 544:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 545:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 546:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 547:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 548:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 549:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 550:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 551:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 552:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 553:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 554:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 555:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 556:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 557:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 558:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 559:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 560:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 561:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 562:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 563:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 564:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[1];
 565:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 566:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 567:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } SCnSCB_Type;
 568:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 569:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 570:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 571:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 572:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 573:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 574:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 575:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 576:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 577:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 578:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 579:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 580:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 581:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 582:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 583:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 584:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 585:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 586:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 587:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 588:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 589:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 590:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 591:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 592:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 593:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 594:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 595:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 596:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 597:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 598:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 599:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 600:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 601:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 602:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 603:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 604:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 605:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 606:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } SysTick_Type;
 607:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 608:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 609:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 610:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 611:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 612:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 613:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 614:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 615:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 616:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 617:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 618:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 619:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 620:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 621:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 622:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 623:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 624:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 625:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Current Register Definitions */
 626:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 627:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 629:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 630:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 631:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 632:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 633:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 634:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 635:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 636:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 637:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 638:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 639:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 640:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 641:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 642:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 643:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 644:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 645:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 646:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 647:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 648:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 649:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 650:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 651:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 652:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __O  union
 653:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 654:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 655:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 656:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 657:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 658:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[864];
 659:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 660:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED1[15];
 661:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 662:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[15];
 663:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 664:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } ITM_Type;
 665:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 666:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 667:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 668:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 669:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 670:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 671:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 672:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 673:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 674:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 675:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 676:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 677:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 678:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 679:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 680:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 681:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 682:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 683:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 684:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 685:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 686:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 687:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 688:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 689:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 690:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 691:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 692:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 693:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 694:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 695:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 696:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 697:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 698:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 699:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 700:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 701:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 702:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 703:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 704:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 705:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 706:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 707:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 708:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 709:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 710:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 711:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 712:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 713:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 714:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 715:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 716:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 717:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 718:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 719:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 720:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 721:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 722:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[1];
 723:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 724:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 725:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 726:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED1[1];
 727:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 728:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 729:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 730:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[1];
 731:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 732:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 733:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 734:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } DWT_Type;
 735:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 736:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Control Register Definitions */
 737:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 738:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 739:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 740:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 741:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 742:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 743:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 744:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 745:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 746:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 747:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 748:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 749:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 750:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 751:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 752:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 753:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 754:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 755:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 756:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 757:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 758:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 759:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 760:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 761:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 762:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 763:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 764:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 765:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 766:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 767:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 768:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 769:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 770:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 771:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 772:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 773:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 774:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 775:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 776:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 777:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 778:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 779:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 780:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 781:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 782:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 783:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 784:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 785:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 786:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 787:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 788:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 789:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 790:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 791:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 792:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 793:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 794:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 795:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 796:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 797:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 798:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 799:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 800:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 801:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 802:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 803:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 804:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 805:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 806:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 807:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 808:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 809:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 810:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 811:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 812:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 813:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 814:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 815:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 816:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 817:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 818:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 819:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 820:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 821:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 822:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 823:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 824:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 825:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 826:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 827:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 828:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 829:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 830:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 831:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 832:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 833:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 834:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 835:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 836:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 837:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 838:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 839:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 840:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 841:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 842:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 843:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 844:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 845:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 846:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 848:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 849:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 850:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 851:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 852:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 853:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 854:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 855:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 856:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 857:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 858:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[2];
 859:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 860:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED1[55];
 861:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 862:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[131];
 863:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 864:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 865:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 866:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED3[759];
 867:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 868:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 869:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 870:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED4[1];
 871:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 872:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 873:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 874:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED5[39];
 875:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 876:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 877:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED7[8];
 878:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 879:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 880:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } TPI_Type;
 881:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 882:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 883:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 884:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 885:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 886:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 887:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 888:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 889:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 890:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 891:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 892:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 893:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 894:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 895:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 896:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 897:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 898:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 899:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 900:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 901:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 902:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 903:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 904:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 905:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 906:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 907:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 908:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 909:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 910:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 911:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 912:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 913:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 914:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 915:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 916:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 917:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 918:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 919:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 920:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 921:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 922:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 923:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 924:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 925:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 926:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 927:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 928:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 929:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 930:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 931:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 932:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 933:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 934:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 935:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 936:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 937:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 938:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 939:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 940:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 941:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 942:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 943:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 944:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 945:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 946:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 947:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 948:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 949:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 950:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 951:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 952:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 953:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
 954:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 955:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 956:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
 957:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 958:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 959:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
 960:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
 961:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 962:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
 963:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
 964:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
 965:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 966:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
 967:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
 968:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
 969:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 970:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI DEVID Register Definitions */
 971:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
 972:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 973:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 974:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
 975:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 976:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 977:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
 978:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 979:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 980:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
 981:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 982:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 983:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
 984:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
 985:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 986:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
 987:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
 988:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 989:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
 990:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
 991:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
 992:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 993:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
 994:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 995:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 996:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
 997:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 998:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 999:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1000:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1001:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1002:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1003:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1004:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1005:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1006:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1007:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1008:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
1009:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1010:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1011:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1012:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1013:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1014:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1015:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1016:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1017:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1018:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1019:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1020:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1021:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } MPU_Type;
1022:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1023:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Type Register */
1024:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1025:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1026:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1027:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1028:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1029:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1030:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1031:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1032:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1033:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Control Register */
1034:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1035:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1036:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1037:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1038:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1039:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1040:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1041:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1042:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1043:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Region Number Register */
1044:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1045:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1046:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1047:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Region Base Address Register */
1048:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1049:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1050:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1051:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1052:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1053:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1054:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1055:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1056:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1057:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1058:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1059:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1060:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1061:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1062:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1063:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1064:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1065:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1066:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1067:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1068:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1069:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1070:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1071:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1072:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1073:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1074:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1075:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1076:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1077:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1078:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1079:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1080:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1081:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1082:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1083:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
1084:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1085:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[1];
1086:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1087:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1088:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1089:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1090:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1091:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } FPU_Type;
1092:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1093:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Floating-Point Context Control Register */
1094:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1095:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1096:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1097:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1098:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1099:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1100:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1101:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1102:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1103:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1104:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1105:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1106:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1107:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1108:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1109:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1110:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1111:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1112:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1113:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1114:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1115:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1116:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1117:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1118:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1119:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1120:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1121:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Floating-Point Context Address Register */
1122:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1123:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1124:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1125:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1126:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1127:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1128:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1129:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1130:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1131:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1132:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1133:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1134:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1135:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1136:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1137:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1138:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Media and FP Feature Register 0 */
1139:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1140:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1141:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1142:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1143:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1144:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1145:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1146:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1147:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1148:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1149:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1150:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1151:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1152:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1153:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1154:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1155:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1156:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1157:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1158:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1159:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1160:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1161:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1162:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1163:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Media and FP Feature Register 1 */
1164:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1165:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1166:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1167:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1168:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1169:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1170:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1171:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1172:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1173:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1174:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1175:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1176:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1177:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1178:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1179:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1180:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1181:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1182:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1183:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1184:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1185:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1186:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1187:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1188:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
1189:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1190:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1191:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1192:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1193:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1194:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } CoreDebug_Type;
1195:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1196:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Debug Halting Control and Status Register */
1197:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1198:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1199:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1200:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1201:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1202:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1203:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1204:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1205:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1206:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1207:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1208:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1209:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1210:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1211:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1212:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1213:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1214:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1215:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1216:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1217:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1218:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1219:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1220:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1221:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1222:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1223:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1224:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1225:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1226:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1227:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1228:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1229:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1230:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1231:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1232:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1233:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Debug Core Register Selector Register */
1234:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1235:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1236:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1237:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1238:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1239:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1240:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1241:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1242:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1243:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1244:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1245:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1246:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1247:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1248:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1249:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1250:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1251:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1252:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1253:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1254:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1255:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1256:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1257:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1258:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1259:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1260:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1261:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1262:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1263:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1264:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1265:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1266:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1267:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1268:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1269:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1270:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1271:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1272:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1273:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1274:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1275:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1276:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1277:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1278:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1279:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1280:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1281:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1282:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1283:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1284:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1285:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1286:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1287:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1288:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1289:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1290:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1291:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1292:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1293:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1294:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1295:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1296:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1297:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1298:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1299:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1300:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1301:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1302:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1303:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1304:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1305:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1306:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1307:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1308:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1309:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1310:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1311:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1312:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1313:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1314:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1315:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1316:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1317:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1318:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} */
1319:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1320:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1321:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1322:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*******************************************************************************
1323:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *                Hardware Abstraction Layer
1324:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   Core Function Interface contains:
1325:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core NVIC Functions
1326:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core SysTick Functions
1327:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Debug Functions
1328:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Register Access Functions
1329:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
1330:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1331:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
1332:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1333:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1334:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1335:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1336:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1337:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1338:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1339:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     @{
1340:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1341:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1342:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Set Priority Grouping
1343:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1344:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1345:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1346:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   Only values from 0..7 are used.
1347:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   In case of a conflict between priority grouping and available
1348:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1349:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1350:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1351:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1352:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1353:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1354:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t reg_value;
1355:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1356:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1357:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1358:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1359:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1360:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1361:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1362:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1363:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1364:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1365:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1366:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Get Priority Grouping
1367:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1368:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1369:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1370:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1371:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1372:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1373:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1374:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1375:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1376:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1377:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1378:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Enable External Interrupt
1379:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1380:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1381:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1382:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1383:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1384:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1385:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
  24              	 .loc 1 1385 0
  25              	 .cfi_startproc
  26              	 
  27              	 
  28              	 
  29 0000 80B4     	 push {r7}
  30              	.LCFI0:
  31              	 .cfi_def_cfa_offset 4
  32              	 .cfi_offset 7,-4
  33 0002 83B0     	 sub sp,sp,#12
  34              	.LCFI1:
  35              	 .cfi_def_cfa_offset 16
  36 0004 00AF     	 add r7,sp,#0
  37              	.LCFI2:
  38              	 .cfi_def_cfa_register 7
  39 0006 0346     	 mov r3,r0
  40 0008 FB71     	 strb r3,[r7,#7]
1386:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1387:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  41              	 .loc 1 1387 0
  42 000a 0849     	 ldr r1,.L2
  43 000c 97F90730 	 ldrsb r3,[r7,#7]
  44 0010 5B09     	 lsrs r3,r3,#5
  45 0012 FA79     	 ldrb r2,[r7,#7]
  46 0014 02F01F02 	 and r2,r2,#31
  47 0018 0120     	 movs r0,#1
  48 001a 00FA02F2 	 lsl r2,r0,r2
  49 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1388:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
  50              	 .loc 1 1388 0
  51 0022 00BF     	 nop
  52 0024 0C37     	 adds r7,r7,#12
  53              	.LCFI3:
  54              	 .cfi_def_cfa_offset 4
  55 0026 BD46     	 mov sp,r7
  56              	.LCFI4:
  57              	 .cfi_def_cfa_register 13
  58              	 
  59 0028 80BC     	 pop {r7}
  60              	.LCFI5:
  61              	 .cfi_restore 7
  62              	 .cfi_def_cfa_offset 0
  63 002a 7047     	 bx lr
  64              	.L3:
  65              	 .align 2
  66              	.L2:
  67 002c 00E100E0 	 .word -536813312
  68              	 .cfi_endproc
  69              	.LFE96:
  71              	 .align 1
  72              	 .syntax unified
  73              	 .thumb
  74              	 .thumb_func
  75              	 .fpu softvfp
  77              	NVIC_ClearPendingIRQ:
  78              	.LFB100:
1389:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1390:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1391:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Disable External Interrupt
1392:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1393:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1394:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1395:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1396:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1397:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1398:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1399:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1400:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1401:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1402:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1403:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Get Pending Interrupt
1404:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1405:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1406:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     for the specified interrupt.
1407:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1408:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1409:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     
1410:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \return             0  Interrupt status is not pending.
1411:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \return             1  Interrupt status is pending.
1412:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1413:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1414:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1415:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1416:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1417:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1418:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1419:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Set Pending Interrupt
1420:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1421:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1422:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1423:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1424:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1425:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1426:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1427:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1428:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1429:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1430:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1431:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Clear Pending Interrupt
1432:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1433:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1434:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1435:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1436:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1437:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1438:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
  79              	 .loc 1 1438 0
  80              	 .cfi_startproc
  81              	 
  82              	 
  83              	 
  84 0030 80B4     	 push {r7}
  85              	.LCFI6:
  86              	 .cfi_def_cfa_offset 4
  87              	 .cfi_offset 7,-4
  88 0032 83B0     	 sub sp,sp,#12
  89              	.LCFI7:
  90              	 .cfi_def_cfa_offset 16
  91 0034 00AF     	 add r7,sp,#0
  92              	.LCFI8:
  93              	 .cfi_def_cfa_register 7
  94 0036 0346     	 mov r3,r0
  95 0038 FB71     	 strb r3,[r7,#7]
1439:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
  96              	 .loc 1 1439 0
  97 003a 0949     	 ldr r1,.L5
  98 003c 97F90730 	 ldrsb r3,[r7,#7]
  99 0040 5B09     	 lsrs r3,r3,#5
 100 0042 FA79     	 ldrb r2,[r7,#7]
 101 0044 02F01F02 	 and r2,r2,#31
 102 0048 0120     	 movs r0,#1
 103 004a 00FA02F2 	 lsl r2,r0,r2
 104 004e 6033     	 adds r3,r3,#96
 105 0050 41F82320 	 str r2,[r1,r3,lsl#2]
1440:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
 106              	 .loc 1 1440 0
 107 0054 00BF     	 nop
 108 0056 0C37     	 adds r7,r7,#12
 109              	.LCFI9:
 110              	 .cfi_def_cfa_offset 4
 111 0058 BD46     	 mov sp,r7
 112              	.LCFI10:
 113              	 .cfi_def_cfa_register 13
 114              	 
 115 005a 80BC     	 pop {r7}
 116              	.LCFI11:
 117              	 .cfi_restore 7
 118              	 .cfi_def_cfa_offset 0
 119 005c 7047     	 bx lr
 120              	.L6:
 121 005e 00BF     	 .align 2
 122              	.L5:
 123 0060 00E100E0 	 .word -536813312
 124              	 .cfi_endproc
 125              	.LFE100:
 127              	 .align 1
 128              	 .syntax unified
 129              	 .thumb
 130              	 .thumb_func
 131              	 .fpu softvfp
 133              	NVIC_SetPriority:
 134              	.LFB102:
1441:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1442:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1443:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Get Active Interrupt
1444:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1445:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1446:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     
1447:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1448:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     
1449:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \return             0  Interrupt status is not active.
1450:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \return             1  Interrupt status is active.
1451:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1452:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1453:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1454:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1455:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1456:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1457:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1458:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Set Interrupt Priority
1459:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1460:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function sets the priority of an interrupt. 
1461:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1462:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1463:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1464:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  Interrupt number. 
1465:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]  priority  Priority to set.
1466:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1467:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1468:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 135              	 .loc 1 1468 0
 136              	 .cfi_startproc
 137              	 
 138              	 
 139              	 
 140 0064 80B4     	 push {r7}
 141              	.LCFI12:
 142              	 .cfi_def_cfa_offset 4
 143              	 .cfi_offset 7,-4
 144 0066 83B0     	 sub sp,sp,#12
 145              	.LCFI13:
 146              	 .cfi_def_cfa_offset 16
 147 0068 00AF     	 add r7,sp,#0
 148              	.LCFI14:
 149              	 .cfi_def_cfa_register 7
 150 006a 0346     	 mov r3,r0
 151 006c 3960     	 str r1,[r7]
 152 006e FB71     	 strb r3,[r7,#7]
1469:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   if(IRQn < 0) {
 153              	 .loc 1 1469 0
 154 0070 97F90730 	 ldrsb r3,[r7,#7]
 155 0074 002B     	 cmp r3,#0
 156 0076 0BDA     	 bge .L8
1470:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 157              	 .loc 1 1470 0
 158 0078 0D49     	 ldr r1,.L11
 159 007a FB79     	 ldrb r3,[r7,#7]
 160 007c 03F00F03 	 and r3,r3,#15
 161 0080 043B     	 subs r3,r3,#4
 162 0082 3A68     	 ldr r2,[r7]
 163 0084 D2B2     	 uxtb r2,r2
 164 0086 1201     	 lsls r2,r2,#4
 165 0088 D2B2     	 uxtb r2,r2
 166 008a 0B44     	 add r3,r3,r1
 167 008c 1A76     	 strb r2,[r3,#24]
1471:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   else {
1472:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1473:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
 168              	 .loc 1 1473 0
 169 008e 09E0     	 b .L10
 170              	.L8:
1472:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
 171              	 .loc 1 1472 0
 172 0090 0849     	 ldr r1,.L11+4
 173 0092 97F90730 	 ldrsb r3,[r7,#7]
 174 0096 3A68     	 ldr r2,[r7]
 175 0098 D2B2     	 uxtb r2,r2
 176 009a 1201     	 lsls r2,r2,#4
 177 009c D2B2     	 uxtb r2,r2
 178 009e 0B44     	 add r3,r3,r1
 179 00a0 83F80023 	 strb r2,[r3,#768]
 180              	.L10:
 181              	 .loc 1 1473 0
 182 00a4 00BF     	 nop
 183 00a6 0C37     	 adds r7,r7,#12
 184              	.LCFI15:
 185              	 .cfi_def_cfa_offset 4
 186 00a8 BD46     	 mov sp,r7
 187              	.LCFI16:
 188              	 .cfi_def_cfa_register 13
 189              	 
 190 00aa 80BC     	 pop {r7}
 191              	.LCFI17:
 192              	 .cfi_restore 7
 193              	 .cfi_def_cfa_offset 0
 194 00ac 7047     	 bx lr
 195              	.L12:
 196 00ae 00BF     	 .align 2
 197              	.L11:
 198 00b0 00ED00E0 	 .word -536810240
 199 00b4 00E100E0 	 .word -536813312
 200              	 .cfi_endproc
 201              	.LFE102:
 203              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
 204              	 .align 2
 207              	cpu_irq_critical_section_counter:
 208 0000 00000000 	 .space 4
 209              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
 212              	cpu_irq_prev_interrupt_state:
 213 0000 00       	 .space 1
 214              	 .text
 215              	 .align 1
 216              	 .syntax unified
 217              	 .thumb
 218              	 .thumb_func
 219              	 .fpu softvfp
 221              	cpu_irq_save:
 222              	.LFB112:
 223              	 .file 2 "../../../platform/common/utils/interrupt/interrupt_sam_nvic.h"
   1:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
   2:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \file
   3:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
   4:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based)
   5:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
   6:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Copyright (c) 2012-2013 Atmel Corporation. All rights reserved.
   7:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
   8:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \asf_license_start
   9:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  10:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \page License
  11:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  12:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  15:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  18:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  22:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  25:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  28:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  40:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \asf_license_stop
  41:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  42:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  43:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  44:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #ifndef UTILS_INTERRUPT_INTERRUPT_H
  45:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #define UTILS_INTERRUPT_INTERRUPT_H
  46:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  47:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #include <compiler.h>
  48:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #include <parts.h>
  49:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  50:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  51:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \weakgroup interrupt_group
  52:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  53:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * @{
  54:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  55:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  56:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  57:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \name Interrupt Service Routine definition
  58:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  59:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * @{
  60:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  61:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  62:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  63:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Define service routine
  64:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  65:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \note For NVIC devices the interrupt service routines are predefined to
  66:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *       add to vector table in binary generation, so there is no service
  67:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *       register at run time. The routine collections are in exceptions.h.
  68:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  69:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Usage:
  70:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \code
  71:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * ISR(foo_irq_handler)
  72:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * {
  73:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *      // Function definition
  74:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *      ...
  75:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * }
  76:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \endcode
  77:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  78:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \param func Name for the function.
  79:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  80:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define ISR(func)   \
  81:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	void func (void)
  82:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  83:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  84:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Initialize interrupt vectors
  85:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  86:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * For NVIC the interrupt vectors are put in vector table. So nothing
  87:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * to do to initialize them, except defined the vector function with
  88:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * right name.
  89:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  90:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * This must be called prior to \ref irq_register_handler.
  91:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  92:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define irq_initialize_vectors()   \
  93:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	do {                             \
  94:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	} while(0)
  95:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  96:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  97:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Register handler for interrupt
  98:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  99:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * For NVIC the interrupt vectors are put in vector table. So nothing
 100:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * to do to register them, except defined the vector function with
 101:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * right name.
 102:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
 103:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Usage:
 104:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \code
 105:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * irq_initialize_vectors();
 106:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * irq_register_handler(foo_irq_handler);
 107:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \endcode
 108:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
 109:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \note The function \a func must be defined with the \ref ISR macro.
 110:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \note The functions prototypes can be found in the device exception header
 111:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *       files (exceptions.h).
 112:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
 113:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define irq_register_handler(int_num, int_prio)                      \
 114:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	NVIC_ClearPendingIRQ(    (IRQn_Type)int_num);                      \
 115:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	NVIC_SetPriority(    (IRQn_Type)int_num, int_prio);                \
 116:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	NVIC_EnableIRQ(      (IRQn_Type)int_num);                          \
 117:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 118:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** //@}
 119:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 120:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define cpu_irq_enable()                     \
 121:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	do {                                       \
 122:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		g_interrupt_enabled = true;            \
 123:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__DMB();                               \
 124:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__enable_irq();                        \
 125:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	} while (0)
 126:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define cpu_irq_disable()                    \
 127:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	do {                                       \
 128:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__disable_irq();                       \
 129:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__DMB();                               \
 130:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		g_interrupt_enabled = false;           \
 131:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	} while (0)
 132:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 133:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** typedef uint32_t irqflags_t;
 134:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 135:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #if !defined(__DOXYGEN__)
 136:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** extern volatile bool g_interrupt_enabled;
 137:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #endif
 138:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 139:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #define cpu_irq_is_enabled()    (__get_PRIMASK() == 0)
 140:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 141:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static volatile uint32_t cpu_irq_critical_section_counter;
 142:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static volatile bool     cpu_irq_prev_interrupt_state;
 143:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 144:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static inline irqflags_t cpu_irq_save(void)
 145:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** {
 224              	 .loc 2 145 0
 225              	 .cfi_startproc
 226              	 
 227              	 
 228              	 
 229 00b8 80B4     	 push {r7}
 230              	.LCFI18:
 231              	 .cfi_def_cfa_offset 4
 232              	 .cfi_offset 7,-4
 233 00ba 83B0     	 sub sp,sp,#12
 234              	.LCFI19:
 235              	 .cfi_def_cfa_offset 16
 236 00bc 00AF     	 add r7,sp,#0
 237              	.LCFI20:
 238              	 .cfi_def_cfa_register 7
 239              	.LBB18:
 240              	.LBB19:
 241              	 .file 3 "../../../platform/thirdparty/CMSIS/include/core_cmFunc.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @date     19. January 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  24:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  28:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  29:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  30:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   @{
  31:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  32:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  33:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  34:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* ARM armcc specific functions */
  35:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  36:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  37:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  38:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
  39:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  40:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  41:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  42:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  43:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Control Register
  44:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  45:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the Control Register.
  46:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  47:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Control Register value
  48:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  49:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  50:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  51:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  52:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regControl);
  53:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  54:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  55:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  56:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Control Register
  57:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  58:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function writes the given value to the Control Register.
  59:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  60:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  61:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  62:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  63:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  64:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  65:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regControl = control;
  66:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  67:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  68:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  69:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get IPSR Register
  70:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  71:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  72:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  73:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               IPSR Register value
  74:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  75:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  76:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  77:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  78:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regIPSR);
  79:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  80:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  81:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  82:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get APSR Register
  83:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  84:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the APSR Register.
  85:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  86:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               APSR Register value
  87:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  88:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  89:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  90:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  91:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regAPSR);
  92:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  93:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  94:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  95:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get xPSR Register
  96:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  97:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
  98:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  99:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               xPSR Register value
 100:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 101:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 102:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 103:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 104:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regXPSR);
 105:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 106:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 107:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 108:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 109:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 110:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 111:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 112:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               PSP Register value
 113:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 114:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 115:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 116:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 117:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regProcessStackPointer);
 118:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 119:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 120:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 121:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 122:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 123:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 124:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 125:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 126:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 127:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 128:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 129:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 130:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 131:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 132:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 133:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 134:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 135:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 136:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 137:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 138:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               MSP Register value
 139:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 140:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 141:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 142:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 143:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regMainStackPointer);
 144:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 145:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 146:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 147:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 148:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 149:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 150:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 151:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 152:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 153:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 154:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 155:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 156:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 157:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 158:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 159:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 160:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Priority Mask
 161:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 162:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 163:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 164:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Priority Mask value
 165:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 166:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 167:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 168:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 169:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regPriMask);
 170:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 171:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 172:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 173:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Priority Mask
 174:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 175:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 176:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 177:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 178:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 179:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 180:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 181:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 182:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regPriMask = (priMask);
 183:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 184:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 185:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 186:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 187:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 188:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Enable FIQ
 189:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 190:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 191:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 192:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 193:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 194:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 195:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 196:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Disable FIQ
 197:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 198:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 199:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 200:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 201:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 202:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 203:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Base Priority
 205:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 206:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 207:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 208:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Base Priority register value
 209:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 210:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 211:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 212:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 213:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regBasePri);
 214:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 215:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 216:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 217:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Base Priority
 218:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 219:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 220:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 221:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 222:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 223:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 224:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 225:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 226:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 227:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 228:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 229:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 230:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Fault Mask
 231:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 232:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 233:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 234:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Fault Mask register value
 235:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 236:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 237:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 238:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 239:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regFaultMask);
 240:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 241:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 242:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 243:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Fault Mask
 244:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 245:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 246:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 247:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 248:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 249:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 250:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 251:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 252:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 253:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 254:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 255:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 256:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 257:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 258:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 259:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 260:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get FPSCR
 261:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 262:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 263:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 264:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 265:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 266:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 267:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 268:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 269:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 270:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regfpscr);
 271:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #else
 272:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****    return(0);
 273:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
 274:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 275:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 276:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 277:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set FPSCR
 278:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 279:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 280:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 281:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 282:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 283:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 284:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 285:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 286:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 287:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regfpscr = (fpscr);
 288:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
 289:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 290:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 291:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 292:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 293:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 294:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 295:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* IAR iccarm specific functions */
 296:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 297:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #include <cmsis_iar.h>
 298:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 299:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 300:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 301:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* TI CCS specific functions */
 302:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 303:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #include <cmsis_ccs.h>
 304:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 306:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 307:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* GNU gcc specific functions */
 308:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 309:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 310:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 311:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 312:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 313:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 314:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 315:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 316:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("cpsie i");
 317:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 318:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 319:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 320:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 321:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 322:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 323:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 324:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 325:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 326:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 327:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("cpsid i");
 328:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 329:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 330:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 331:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Control Register
 332:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 333:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the Control Register.
 334:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 335:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Control Register value
 336:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 337:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
 338:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 339:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 340:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 341:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 342:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 343:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 344:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 345:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 346:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Control Register
 347:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 348:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function writes the given value to the Control Register.
 349:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 350:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
 351:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 352:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 353:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 354:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 355:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 356:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 357:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 358:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get IPSR Register
 359:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 360:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
 361:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 362:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               IPSR Register value
 363:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 364:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 365:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 366:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 367:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 368:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 369:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 370:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 371:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 372:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 373:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get APSR Register
 374:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 375:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the APSR Register.
 376:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 377:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               APSR Register value
 378:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 379:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 380:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 381:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 382:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 383:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 384:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 385:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 386:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 387:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 388:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get xPSR Register
 389:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 390:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 391:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 392:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               xPSR Register value
 393:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 394:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 395:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 396:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 397:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 398:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 399:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 400:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 401:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 402:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 403:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 404:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 405:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 406:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 407:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               PSP Register value
 408:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 409:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 410:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 411:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t result;
 412:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 413:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 414:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 415:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 416:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 417:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 418:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 419:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 420:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 421:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 422:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 423:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 424:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 425:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 426:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) );
 427:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 428:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 429:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 430:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 431:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 432:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 433:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 434:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               MSP Register value
 435:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 436:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 437:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 438:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t result;
 439:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 440:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 441:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 442:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 443:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 444:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 445:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 446:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 447:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 448:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 449:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 450:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 451:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 452:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 453:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
 454:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 455:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 456:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 457:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Priority Mask
 458:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 459:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 460:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 461:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Priority Mask value
 462:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 463:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 464:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 465:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 466:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 467:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 242              	 .loc 3 467 0
 243              	 .syntax unified
 244              	
 245 00be EFF31083 	 MRS r3,primask
 246              	
 247              	 .thumb
 248              	 .syntax unified
 249 00c2 3B60     	 str r3,[r7]
 468:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 250              	 .loc 3 468 0
 251 00c4 3B68     	 ldr r3,[r7]
 252              	.LBE19:
 253              	.LBE18:
 146:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	irqflags_t flags = cpu_irq_is_enabled();
 254              	 .loc 2 146 0
 255 00c6 002B     	 cmp r3,#0
 256 00c8 0CBF     	 ite eq
 257 00ca 0123     	 moveq r3,#1
 258 00cc 0023     	 movne r3,#0
 259 00ce DBB2     	 uxtb r3,r3
 260 00d0 7B60     	 str r3,[r7,#4]
 261              	.LBB20:
 262              	.LBB21:
 327:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 263              	 .loc 3 327 0
 264              	 .syntax unified
 265              	
 266 00d2 72B6     	 cpsid i
 267              	
 268              	 .thumb
 269              	 .syntax unified
 270              	.LBE21:
 271              	.LBE20:
 272              	.LBB22:
 273              	.LBB23:
 274              	 .file 4 "../../../platform/thirdparty/CMSIS/include/core_cmInstr.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @date     07. February 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  24:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  28:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   Access to dedicated instructions
  31:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   @{
  32:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** */
  33:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  34:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  37:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #endif
  40:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  41:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  42:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  No Operation
  43:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  44:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  46:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __NOP                             __nop
  47:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  48:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  49:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  51:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  54:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  56:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  57:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Event
  58:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  59:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  62:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  64:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  65:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Send Event
  66:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  67:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  69:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __SEV                             __sev
  70:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  71:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  72:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  74:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  78:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  80:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  81:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  83:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  86:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  88:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  89:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  91:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  94:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  96:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  97:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  99:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 101:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 103:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 104:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __REV                             __rev
 105:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 106:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 107:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 109:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 111:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 113:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 114:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 116:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   rev16 r0, r0
 117:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   bx lr
 118:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 119:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 120:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 121:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 123:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 125:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 127:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 128:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 130:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   revsh r0, r0
 131:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   bx lr
 132:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 133:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 134:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 135:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 137:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 139:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Rotated value
 142:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 143:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __ROR                             __ror
 144:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 145:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 146:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 148:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 150:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 152:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 154:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 155:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __RBIT                            __rbit
 156:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 157:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 158:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 160:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 162:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 165:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 167:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 168:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 170:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 172:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 175:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 177:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 178:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 180:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 182:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 185:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 187:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 188:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 190:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 192:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 193:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 195:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 196:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 197:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 199:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 200:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 202:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 205:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 207:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 208:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 209:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 211:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 212:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 214:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 216:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 217:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 219:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 220:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 221:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 223:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 224:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 226:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 228:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 229:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CLREX                           __clrex
 230:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 231:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 232:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Signed Saturate
 233:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 234:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function saturates a signed value.
 235:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 236:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             Saturated value
 239:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 240:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __SSAT                            __ssat
 241:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 242:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 243:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 245:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function saturates an unsigned value.
 246:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 247:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             Saturated value
 250:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 251:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __USAT                            __usat
 252:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 253:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 254:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Count leading zeros
 255:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 256:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 258:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             number of leading zeros in value
 260:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 261:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CLZ                             __clz
 262:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 263:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 265:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 266:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 267:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 270:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #include <cmsis_iar.h>
 271:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 272:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 273:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* TI CCS specific functions */
 275:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 276:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 278:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 279:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* GNU gcc specific functions */
 281:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 282:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  No Operation
 283:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 284:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 286:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 288:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("nop");
 289:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 290:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 291:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 292:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 294:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     until one of a number of events occurs.
 296:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 297:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 299:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 301:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 302:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 303:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Event
 304:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 308:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 310:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 312:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 313:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 314:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Send Event
 315:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 316:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 318:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 320:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("sev");
 321:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 322:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 323:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 324:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 326:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 330:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 332:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("isb");
 333:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 334:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 335:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 336:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 338:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 341:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 343:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("dsb");
 344:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 345:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 346:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 347:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 348:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 349:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 350:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 351:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 352:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 353:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 354:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("dmb");
 275              	 .loc 4 354 0
 276              	 .syntax unified
 277              	
 278 00d4 BFF35F8F 	 dmb
 279              	
 280              	 .thumb
 281              	 .syntax unified
 282              	.LBE23:
 283              	.LBE22:
 147:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	cpu_irq_disable();
 284              	 .loc 2 147 0
 285 00d8 044B     	 ldr r3,.L16
 286 00da 0022     	 movs r2,#0
 287 00dc 1A70     	 strb r2,[r3]
 148:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	return flags;
 288              	 .loc 2 148 0
 289 00de 7B68     	 ldr r3,[r7,#4]
 149:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** }
 290              	 .loc 2 149 0
 291 00e0 1846     	 mov r0,r3
 292 00e2 0C37     	 adds r7,r7,#12
 293              	.LCFI21:
 294              	 .cfi_def_cfa_offset 4
 295 00e4 BD46     	 mov sp,r7
 296              	.LCFI22:
 297              	 .cfi_def_cfa_register 13
 298              	 
 299 00e6 80BC     	 pop {r7}
 300              	.LCFI23:
 301              	 .cfi_restore 7
 302              	 .cfi_def_cfa_offset 0
 303 00e8 7047     	 bx lr
 304              	.L17:
 305 00ea 00BF     	 .align 2
 306              	.L16:
 307 00ec 00000000 	 .word g_interrupt_enabled
 308              	 .cfi_endproc
 309              	.LFE112:
 311              	 .align 1
 312              	 .syntax unified
 313              	 .thumb
 314              	 .thumb_func
 315              	 .fpu softvfp
 317              	cpu_irq_is_enabled_flags:
 318              	.LFB113:
 150:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 151:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
 152:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** {
 319              	 .loc 2 152 0
 320              	 .cfi_startproc
 321              	 
 322              	 
 323              	 
 324 00f0 80B4     	 push {r7}
 325              	.LCFI24:
 326              	 .cfi_def_cfa_offset 4
 327              	 .cfi_offset 7,-4
 328 00f2 83B0     	 sub sp,sp,#12
 329              	.LCFI25:
 330              	 .cfi_def_cfa_offset 16
 331 00f4 00AF     	 add r7,sp,#0
 332              	.LCFI26:
 333              	 .cfi_def_cfa_register 7
 334 00f6 7860     	 str r0,[r7,#4]
 153:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	return (flags);
 335              	 .loc 2 153 0
 336 00f8 7B68     	 ldr r3,[r7,#4]
 337 00fa 002B     	 cmp r3,#0
 338 00fc 14BF     	 ite ne
 339 00fe 0123     	 movne r3,#1
 340 0100 0023     	 moveq r3,#0
 341 0102 DBB2     	 uxtb r3,r3
 154:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** }
 342              	 .loc 2 154 0
 343 0104 1846     	 mov r0,r3
 344 0106 0C37     	 adds r7,r7,#12
 345              	.LCFI27:
 346              	 .cfi_def_cfa_offset 4
 347 0108 BD46     	 mov sp,r7
 348              	.LCFI28:
 349              	 .cfi_def_cfa_register 13
 350              	 
 351 010a 80BC     	 pop {r7}
 352              	.LCFI29:
 353              	 .cfi_restore 7
 354              	 .cfi_def_cfa_offset 0
 355 010c 7047     	 bx lr
 356              	 .cfi_endproc
 357              	.LFE113:
 359              	 .align 1
 360              	 .syntax unified
 361              	 .thumb
 362              	 .thumb_func
 363              	 .fpu softvfp
 365              	cpu_irq_restore:
 366              	.LFB114:
 155:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 156:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static inline void cpu_irq_restore(irqflags_t flags)
 157:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** {
 367              	 .loc 2 157 0
 368              	 .cfi_startproc
 369              	 
 370              	 
 371 010e 80B5     	 push {r7,lr}
 372              	.LCFI30:
 373              	 .cfi_def_cfa_offset 8
 374              	 .cfi_offset 7,-8
 375              	 .cfi_offset 14,-4
 376 0110 82B0     	 sub sp,sp,#8
 377              	.LCFI31:
 378              	 .cfi_def_cfa_offset 16
 379 0112 00AF     	 add r7,sp,#0
 380              	.LCFI32:
 381              	 .cfi_def_cfa_register 7
 382 0114 7860     	 str r0,[r7,#4]
 158:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	if (cpu_irq_is_enabled_flags(flags))
 383              	 .loc 2 158 0
 384 0116 7868     	 ldr r0,[r7,#4]
 385 0118 FFF7EAFF 	 bl cpu_irq_is_enabled_flags
 386 011c 0346     	 mov r3,r0
 387 011e 002B     	 cmp r3,#0
 388 0120 05D0     	 beq .L22
 159:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		cpu_irq_enable();
 389              	 .loc 2 159 0
 390 0122 054B     	 ldr r3,.L23
 391 0124 0122     	 movs r2,#1
 392 0126 1A70     	 strb r2,[r3]
 393              	.LBB24:
 394              	.LBB25:
 395              	 .loc 4 354 0
 396              	 .syntax unified
 397              	
 398 0128 BFF35F8F 	 dmb
 399              	
 400              	 .thumb
 401              	 .syntax unified
 402              	.LBE25:
 403              	.LBE24:
 404              	.LBB26:
 405              	.LBB27:
 316:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 406              	 .loc 3 316 0
 407              	 .syntax unified
 408              	
 409 012c 62B6     	 cpsie i
 410              	
 411              	 .thumb
 412              	 .syntax unified
 413              	.L22:
 414              	.LBE27:
 415              	.LBE26:
 160:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** }
 416              	 .loc 2 160 0
 417 012e 00BF     	 nop
 418 0130 0837     	 adds r7,r7,#8
 419              	.LCFI33:
 420              	 .cfi_def_cfa_offset 8
 421 0132 BD46     	 mov sp,r7
 422              	.LCFI34:
 423              	 .cfi_def_cfa_register 13
 424              	 
 425 0134 80BD     	 pop {r7,pc}
 426              	.L24:
 427 0136 00BF     	 .align 2
 428              	.L23:
 429 0138 00000000 	 .word g_interrupt_enabled
 430              	 .cfi_endproc
 431              	.LFE114:
 433              	 .comm n,1,1
 434              	 .section .bss.tTS,"aw",%nobits
 435              	 .align 2
 438              	tTS:
 439 0000 00000000 	 .space 4
 440              	 .text
 441              	 .align 1
 442              	 .syntax unified
 443              	 .thumb
 444              	 .thumb_func
 445              	 .fpu softvfp
 447              	sleepmgr_lock_mode:
 448              	.LFB245:
 449              	 .file 5 "../../../platform/common/services/sleepmgr/sleepmgr.h"
   1:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
   2:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \file
   3:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
   4:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \brief Sleep manager
   5:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
   6:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Copyright (c) 2010 - 2013 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
   8:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \asf_license_start
   9:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  10:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \page License
  11:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  12:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  15:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  18:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  22:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  25:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  28:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  40:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \asf_license_stop
  41:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  42:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
  43:../../../platform/common/services/sleepmgr/sleepmgr.h **** #ifndef SLEEPMGR_H
  44:../../../platform/common/services/sleepmgr/sleepmgr.h **** #define SLEEPMGR_H
  45:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
  46:../../../platform/common/services/sleepmgr/sleepmgr.h **** #include <compiler.h>
  47:../../../platform/common/services/sleepmgr/sleepmgr.h **** #include <parts.h>
  48:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
  49:../../../platform/common/services/sleepmgr/sleepmgr.h **** #if (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S || SAM4E)
  50:../../../platform/common/services/sleepmgr/sleepmgr.h **** # include "sam/sleepmgr.h"
  51:../../../platform/common/services/sleepmgr/sleepmgr.h **** #elif XMEGA
  52:../../../platform/common/services/sleepmgr/sleepmgr.h **** # include "xmega/sleepmgr.h"
  53:../../../platform/common/services/sleepmgr/sleepmgr.h **** #elif UC3
  54:../../../platform/common/services/sleepmgr/sleepmgr.h **** # include "uc3/sleepmgr.h"
  55:../../../platform/common/services/sleepmgr/sleepmgr.h **** #elif SAM4L
  56:../../../platform/common/services/sleepmgr/sleepmgr.h **** # include "sam4l/sleepmgr.h"
  57:../../../platform/common/services/sleepmgr/sleepmgr.h **** #elif (MEGA || MEGA_RF)
  58:../../../platform/common/services/sleepmgr/sleepmgr.h **** # include "mega_rf/sleepmgr.h"
  59:../../../platform/common/services/sleepmgr/sleepmgr.h **** #else
  60:../../../platform/common/services/sleepmgr/sleepmgr.h **** # error Unsupported device.
  61:../../../platform/common/services/sleepmgr/sleepmgr.h **** #endif
  62:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
  63:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
  64:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \defgroup sleepmgr_group Sleep manager
  65:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  66:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * The sleep manager is a service for ensuring that the device is not put to
  67:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * sleep in deeper sleep modes than the system (e.g., peripheral drivers,
  68:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * services or the application) allows at any given time.
  69:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  70:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * It is based on the use of lock counting for the individual sleep modes, and
  71:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * will put the device to sleep in the shallowest sleep mode that has a non-zero
  72:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * lock count. The drivers/services/application can change these counts by use
  73:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * of \ref sleepmgr_lock_mode and \ref sleepmgr_unlock_mode.
  74:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Refer to \ref sleepmgr_mode for a list of the sleep modes available for
  75:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * locking, and the device datasheet for information on their effect.
  76:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  77:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * The application must supply the file \ref conf_sleepmgr.h.
  78:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  79:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * For the sleep manager to be enabled, the symbol \ref CONFIG_SLEEPMGR_ENABLE
  80:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * must be defined, e.g., in \ref conf_sleepmgr.h. If this symbol is not
  81:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * defined, the functions are replaced with dummy functions and no RAM is used.
  82:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  83:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * @{
  84:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
  85:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
  86:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
  87:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \def CONFIG_SLEEPMGR_ENABLE
  88:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \brief Configuration symbol for enabling the sleep manager
  89:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  90:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * If this symbol is not defined, the functions of this service are replaced
  91:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * with dummy functions. This is useful for reducing code size and execution
  92:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * time if the sleep manager is not needed in the application.
  93:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
  94:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * This symbol may be defined in \ref conf_sleepmgr.h.
  95:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
  96:../../../platform/common/services/sleepmgr/sleepmgr.h **** #if defined(__DOXYGEN__) && !defined(CONFIG_SLEEPMGR_ENABLE)
  97:../../../platform/common/services/sleepmgr/sleepmgr.h **** #  define CONFIG_SLEEPMGR_ENABLE
  98:../../../platform/common/services/sleepmgr/sleepmgr.h **** #endif
  99:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 100:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
 101:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \enum sleepmgr_mode
 102:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \brief Sleep mode locks
 103:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
 104:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Identifiers for the different sleep mode locks.
 105:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
 106:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 107:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
 108:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \brief Initialize the lock counts
 109:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
 110:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Sets all lock counts to 0, except the very last one, which is set to 1. This
 111:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * is done to simplify the algorithm for finding the deepest allowable sleep
 112:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * mode in \ref sleepmgr_enter_sleep.
 113:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
 114:../../../platform/common/services/sleepmgr/sleepmgr.h **** static inline void sleepmgr_init(void)
 115:../../../platform/common/services/sleepmgr/sleepmgr.h **** {
 116:../../../platform/common/services/sleepmgr/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 117:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	uint8_t i;
 118:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 119:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
 120:../../../platform/common/services/sleepmgr/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 121:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	}
 122:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
 123:../../../platform/common/services/sleepmgr/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 124:../../../platform/common/services/sleepmgr/sleepmgr.h **** }
 125:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 126:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
 127:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \brief Increase lock count for a sleep mode
 128:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
 129:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Increases the lock count for \a mode to ensure that the sleep manager does
 130:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * not put the device to sleep in the deeper sleep modes.
 131:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
 132:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \param mode Sleep mode to lock.
 133:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
 134:../../../platform/common/services/sleepmgr/sleepmgr.h **** static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
 135:../../../platform/common/services/sleepmgr/sleepmgr.h **** {
 450              	 .loc 5 135 0
 451              	 .cfi_startproc
 452              	 
 453              	 
 454 013c 80B5     	 push {r7,lr}
 455              	.LCFI35:
 456              	 .cfi_def_cfa_offset 8
 457              	 .cfi_offset 7,-8
 458              	 .cfi_offset 14,-4
 459 013e 84B0     	 sub sp,sp,#16
 460              	.LCFI36:
 461              	 .cfi_def_cfa_offset 24
 462 0140 00AF     	 add r7,sp,#0
 463              	.LCFI37:
 464              	 .cfi_def_cfa_register 7
 465 0142 0346     	 mov r3,r0
 466 0144 FB71     	 strb r3,[r7,#7]
 136:../../../platform/common/services/sleepmgr/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 137:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	irqflags_t flags;
 138:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 139:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	Assert(sleepmgr_locks[mode] < 0xff);
 140:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 141:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	// Enter a critical section
 142:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	flags = cpu_irq_save();
 467              	 .loc 5 142 0
 468 0146 FFF7B7FF 	 bl cpu_irq_save
 469 014a F860     	 str r0,[r7,#12]
 143:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 144:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	++sleepmgr_locks[mode];
 470              	 .loc 5 144 0
 471 014c FB79     	 ldrb r3,[r7,#7]
 472 014e 064A     	 ldr r2,.L26
 473 0150 D25C     	 ldrb r2,[r2,r3]
 474 0152 0132     	 adds r2,r2,#1
 475 0154 D1B2     	 uxtb r1,r2
 476 0156 044A     	 ldr r2,.L26
 477 0158 D154     	 strb r1,[r2,r3]
 145:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 146:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	// Leave the critical section
 147:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	cpu_irq_restore(flags);
 478              	 .loc 5 147 0
 479 015a F868     	 ldr r0,[r7,#12]
 480 015c FFF7D7FF 	 bl cpu_irq_restore
 148:../../../platform/common/services/sleepmgr/sleepmgr.h **** #else
 149:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	UNUSED(mode);
 150:../../../platform/common/services/sleepmgr/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 151:../../../platform/common/services/sleepmgr/sleepmgr.h **** }
 481              	 .loc 5 151 0
 482 0160 00BF     	 nop
 483 0162 1037     	 adds r7,r7,#16
 484              	.LCFI38:
 485              	 .cfi_def_cfa_offset 8
 486 0164 BD46     	 mov sp,r7
 487              	.LCFI39:
 488              	 .cfi_def_cfa_register 13
 489              	 
 490 0166 80BD     	 pop {r7,pc}
 491              	.L27:
 492              	 .align 2
 493              	.L26:
 494 0168 00000000 	 .word sleepmgr_locks
 495              	 .cfi_endproc
 496              	.LFE245:
 498              	 .align 1
 499              	 .syntax unified
 500              	 .thumb
 501              	 .thumb_func
 502              	 .fpu softvfp
 504              	sleepmgr_unlock_mode:
 505              	.LFB246:
 152:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 153:../../../platform/common/services/sleepmgr/sleepmgr.h **** /**
 154:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \brief Decrease lock count for a sleep mode
 155:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
 156:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * Decreases the lock count for \a mode. If the lock count reaches 0, the sleep
 157:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * manager can put the device to sleep in the deeper sleep modes.
 158:../../../platform/common/services/sleepmgr/sleepmgr.h ****  *
 159:../../../platform/common/services/sleepmgr/sleepmgr.h ****  * \param mode Sleep mode to unlock.
 160:../../../platform/common/services/sleepmgr/sleepmgr.h ****  */
 161:../../../platform/common/services/sleepmgr/sleepmgr.h **** static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
 162:../../../platform/common/services/sleepmgr/sleepmgr.h **** {
 506              	 .loc 5 162 0
 507              	 .cfi_startproc
 508              	 
 509              	 
 510 016c 80B5     	 push {r7,lr}
 511              	.LCFI40:
 512              	 .cfi_def_cfa_offset 8
 513              	 .cfi_offset 7,-8
 514              	 .cfi_offset 14,-4
 515 016e 84B0     	 sub sp,sp,#16
 516              	.LCFI41:
 517              	 .cfi_def_cfa_offset 24
 518 0170 00AF     	 add r7,sp,#0
 519              	.LCFI42:
 520              	 .cfi_def_cfa_register 7
 521 0172 0346     	 mov r3,r0
 522 0174 FB71     	 strb r3,[r7,#7]
 163:../../../platform/common/services/sleepmgr/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 164:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	irqflags_t flags;
 165:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 166:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	Assert(sleepmgr_locks[mode]);
 167:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 168:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	// Enter a critical section
 169:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	flags = cpu_irq_save();
 523              	 .loc 5 169 0
 524 0176 FFF79FFF 	 bl cpu_irq_save
 525 017a F860     	 str r0,[r7,#12]
 170:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 171:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	--sleepmgr_locks[mode];
 526              	 .loc 5 171 0
 527 017c FB79     	 ldrb r3,[r7,#7]
 528 017e 064A     	 ldr r2,.L29
 529 0180 D25C     	 ldrb r2,[r2,r3]
 530 0182 013A     	 subs r2,r2,#1
 531 0184 D1B2     	 uxtb r1,r2
 532 0186 044A     	 ldr r2,.L29
 533 0188 D154     	 strb r1,[r2,r3]
 172:../../../platform/common/services/sleepmgr/sleepmgr.h **** 
 173:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	// Leave the critical section
 174:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	cpu_irq_restore(flags);
 534              	 .loc 5 174 0
 535 018a F868     	 ldr r0,[r7,#12]
 536 018c FFF7BFFF 	 bl cpu_irq_restore
 175:../../../platform/common/services/sleepmgr/sleepmgr.h **** #else
 176:../../../platform/common/services/sleepmgr/sleepmgr.h **** 	UNUSED(mode);
 177:../../../platform/common/services/sleepmgr/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 178:../../../platform/common/services/sleepmgr/sleepmgr.h **** }
 537              	 .loc 5 178 0
 538 0190 00BF     	 nop
 539 0192 1037     	 adds r7,r7,#16
 540              	.LCFI43:
 541              	 .cfi_def_cfa_offset 8
 542 0194 BD46     	 mov sp,r7
 543              	.LCFI44:
 544              	 .cfi_def_cfa_register 13
 545              	 
 546 0196 80BD     	 pop {r7,pc}
 547              	.L30:
 548              	 .align 2
 549              	.L29:
 550 0198 00000000 	 .word sleepmgr_locks
 551              	 .cfi_endproc
 552              	.LFE246:
 554              	 .section .bss.udd_b_idle,"aw",%nobits
 557              	udd_b_idle:
 558 0000 00       	 .space 1
 559              	 .text
 560              	 .align 1
 561              	 .syntax unified
 562              	 .thumb
 563              	 .thumb_func
 564              	 .fpu softvfp
 566              	udd_sleep_mode:
 567              	.LFB249:
 568              	 .file 6 "../../../platform/sam/drivers/usbc/usbc_device.c"
   1:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
   2:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \file
   3:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
   4:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief USB Device driver
   5:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Compliance with common driver UDD
   6:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
   7:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Copyright (c) 2012 - 2013 Atmel Corporation. All rights reserved.
   8:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
   9:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \asf_license_start
  10:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  11:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \page License
  12:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  13:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/sam/drivers/usbc/usbc_device.c ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  16:../../../platform/sam/drivers/usbc/usbc_device.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/sam/drivers/usbc/usbc_device.c ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  19:../../../platform/sam/drivers/usbc/usbc_device.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/sam/drivers/usbc/usbc_device.c ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/sam/drivers/usbc/usbc_device.c ****  *    and/or other materials provided with the distribution.
  22:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  23:../../../platform/sam/drivers/usbc/usbc_device.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/sam/drivers/usbc/usbc_device.c ****  *    from this software without specific prior written permission.
  25:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  26:../../../platform/sam/drivers/usbc/usbc_device.c ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/sam/drivers/usbc/usbc_device.c ****  *    Atmel microcontroller product.
  28:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  29:../../../platform/sam/drivers/usbc/usbc_device.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/sam/drivers/usbc/usbc_device.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/sam/drivers/usbc/usbc_device.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/sam/drivers/usbc/usbc_device.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/sam/drivers/usbc/usbc_device.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/sam/drivers/usbc/usbc_device.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/sam/drivers/usbc/usbc_device.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/sam/drivers/usbc/usbc_device.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/sam/drivers/usbc/usbc_device.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/sam/drivers/usbc/usbc_device.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/sam/drivers/usbc/usbc_device.c ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  41:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \asf_license_stop
  42:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  43:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
  44:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  45:../../../platform/sam/drivers/usbc/usbc_device.c **** #include "conf_usb.h"
  46:../../../platform/sam/drivers/usbc/usbc_device.c **** #include "sysclk.h"
  47:../../../platform/sam/drivers/usbc/usbc_device.c **** #include "udd.h"
  48:../../../platform/sam/drivers/usbc/usbc_device.c **** #include "usbc_otg.h"
  49:../../../platform/sam/drivers/usbc/usbc_device.c **** #include "usbc_device.h"
  50:../../../platform/sam/drivers/usbc/usbc_device.c **** #include <string.h>
  51:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  52:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_NO_SLEEP_MGR
  53:../../../platform/sam/drivers/usbc/usbc_device.c **** #   include "sleepmgr.h"
  54:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
  55:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  56:../../../platform/sam/drivers/usbc/usbc_device.c **** #if !(SAM4L)
  57:../../../platform/sam/drivers/usbc/usbc_device.c **** #   error The current USBC Device Driver supports only SAM4L.
  58:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
  59:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_USB_INT_FUN
  60:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define UDD_USB_INT_FUN USBC_Handler
  61:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
  62:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  63:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_USB_INT_LEVEL
  64:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define UDD_USB_INT_LEVEL 5 // By default USB interrupt have low priority
  65:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
  66:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  67:../../../platform/sam/drivers/usbc/usbc_device.c **** #define UDD_EP_USED(ep)      (USB_DEVICE_MAX_EP >= ep)
  68:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  69:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  70:../../../platform/sam/drivers/usbc/usbc_device.c **** // for debug text
  71:../../../platform/sam/drivers/usbc/usbc_device.c **** //#define USBC_DEBUG
  72:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef USBC_DEBUG
  73:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define dbg_print printf
  74:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
  75:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define dbg_print(...)
  76:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
  77:../../../platform/sam/drivers/usbc/usbc_device.c **** 
  78:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
  79:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \ingroup udd_group
  80:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \defgroup udd_usbc_group USBC Device Driver
  81:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  82:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \section USBC_CONF USBC Custom configuration
  83:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The following USBC driver configuration must be included in the conf_usb.h
  84:../../../platform/sam/drivers/usbc/usbc_device.c ****  * file of the application.
  85:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  86:../../../platform/sam/drivers/usbc/usbc_device.c ****  * UDD_USB_INT_LEVEL<br>
  87:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Option to change the interrupt priority (0 to 15) by default 5 (recommended).
  88:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  89:../../../platform/sam/drivers/usbc/usbc_device.c ****  * UDD_USB_INT_FUN<br>
  90:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Option to fit interrupt function to what defined in exception table.
  91:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  92:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \section Callbacks management
  93:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The USB driver is fully managed by interrupt and does not request periodic
  94:../../../platform/sam/drivers/usbc/usbc_device.c ****  * task. Thereby, the USB events use callbacks to transfer the information.
  95:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The callbacks are declared in static during compilation or in variable during
  96:../../../platform/sam/drivers/usbc/usbc_device.c ****  * code execution.
  97:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
  98:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Static declarations defined in conf_usb.h:
  99:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - UDC_VBUS_EVENT(bool b_present)<br>
 100:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   To signal Vbus level change
 101:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - UDC_SUSPEND_EVENT()<br>
 102:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   Called when USB bus enter in suspend mode
 103:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - UDC_RESUME_EVENT()<br>
 104:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   Called when USB bus is wakeup
 105:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - UDC_SOF_EVENT()<br>
 106:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   Called for each received SOF, Note: Each 1ms in HS/FS mode only.
 107:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 108:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Dynamic callbacks, called "endpoint job" , are registered
 109:../../../platform/sam/drivers/usbc/usbc_device.c ****  * in udd_ep_job_t structure via the following functions:
 110:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - udd_ep_run()<br>
 111:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   To call it when a transfer is finish
 112:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - udd_ep_wait_stall_clear()<br>
 113:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   To call it when a endpoint halt is disabled
 114:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 115:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \section Power mode management
 116:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The Sleep modes authorized :
 117:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - in USB IDLE state, the USBC needs of USB clock and authorizes up to IDLE mode
 118:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - in USB SUSPEND state, the USBC no needs USB clock but requests a minimum
 119:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   clock restart timing. Thus, it authorizes up to WAIT or RETENTION mode.
 120:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - Vbus monitoring used in USB Self-Power mode authorizes up to BACKUP mode
 121:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 122:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The USBC_SLEEP_MODE_USB_IDLE equals SLEEPMGR_IDLE.
 123:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 124:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The USBC_SLEEP_MODE_USB_SUSPEND depends on USB Power mode,
 125:../../../platform/sam/drivers/usbc/usbc_device.c ****  * USB clock startup timing and USB Speed mode:
 126:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | Power Mode | Speed mode | Clock Startup | Sleep mode authorized |
 127:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | X          | LS, FS     | >10ms         | SLEEPMGR_BACKUP       |
 128:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | X          | HS         | >3ms          | SLEEPMGR_BACKUP       |
 129:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | Self-Power | LS, FS     | <=10ms        | SLEEPMGR_RET          |
 130:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | Self-Power | HS         | <=3ms         | SLEEPMGR_RET          |
 131:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | Bus-Power  | LS, FS     | <=10ms        | SLEEPMGR_RET          |
 132:../../../platform/sam/drivers/usbc/usbc_device.c ****  * | Bus-Power  | HS         | <=3ms         | SLEEPMGR_RET          |
 133:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 134:../../../platform/sam/drivers/usbc/usbc_device.c ****  * @{
 135:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 136:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 137:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 138:../../../platform/sam/drivers/usbc/usbc_device.c **** // Check USB Device configuration
 139:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef USB_DEVICE_EP_CTRL_SIZE
 140:../../../platform/sam/drivers/usbc/usbc_device.c **** #   error USB_DEVICE_EP_CTRL_SIZE not defined
 141:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 142:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef USB_DEVICE_MAX_EP
 143:../../../platform/sam/drivers/usbc/usbc_device.c **** #   error USB_DEVICE_MAX_EP not defined
 144:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 145:../../../platform/sam/drivers/usbc/usbc_device.c **** #if USB_DEVICE_MAX_EP > UDD_MAX_PEP_NB
 146:../../../platform/sam/drivers/usbc/usbc_device.c **** #   error USB_DEVICE_MAX_EP is too high and not supported by this part
 147:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 148:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (SAM4L)
 149:../../../platform/sam/drivers/usbc/usbc_device.c **** #   ifdef USB_DEVICE_HS_SUPPORT
 150:../../../platform/sam/drivers/usbc/usbc_device.c **** #      error The High speed mode is not supported on this part, please remove USB_DEVICE_HS_SUPPORT
 151:../../../platform/sam/drivers/usbc/usbc_device.c **** #   endif
 152:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 153:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 154:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 155:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \name Power management routine.
 156:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 157:../../../platform/sam/drivers/usbc/usbc_device.c **** //@{
 158:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 159:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_NO_SLEEP_MGR
 160:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 161:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Definition of sleep levels
 162:../../../platform/sam/drivers/usbc/usbc_device.c **** #if OTG_ID_IO || OTG_VBUS_IO
 163:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define USBC_SLEEP_MODE_USB_SUSPEND  SLEEPMGR_SLEEP_1
 164:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 165:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define USBC_SLEEP_MODE_USB_SUSPEND  SLEEPMGR_RET
 166:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 167:../../../platform/sam/drivers/usbc/usbc_device.c **** #   define USBC_SLEEP_MODE_USB_IDLE     SLEEPMGR_ACTIVE
 168:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 169:../../../platform/sam/drivers/usbc/usbc_device.c **** //! State of USB line
 170:../../../platform/sam/drivers/usbc/usbc_device.c **** static bool udd_b_idle;
 171:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 172:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 173:../../../platform/sam/drivers/usbc/usbc_device.c **** /*! \brief Authorize or not the CPU powerdown mode
 174:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 175:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \param b_enable   true to authorize powerdown mode
 176:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 177:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_sleep_mode(bool b_idle)
 178:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 569              	 .loc 6 178 0
 570              	 .cfi_startproc
 571              	 
 572              	 
 573 019c 80B5     	 push {r7,lr}
 574              	.LCFI45:
 575              	 .cfi_def_cfa_offset 8
 576              	 .cfi_offset 7,-8
 577              	 .cfi_offset 14,-4
 578 019e 82B0     	 sub sp,sp,#8
 579              	.LCFI46:
 580              	 .cfi_def_cfa_offset 16
 581 01a0 00AF     	 add r7,sp,#0
 582              	.LCFI47:
 583              	 .cfi_def_cfa_register 7
 584 01a2 0346     	 mov r3,r0
 585 01a4 FB71     	 strb r3,[r7,#7]
 179:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!b_idle && udd_b_idle) {
 586              	 .loc 6 179 0
 587 01a6 FB79     	 ldrb r3,[r7,#7]
 588 01a8 83F00103 	 eor r3,r3,#1
 589 01ac DBB2     	 uxtb r3,r3
 590 01ae 002B     	 cmp r3,#0
 591 01b0 06D0     	 beq .L32
 592              	 .loc 6 179 0 is_stmt 0 discriminator 1
 593 01b2 0D4B     	 ldr r3,.L34
 594 01b4 1B78     	 ldrb r3,[r3]
 595 01b6 002B     	 cmp r3,#0
 596 01b8 02D0     	 beq .L32
 180:../../../platform/sam/drivers/usbc/usbc_device.c **** 		sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_IDLE);
 597              	 .loc 6 180 0 is_stmt 1
 598 01ba 0020     	 movs r0,#0
 599 01bc FFF7D6FF 	 bl sleepmgr_unlock_mode
 600              	.L32:
 181:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 182:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (b_idle && !udd_b_idle) {
 601              	 .loc 6 182 0
 602 01c0 FB79     	 ldrb r3,[r7,#7]
 603 01c2 002B     	 cmp r3,#0
 604 01c4 09D0     	 beq .L33
 605              	 .loc 6 182 0 is_stmt 0 discriminator 1
 606 01c6 084B     	 ldr r3,.L34
 607 01c8 1B78     	 ldrb r3,[r3]
 608 01ca 83F00103 	 eor r3,r3,#1
 609 01ce DBB2     	 uxtb r3,r3
 610 01d0 002B     	 cmp r3,#0
 611 01d2 02D0     	 beq .L33
 183:../../../platform/sam/drivers/usbc/usbc_device.c **** 		sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_IDLE);
 612              	 .loc 6 183 0 is_stmt 1
 613 01d4 0020     	 movs r0,#0
 614 01d6 FFF7B1FF 	 bl sleepmgr_lock_mode
 615              	.L33:
 184:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 185:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_b_idle = b_idle;
 616              	 .loc 6 185 0
 617 01da 034A     	 ldr r2,.L34
 618 01dc FB79     	 ldrb r3,[r7,#7]
 619 01de 1370     	 strb r3,[r2]
 186:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 620              	 .loc 6 186 0
 621 01e0 00BF     	 nop
 622 01e2 0837     	 adds r7,r7,#8
 623              	.LCFI48:
 624              	 .cfi_def_cfa_offset 8
 625 01e4 BD46     	 mov sp,r7
 626              	.LCFI49:
 627              	 .cfi_def_cfa_register 13
 628              	 
 629 01e6 80BD     	 pop {r7,pc}
 630              	.L35:
 631              	 .align 2
 632              	.L34:
 633 01e8 00000000 	 .word udd_b_idle
 634              	 .cfi_endproc
 635              	.LFE249:
 637              	 .section .bss.udd_g_ep_table,"aw",%nobits
 638              	 .align 5
 641              	udd_g_ep_table:
 642 0000 00000000 	 .space 128
 642      00000000 
 642      00000000 
 642      00000000 
 642      00000000 
 643              	 .comm udd_g_ctrlreq,24,4
 644              	 .section .bss.udd_ep_control_state,"aw",%nobits
 647              	udd_ep_control_state:
 648 0000 00       	 .space 1
 649              	 .section .bss.udd_ctrl_prev_payload_nb_trans,"aw",%nobits
 650              	 .align 1
 653              	udd_ctrl_prev_payload_nb_trans:
 654 0000 0000     	 .space 2
 655              	 .section .bss.udd_ctrl_payload_nb_trans,"aw",%nobits
 656              	 .align 1
 659              	udd_ctrl_payload_nb_trans:
 660 0000 0000     	 .space 2
 661              	 .comm udd_ctrl_buffer,64,4
 662              	 .section .bss.udd_ep_job,"aw",%nobits
 663              	 .align 2
 666              	udd_ep_job:
 667 0000 00000000 	 .space 60
 667      00000000 
 667      00000000 
 667      00000000 
 667      00000000 
 668              	 .comm udd_ep_out_cache_buffer,192,4
 669              	 .text
 670              	 .align 1
 671              	 .global USBC_Handler
 672              	 .syntax unified
 673              	 .thumb
 674              	 .thumb_func
 675              	 .fpu softvfp
 677              	USBC_Handler:
 678              	.LFB250:
 187:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 188:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 189:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_sleep_mode(bool b_idle)
 190:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 191:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UNUSED(b_idle);
 192:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 193:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif  // UDD_NO_SLEEP_MGR
 194:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 195:../../../platform/sam/drivers/usbc/usbc_device.c **** //@}
 196:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 197:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 198:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \name USB IO PADs handlers
 199:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 200:../../../platform/sam/drivers/usbc/usbc_device.c **** //@{
 201:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 202:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (OTG_VBUS_IO || OTG_VBUS_EIC)
 203:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 204:../../../platform/sam/drivers/usbc/usbc_device.c ****  * USB VBus pin change handler
 205:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 206:../../../platform/sam/drivers/usbc/usbc_device.c **** static void uhd_vbus_handler(void)
 207:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 208:../../../platform/sam/drivers/usbc/usbc_device.c **** 	pad_ack_vbus_interrupt();
 209:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("VBUS ");
 210:../../../platform/sam/drivers/usbc/usbc_device.c **** # ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
 211:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_pad_vbus_high()) {
 212:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_attach();
 213:../../../platform/sam/drivers/usbc/usbc_device.c **** 	} else {
 214:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_detach();
 215:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 216:../../../platform/sam/drivers/usbc/usbc_device.c **** # endif
 217:../../../platform/sam/drivers/usbc/usbc_device.c **** # ifdef UDC_VBUS_EVENT
 218:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDC_VBUS_EVENT(Is_pad_vbus_high());
 219:../../../platform/sam/drivers/usbc/usbc_device.c **** # endif
 220:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 221:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 222:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 223:../../../platform/sam/drivers/usbc/usbc_device.c **** //@}
 224:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 225:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 226:../../../platform/sam/drivers/usbc/usbc_device.c ****  * @brief USB SRAM data about endpoint descriptor table
 227:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The content of the USB SRAM can be :
 228:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - modified by USB hardware by interface to signal endpoint status.
 229:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   Thereby, it is read by software.
 230:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - modified by USB software to control endpoint.
 231:../../../platform/sam/drivers/usbc/usbc_device.c ****  *   Thereby, it is read by hardware.
 232:../../../platform/sam/drivers/usbc/usbc_device.c ****  * This data section is volatile.
 233:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 234:../../../platform/sam/drivers/usbc/usbc_device.c ****  * @{
 235:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 236:../../../platform/sam/drivers/usbc/usbc_device.c **** UDC_BSS(32)
 237:../../../platform/sam/drivers/usbc/usbc_device.c **** static volatile usb_desc_table_t udd_g_ep_table[2 * (USB_DEVICE_MAX_EP + 1)];
 238:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 239:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 240:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \name Control endpoint low level management routine.
 241:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 242:../../../platform/sam/drivers/usbc/usbc_device.c ****  * This function performs control endpoint management.
 243:../../../platform/sam/drivers/usbc/usbc_device.c ****  * It handle the SETUP/DATA/HANDSHAKE phases of a control transaction.
 244:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 245:../../../platform/sam/drivers/usbc/usbc_device.c **** //@{
 246:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 247:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Global variable to give and record information about setup request management
 248:../../../platform/sam/drivers/usbc/usbc_device.c **** COMPILER_WORD_ALIGNED udd_ctrl_request_t udd_g_ctrlreq;
 249:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 250:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Bit definitions about endpoint control state machine for udd_ep_control_state
 251:../../../platform/sam/drivers/usbc/usbc_device.c **** typedef enum {
 252:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDD_EPCTRL_SETUP                  = 0, //!< Wait a SETUP packet
 253:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDD_EPCTRL_DATA_OUT               = 1, //!< Wait a OUT data packet
 254:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDD_EPCTRL_DATA_IN                = 2, //!< Wait a IN data packet
 255:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP  = 3, //!< Wait a IN ZLP packet
 256:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP = 4, //!< Wait a OUT ZLP packet
 257:../../../platform/sam/drivers/usbc/usbc_device.c **** 	UDD_EPCTRL_STALL_REQ              = 5, //!< STALL enabled on IN & OUT packet
 258:../../../platform/sam/drivers/usbc/usbc_device.c **** } udd_ctrl_ep_state_t;
 259:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 260:../../../platform/sam/drivers/usbc/usbc_device.c **** //! State of the endpoint control management
 261:../../../platform/sam/drivers/usbc/usbc_device.c **** static udd_ctrl_ep_state_t udd_ep_control_state;
 262:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 263:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Total number of data received/sent during data packet phase with previous payload buffers
 264:../../../platform/sam/drivers/usbc/usbc_device.c **** static uint16_t udd_ctrl_prev_payload_nb_trans;
 265:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 266:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Number of data received/sent to/from udd_g_ctrlreq.payload buffer
 267:../../../platform/sam/drivers/usbc/usbc_device.c **** static uint16_t udd_ctrl_payload_nb_trans;
 268:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 269:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 270:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Buffer to store the data received on control endpoint (SETUP/OUT endpoint 0)
 271:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 272:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Used to avoid a RAM buffer overflow in case of the payload buffer
 273:../../../platform/sam/drivers/usbc/usbc_device.c ****  * is smaller than control endpoint size
 274:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 275:../../../platform/sam/drivers/usbc/usbc_device.c **** UDC_BSS(4) uint8_t udd_ctrl_buffer[USB_DEVICE_EP_CTRL_SIZE];
 276:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 277:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 278:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Reset control endpoint
 279:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 280:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Called after a USB line reset or when UDD is enabled
 281:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 282:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_reset_ep_ctrl(void);
 283:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 284:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 285:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Reset control endpoint management
 286:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 287:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Called after a USB line reset or at the end of SETUP request (after ZLP)
 288:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 289:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_init(void);
 290:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 291:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Managed reception of SETUP packet on control endpoint
 292:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_setup_received(void);
 293:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 294:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Managed reception of IN packet on control endpoint
 295:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_in_sent(void);
 296:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 297:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Managed reception of OUT packet on control endpoint
 298:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_out_received(void);
 299:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 300:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Managed underflow event of IN packet on control endpoint
 301:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_underflow(void);
 302:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 303:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Managed overflow event of OUT packet on control endpoint
 304:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_overflow(void);
 305:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 306:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Managed stall event of IN/OUT packet on control endpoint
 307:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_stall_data(void);
 308:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 309:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Send a ZLP IN on control endpoint
 310:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_send_zlp_in(void);
 311:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 312:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Send a ZLP OUT on control endpoint
 313:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_send_zlp_out(void);
 314:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 315:../../../platform/sam/drivers/usbc/usbc_device.c **** //! \brief Call callback associated to setup request
 316:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_endofrequest(void);
 317:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 318:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 319:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 320:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Main interrupt routine for control endpoint
 321:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 322:../../../platform/sam/drivers/usbc/usbc_device.c ****  * This switches control endpoint events to correct sub function.
 323:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 324:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \return \c 1 if an event about control endpoint is occurred, otherwise \c 0.
 325:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 326:../../../platform/sam/drivers/usbc/usbc_device.c **** static bool udd_ctrl_interrupt(void);
 327:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 328:../../../platform/sam/drivers/usbc/usbc_device.c **** //@}
 329:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 330:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 331:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 332:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \name Management of bulk/interrupt/isochronous endpoints
 333:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 334:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The UDD manages the data transfer on endpoints:
 335:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - Start data transfer on endpoint with USB Device DMA
 336:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - Send a ZLP packet if requested
 337:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - Call callback registered to signal end of transfer
 338:../../../platform/sam/drivers/usbc/usbc_device.c ****  * The transfer abort and stall feature are supported.
 339:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 340:../../../platform/sam/drivers/usbc/usbc_device.c **** //@{
 341:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 342:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 343:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Structure definition about job registered on an endpoint
 344:../../../platform/sam/drivers/usbc/usbc_device.c **** typedef struct {
 345:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 346:../../../platform/sam/drivers/usbc/usbc_device.c **** 	union {
 347:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 348:../../../platform/sam/drivers/usbc/usbc_device.c **** 		//! Callback to call at the end of transfer
 349:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_callback_trans_t call_trans;
 350:../../../platform/sam/drivers/usbc/usbc_device.c **** 		//! Callback to call when the endpoint halt is cleared
 351:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_callback_halt_cleared_t call_nohalt;
 352:../../../platform/sam/drivers/usbc/usbc_device.c **** 	};
 353:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 354:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//! Buffer located in internal RAM to send or fill during job
 355:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint8_t *buf;
 356:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//! Size of buffer to send or fill
 357:../../../platform/sam/drivers/usbc/usbc_device.c **** 	iram_size_t buf_size;
 358:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//! Total number of data transfered on endpoint
 359:../../../platform/sam/drivers/usbc/usbc_device.c **** 	iram_size_t nb_trans;
 360:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 361:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//! A job is registered on this endpoint
 362:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint8_t busy:1;
 363:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//! A short packet is requested for this job on endpoint IN
 364:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint8_t b_shortpacket:1;
 365:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//! The cache buffer is currently used on endpoint OUT
 366:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint8_t b_use_out_cache_buffer:1;
 367:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 368:../../../platform/sam/drivers/usbc/usbc_device.c **** } udd_ep_job_t;
 369:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 370:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 371:../../../platform/sam/drivers/usbc/usbc_device.c **** //! Array to register a job on bulk/interrupt/isochronous endpoint
 372:../../../platform/sam/drivers/usbc/usbc_device.c **** static udd_ep_job_t udd_ep_job[USB_DEVICE_MAX_EP];
 373:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 374:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 375:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Buffer to store the data received on bulk/interrupt endpoints
 376:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 377:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Used to avoid a RAM buffer overflow in case of the user buffer
 378:../../../platform/sam/drivers/usbc/usbc_device.c ****  * is smaller than endpoint size
 379:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 380:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \warning The protected interrupt endpoint size is 512 bytes max.
 381:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \warning The isochronous and endpoint is not protected by this system and
 382:../../../platform/sam/drivers/usbc/usbc_device.c ****  *          the user must always use a buffer corresponding at endpoint size.
 383:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 384:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (defined USB_DEVICE_LOW_SPEED)
 385:../../../platform/sam/drivers/usbc/usbc_device.c **** UDC_BSS(4) uint8_t udd_ep_out_cache_buffer[USB_DEVICE_MAX_EP][8];
 386:../../../platform/sam/drivers/usbc/usbc_device.c **** #elif (defined USB_DEVICE_HS_SUPPORT)
 387:../../../platform/sam/drivers/usbc/usbc_device.c **** UDC_BSS(4) uint8_t udd_ep_out_cache_buffer[USB_DEVICE_MAX_EP][512];
 388:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 389:../../../platform/sam/drivers/usbc/usbc_device.c **** UDC_BSS(4) uint8_t udd_ep_out_cache_buffer[USB_DEVICE_MAX_EP][64];
 390:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 391:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 392:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 393:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Call the callback associated to the job which is finished
 394:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 395:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \param ep         endpoint number of job to abort
 396:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 397:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ep_trans_done(udd_ep_id_t ep);
 398:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 399:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 400:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Main interrupt routine for bulk/interrupt/isochronous endpoints
 401:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 402:../../../platform/sam/drivers/usbc/usbc_device.c ****  * This switches endpoint events to correct sub function.
 403:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 404:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \return \c 1 if an event about bulk/interrupt/isochronous endpoints has occurred, otherwise \c 0
 405:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 406:../../../platform/sam/drivers/usbc/usbc_device.c **** static bool udd_ep_interrupt(void);
 407:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 408:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif // (0!=USB_DEVICE_MAX_EP)
 409:../../../platform/sam/drivers/usbc/usbc_device.c **** //@}
 410:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 411:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 412:../../../platform/sam/drivers/usbc/usbc_device.c **** /**
 413:../../../platform/sam/drivers/usbc/usbc_device.c ****  * \brief Function called by USBC interrupt to manage USB device interrupts
 414:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 415:../../../platform/sam/drivers/usbc/usbc_device.c ****  * USB Device interrupt events are split in three parts:
 416:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - USB line events (SOF, reset, suspend, resume, wakeup)
 417:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - control endpoint events (setup reception, end of data transfer, underflow, overflow, stall)
 418:../../../platform/sam/drivers/usbc/usbc_device.c ****  * - bulk/interrupt/isochronous endpoints events (end of data transfer)
 419:../../../platform/sam/drivers/usbc/usbc_device.c ****  *
 420:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Note:
 421:../../../platform/sam/drivers/usbc/usbc_device.c ****  * Here, the global interrupt mask is not clear when an USB interrupt is enabled
 422:../../../platform/sam/drivers/usbc/usbc_device.c ****  * because this one can not be occurred during the USB ISR (=during INTX is masked).
 423:../../../platform/sam/drivers/usbc/usbc_device.c ****  * See Technical reference $3.8.3 Masking interrupt requests in peripheral modules.
 424:../../../platform/sam/drivers/usbc/usbc_device.c ****  */
 425:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef UHD_ENABLE
 426:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_interrupt(void); // To avoid GCC warning
 427:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_interrupt(void)
 428:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 429:../../../platform/sam/drivers/usbc/usbc_device.c **** ISR(UDD_USB_INT_FUN)
 430:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 431:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 679              	 .loc 6 431 0
 680              	 .cfi_startproc
 681              	 
 682              	 
 683 01ec 80B5     	 push {r7,lr}
 684              	.LCFI50:
 685              	 .cfi_def_cfa_offset 8
 686              	 .cfi_offset 7,-8
 687              	 .cfi_offset 14,-4
 688 01ee 82B0     	 sub sp,sp,#8
 689              	.LCFI51:
 690              	 .cfi_def_cfa_offset 16
 691 01f0 00AF     	 add r7,sp,#0
 692              	.LCFI52:
 693              	 .cfi_def_cfa_register 7
 432:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_sof()) {
 694              	 .loc 6 432 0
 695 01f2 4E4B     	 ldr r3,.L50
 696 01f4 5B68     	 ldr r3,[r3,#4]
 697 01f6 03F00403 	 and r3,r3,#4
 698 01fa 002B     	 cmp r3,#0
 699 01fc 05D0     	 beq .L37
 433:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_sof();
 700              	 .loc 6 433 0
 701 01fe 4B4B     	 ldr r3,.L50
 702 0200 0422     	 movs r2,#4
 703 0202 9A60     	 str r2,[r3,#8]
 434:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udc_sof_notify();
 704              	 .loc 6 434 0
 705 0204 4A4B     	 ldr r3,.L50+4
 706 0206 9847     	 blx r3
 707              	.LVL0:
 435:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef UDC_SOF_EVENT
 436:../../../platform/sam/drivers/usbc/usbc_device.c **** 		UDC_SOF_EVENT();
 437:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 438:../../../platform/sam/drivers/usbc/usbc_device.c **** 		goto udd_interrupt_sof_end;
 708              	 .loc 6 438 0
 709 0208 89E0     	 b .L46
 710              	.L37:
 439:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 440:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 441:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("%c ", udd_is_high_speed() ? 'H' : 'F');
 442:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 443:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (udd_ctrl_interrupt()) {
 711              	 .loc 6 443 0
 712 020a 00F093FF 	 bl udd_ctrl_interrupt
 713 020e 0346     	 mov r3,r0
 714 0210 002B     	 cmp r3,#0
 715 0212 40F08180 	 bne .L48
 444:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Interrupt acked by control endpoint managed
 445:../../../platform/sam/drivers/usbc/usbc_device.c **** 		goto udd_interrupt_end;
 446:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 447:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 448:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 449:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (udd_ep_interrupt()) {
 716              	 .loc 6 449 0
 717 0216 01F0F7F9 	 bl udd_ep_interrupt
 718 021a 0346     	 mov r3,r0
 719 021c 002B     	 cmp r3,#0
 720 021e 7DD1     	 bne .L49
 450:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Interrupt acked by bulk/interrupt/isochronous endpoint managed
 451:../../../platform/sam/drivers/usbc/usbc_device.c **** 		goto udd_interrupt_end;
 452:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 453:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 454:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 455:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// USB bus reset detection
 456:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_reset()) {
 721              	 .loc 6 456 0
 722 0220 424B     	 ldr r3,.L50
 723 0222 5B68     	 ldr r3,[r3,#4]
 724 0224 03F00803 	 and r3,r3,#8
 725 0228 002B     	 cmp r3,#0
 726 022a 1CD0     	 beq .L41
 457:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_reset();
 727              	 .loc 6 457 0
 728 022c 3F4B     	 ldr r3,.L50
 729 022e 0822     	 movs r2,#8
 730 0230 9A60     	 str r2,[r3,#8]
 731              	.LBB28:
 458:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("RST ");
 459:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Abort all jobs on-going
 460:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (USB_DEVICE_MAX_EP != 0)
 461:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// For each endpoint, kill job
 462:../../../platform/sam/drivers/usbc/usbc_device.c **** 		{
 463:../../../platform/sam/drivers/usbc/usbc_device.c **** 			uint8_t i;
 464:../../../platform/sam/drivers/usbc/usbc_device.c **** 			for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
 732              	 .loc 6 464 0
 733 0232 0123     	 movs r3,#1
 734 0234 FB71     	 strb r3,[r7,#7]
 735 0236 06E0     	 b .L42
 736              	.L43:
 465:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_ep_abort(i);
 737              	 .loc 6 465 0 discriminator 3
 738 0238 FB79     	 ldrb r3,[r7,#7]
 739 023a 1846     	 mov r0,r3
 740 023c FFF7FEFF 	 bl udd_ep_abort
 464:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_ep_abort(i);
 741              	 .loc 6 464 0 discriminator 3
 742 0240 FB79     	 ldrb r3,[r7,#7]
 743 0242 0133     	 adds r3,r3,#1
 744 0244 FB71     	 strb r3,[r7,#7]
 745              	.L42:
 464:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_ep_abort(i);
 746              	 .loc 6 464 0 is_stmt 0 discriminator 1
 747 0246 FB79     	 ldrb r3,[r7,#7]
 748 0248 032B     	 cmp r3,#3
 749 024a F5D9     	 bls .L43
 750              	.LBE28:
 466:../../../platform/sam/drivers/usbc/usbc_device.c **** 			}
 467:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
 468:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 469:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reset USB Device Stack Core
 470:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udc_reset();
 751              	 .loc 6 470 0 is_stmt 1
 752 024c 394B     	 ldr r3,.L50+8
 753 024e 9847     	 blx r3
 754              	.LVL1:
 471:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_disable_endpoints();
 755              	 .loc 6 471 0
 756 0250 364A     	 ldr r2,.L50
 757 0252 364B     	 ldr r3,.L50
 758 0254 DB69     	 ldr r3,[r3,#28]
 759 0256 23F07F03 	 bic r3,r3,#127
 760 025a D361     	 str r3,[r2,#28]
 472:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reset endpoint control
 473:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_reset_ep_ctrl();
 761              	 .loc 6 473 0
 762 025c 00F086FC 	 bl udd_reset_ep_ctrl
 474:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reset endpoint control management
 475:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_init();
 763              	 .loc 6 475 0
 764 0260 00F0D0FC 	 bl udd_ctrl_init
 476:../../../platform/sam/drivers/usbc/usbc_device.c **** 		goto udd_interrupt_end;
 765              	 .loc 6 476 0
 766 0264 5BE0     	 b .L46
 767              	.L41:
 477:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 478:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 479:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
 768              	 .loc 6 479 0
 769 0266 314B     	 ldr r3,.L50
 770 0268 1B69     	 ldr r3,[r3,#16]
 771 026a 03F00103 	 and r3,r3,#1
 772 026e 002B     	 cmp r3,#0
 773 0270 25D0     	 beq .L44
 774              	 .loc 6 479 0 is_stmt 0 discriminator 1
 775 0272 2E4B     	 ldr r3,.L50
 776 0274 5B68     	 ldr r3,[r3,#4]
 777 0276 03F00103 	 and r3,r3,#1
 778 027a 002B     	 cmp r3,#0
 779 027c 1FD0     	 beq .L44
 480:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_suspend();
 780              	 .loc 6 480 0 is_stmt 1
 781 027e 2B4B     	 ldr r3,.L50
 782 0280 0122     	 movs r2,#1
 783 0282 9A60     	 str r2,[r3,#8]
 481:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("SUSP ");
 482:../../../platform/sam/drivers/usbc/usbc_device.c **** 		otg_unfreeze_clock();
 784              	 .loc 6 482 0
 785 0284 294A     	 ldr r2,.L50
 786 0286 294B     	 ldr r3,.L50
 787 0288 D3F80038 	 ldr r3,[r3,#2048]
 788 028c 23F48043 	 bic r3,r3,#16384
 789 0290 C2F80038 	 str r3,[r2,#2048]
 483:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 484:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_disable_suspend_interrupt();
 790              	 .loc 6 484 0
 791 0294 254B     	 ldr r3,.L50
 792 0296 0122     	 movs r2,#1
 793 0298 5A61     	 str r2,[r3,#20]
 485:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 486:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// clear the wake-up status before enabling interrupt, in order
 487:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// to avoid a spurious interrupt.
 488:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_wake_up();
 794              	 .loc 6 488 0
 795 029a 244B     	 ldr r3,.L50
 796 029c 1022     	 movs r2,#16
 797 029e 9A60     	 str r2,[r3,#8]
 489:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_wake_up_interrupt();
 798              	 .loc 6 489 0
 799 02a0 224B     	 ldr r3,.L50
 800 02a2 1022     	 movs r2,#16
 801 02a4 9A61     	 str r2,[r3,#24]
 490:../../../platform/sam/drivers/usbc/usbc_device.c **** 		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
 802              	 .loc 6 490 0
 803 02a6 214A     	 ldr r2,.L50
 804 02a8 204B     	 ldr r3,.L50
 805 02aa D3F80038 	 ldr r3,[r3,#2048]
 806 02ae 43F48043 	 orr r3,r3,#16384
 807 02b2 C2F80038 	 str r3,[r2,#2048]
 491:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_sleep_mode(false);  // Enter in SUSPEND mode
 808              	 .loc 6 491 0
 809 02b6 0020     	 movs r0,#0
 810 02b8 FFF770FF 	 bl udd_sleep_mode
 492:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef UDC_SUSPEND_EVENT
 493:../../../platform/sam/drivers/usbc/usbc_device.c **** 		UDC_SUSPEND_EVENT();
 494:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 495:../../../platform/sam/drivers/usbc/usbc_device.c **** 		goto udd_interrupt_end;
 811              	 .loc 6 495 0
 812 02bc 2FE0     	 b .L46
 813              	.L44:
 496:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 497:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 498:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
 814              	 .loc 6 498 0
 815 02be 1B4B     	 ldr r3,.L50
 816 02c0 1B69     	 ldr r3,[r3,#16]
 817 02c2 03F01003 	 and r3,r3,#16
 818 02c6 002B     	 cmp r3,#0
 819 02c8 29D0     	 beq .L46
 820              	 .loc 6 498 0 is_stmt 0 discriminator 1
 821 02ca 184B     	 ldr r3,.L50
 822 02cc 5B68     	 ldr r3,[r3,#4]
 823 02ce 03F01003 	 and r3,r3,#16
 824 02d2 002B     	 cmp r3,#0
 825 02d4 23D0     	 beq .L46
 499:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_wake_up();
 826              	 .loc 6 499 0 is_stmt 1
 827 02d6 154B     	 ldr r3,.L50
 828 02d8 1022     	 movs r2,#16
 829 02da 9A60     	 str r2,[r3,#8]
 500:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("WKUP ");
 501:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Ack wakeup interrupt and enable suspend interrupt
 502:../../../platform/sam/drivers/usbc/usbc_device.c **** 		otg_unfreeze_clock();
 830              	 .loc 6 502 0
 831 02dc 134A     	 ldr r2,.L50
 832 02de 134B     	 ldr r3,.L50
 833 02e0 D3F80038 	 ldr r3,[r3,#2048]
 834 02e4 23F48043 	 bic r3,r3,#16384
 835 02e8 C2F80038 	 str r3,[r2,#2048]
 503:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 504:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Check USB clock ready after suspend and eventually sleep USB clock
 505:../../../platform/sam/drivers/usbc/usbc_device.c **** 		while (!Is_otg_clock_usable());
 836              	 .loc 6 505 0
 837 02ec 00BF     	 nop
 838              	.L45:
 839              	 .loc 6 505 0 is_stmt 0 discriminator 1
 840 02ee 0F4B     	 ldr r3,.L50
 841 02f0 D3F80438 	 ldr r3,[r3,#2052]
 842 02f4 03F48043 	 and r3,r3,#16384
 843 02f8 002B     	 cmp r3,#0
 844 02fa F8D0     	 beq .L45
 506:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 507:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_disable_wake_up_interrupt();
 845              	 .loc 6 507 0 is_stmt 1
 846 02fc 0B4B     	 ldr r3,.L50
 847 02fe 1022     	 movs r2,#16
 848 0300 5A61     	 str r2,[r3,#20]
 508:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 509:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// clear the suspend status before enabling interrupt, in order
 510:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// to avoid a spurious interrupt.
 511:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_suspend();
 849              	 .loc 6 511 0
 850 0302 0A4B     	 ldr r3,.L50
 851 0304 0122     	 movs r2,#1
 852 0306 9A60     	 str r2,[r3,#8]
 512:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_suspend_interrupt();
 853              	 .loc 6 512 0
 854 0308 084B     	 ldr r3,.L50
 855 030a 0122     	 movs r2,#1
 856 030c 9A61     	 str r2,[r3,#24]
 513:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_sleep_mode(true); // Enter in IDLE mode
 857              	 .loc 6 513 0
 858 030e 0120     	 movs r0,#1
 859 0310 FFF744FF 	 bl udd_sleep_mode
 514:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef UDC_RESUME_EVENT
 515:../../../platform/sam/drivers/usbc/usbc_device.c **** 		UDC_RESUME_EVENT();
 516:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 517:../../../platform/sam/drivers/usbc/usbc_device.c **** 		goto udd_interrupt_end;
 860              	 .loc 6 517 0
 861 0314 00BF     	 nop
 862 0316 02E0     	 b .L46
 863              	.L38:
 864              	.L48:
 445:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 865              	 .loc 6 445 0
 866 0318 00BF     	 nop
 867 031a 00E0     	 b .L46
 868              	.L49:
 451:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 869              	 .loc 6 451 0
 870 031c 00BF     	 nop
 871              	.L46:
 872              	.LBB29:
 873              	.LBB30:
 874              	 .loc 4 354 0
 875              	 .syntax unified
 876              	
 877 031e BFF35F8F 	 dmb
 878              	
 879              	 .thumb
 880              	 .syntax unified
 881              	.LBE30:
 882              	.LBE29:
 518:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 519:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 520:../../../platform/sam/drivers/usbc/usbc_device.c **** udd_interrupt_end:
 521:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("\n\r");
 522:../../../platform/sam/drivers/usbc/usbc_device.c **** udd_interrupt_sof_end:
 523:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_data_memory_barrier();
 524:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return;
 883              	 .loc 6 524 0
 884 0322 00BF     	 nop
 525:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 885              	 .loc 6 525 0
 886 0324 0837     	 adds r7,r7,#8
 887              	.LCFI53:
 888              	 .cfi_def_cfa_offset 8
 889 0326 BD46     	 mov sp,r7
 890              	.LCFI54:
 891              	 .cfi_def_cfa_register 13
 892              	 
 893 0328 80BD     	 pop {r7,pc}
 894              	.L51:
 895 032a 00BF     	 .align 2
 896              	.L50:
 897 032c 00500A40 	 .word 1074417664
 898 0330 00000000 	 .word udc_sof_notify
 899 0334 00000000 	 .word udc_reset
 900              	 .cfi_endproc
 901              	.LFE250:
 903              	 .align 1
 904              	 .global udd_include_vbus_monitoring
 905              	 .syntax unified
 906              	 .thumb
 907              	 .thumb_func
 908              	 .fpu softvfp
 910              	udd_include_vbus_monitoring:
 911              	.LFB251:
 526:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 527:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 528:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_include_vbus_monitoring(void)
 529:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 912              	 .loc 6 529 0
 913              	 .cfi_startproc
 914              	 
 915              	 
 916              	 
 917 0338 80B4     	 push {r7}
 918              	.LCFI55:
 919              	 .cfi_def_cfa_offset 4
 920              	 .cfi_offset 7,-4
 921 033a 00AF     	 add r7,sp,#0
 922              	.LCFI56:
 923              	 .cfi_def_cfa_register 7
 530:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (OTG_VBUS_IO || OTG_VBUS_EIC)
 531:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return true;
 532:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 533:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return false;
 924              	 .loc 6 533 0
 925 033c 0023     	 movs r3,#0
 534:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 535:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 926              	 .loc 6 535 0
 927 033e 1846     	 mov r0,r3
 928 0340 BD46     	 mov sp,r7
 929              	.LCFI57:
 930              	 .cfi_def_cfa_register 13
 931              	 
 932 0342 80BC     	 pop {r7}
 933              	.LCFI58:
 934              	 .cfi_restore 7
 935              	 .cfi_def_cfa_offset 0
 936 0344 7047     	 bx lr
 937              	 .cfi_endproc
 938              	.LFE251:
 940              	 .align 1
 941              	 .global udd_enable
 942              	 .syntax unified
 943              	 .thumb
 944              	 .thumb_func
 945              	 .fpu softvfp
 947              	udd_enable:
 948              	.LFB252:
 536:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 537:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 538:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_enable(void)
 539:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 949              	 .loc 6 539 0
 950              	 .cfi_startproc
 951              	 
 952              	 
 953 0346 80B5     	 push {r7,lr}
 954              	.LCFI59:
 955              	 .cfi_def_cfa_offset 8
 956              	 .cfi_offset 7,-8
 957              	 .cfi_offset 14,-4
 958 0348 82B0     	 sub sp,sp,#8
 959              	.LCFI60:
 960              	 .cfi_def_cfa_offset 16
 961 034a 00AF     	 add r7,sp,#0
 962              	.LCFI61:
 963              	 .cfi_def_cfa_register 7
 540:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
 541:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 542:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 964              	 .loc 6 542 0
 965 034c FFF7B4FE 	 bl cpu_irq_save
 966 0350 3860     	 str r0,[r7]
 543:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 544:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef UHD_ENABLE
 545:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//* DUAL ROLE INITIALIZATION
 546:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (otg_dual_enable()) {
 547:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// The current mode has been started by otg_dual_enable()
 548:../../../platform/sam/drivers/usbc/usbc_device.c **** 		cpu_irq_restore(flags);
 549:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return;
 550:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 551:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 552:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//* SINGLE DEVICE MODE INITIALIZATION
 553:../../../platform/sam/drivers/usbc/usbc_device.c **** 	sysclk_enable_usb();
 967              	 .loc 6 553 0
 968 0352 3B4B     	 ldr r3,.L57
 969 0354 9847     	 blx r3
 970              	.LVL2:
 554:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 555:../../../platform/sam/drivers/usbc/usbc_device.c **** 	/* Here, only the device mode is possible,
 556:../../../platform/sam/drivers/usbc/usbc_device.c **** 	 * USBC interrupt is linked to UDD interrupt
 557:../../../platform/sam/drivers/usbc/usbc_device.c **** 	 */
 558:../../../platform/sam/drivers/usbc/usbc_device.c **** 	NVIC_ClearPendingIRQ(USBC_IRQn);
 971              	 .loc 6 558 0
 972 0356 1220     	 movs r0,#18
 973 0358 FFF76AFE 	 bl NVIC_ClearPendingIRQ
 559:../../../platform/sam/drivers/usbc/usbc_device.c **** 	NVIC_SetPriority(USBC_IRQn, UDD_USB_INT_LEVEL);
 974              	 .loc 6 559 0
 975 035c 0521     	 movs r1,#5
 976 035e 1220     	 movs r0,#18
 977 0360 FFF780FE 	 bl NVIC_SetPriority
 560:../../../platform/sam/drivers/usbc/usbc_device.c **** 	NVIC_EnableIRQ(USBC_IRQn);
 978              	 .loc 6 560 0
 979 0364 1220     	 movs r0,#18
 980 0366 FFF74BFE 	 bl NVIC_EnableIRQ
 981              	.LBB31:
 982              	.LBB32:
 983              	 .file 7 "../../../platform/sam/drivers/usbc/usbc_otg.h"
   1:../../../platform/sam/drivers/usbc/usbc_otg.h **** /**
   2:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \file
   3:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
   4:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \brief USBC OTG Driver header file.
   5:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
   6:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * Copyright (c) 2012-2013 Atmel Corporation. All rights reserved.
   7:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
   8:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \asf_license_start
   9:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  10:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \page License
  11:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  12:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  15:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  18:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  22:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *    from this software without specific prior written permission.
  24:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  25:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *    Atmel microcontroller product.
  27:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  28:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  40:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \asf_license_stop
  41:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
  42:../../../platform/sam/drivers/usbc/usbc_otg.h ****  */
  43:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
  44:../../../platform/sam/drivers/usbc/usbc_otg.h **** #ifndef _USBC_OTG_H_
  45:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define _USBC_OTG_H_
  46:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
  47:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "compiler.h"
  48:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "preprocessor.h"
  49:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
  50:../../../platform/sam/drivers/usbc/usbc_otg.h **** /* Get USB pads pins configuration in board configuration */
  51:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "conf_board.h"
  52:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "board.h"
  53:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "ioport.h"
  54:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "gpio.h"
  55:../../../platform/sam/drivers/usbc/usbc_otg.h **** #include "eic.h"
  56:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
  57:../../../platform/sam/drivers/usbc/usbc_otg.h **** // To simplify the macros definition of this file
  58:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_CLR_BITS(reg, bit) \
  59:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Clr_bits(USBC->TPASTE2(USBC_,reg), TPASTE4(USBC_,reg,_,bit)))
  60:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_SET_BITS(reg, bit) \
  61:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Set_bits(USBC->TPASTE2(USBC_,reg), TPASTE4(USBC_,reg,_,bit)))
  62:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_RD_BITS(reg, bit) \
  63:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Rd_bits(USBC->TPASTE2(USBC_,reg), TPASTE4(USBC_,reg,_,bit)))
  64:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_TST_BITS(reg, bit) \
  65:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Tst_bits(USBC->TPASTE2(USBC_,reg), TPASTE4(USBC_,reg,_,bit)))
  66:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_RD_BITFIELD(reg, bit) \
  67:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Rd_bitfield(USBC->TPASTE2(USBC_,reg),\
  68:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		TPASTE5(USBC_,reg,_,bit,_Msk)))
  69:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_WR_BITFIELD(reg, bit, value) \
  70:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Wr_bitfield(USBC->TPASTE2(USBC_,reg),\
  71:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		TPASTE5(USBC_,reg,_,bit,_Msk),value))
  72:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_REG_CLR(reg, bit) \
  73:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(USBC->TPASTE3(USBC_,reg,CLR) = TPASTE5(USBC_,reg,CLR_,bit,C))
  74:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define USBC_REG_SET(reg, bit) \
  75:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(USBC->TPASTE3(USBC_,reg,SET) = TPASTE5(USBC_,reg,SET_,bit,S))
  76:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
  77:../../../platform/sam/drivers/usbc/usbc_otg.h **** /**
  78:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \name USB IO PADs management
  79:../../../platform/sam/drivers/usbc/usbc_otg.h ****  */
  80:../../../platform/sam/drivers/usbc/usbc_otg.h **** //@{
  81:../../../platform/sam/drivers/usbc/usbc_otg.h **** __always_inline static void eic_line_change_config(uint8_t line, bool b_high)
  82:../../../platform/sam/drivers/usbc/usbc_otg.h **** {
  83:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	struct eic_line_config eic_line_conf;
  84:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_conf.eic_mode = EIC_MODE_LEVEL_TRIGGERED;
  85:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_conf.eic_level = b_high ?
  86:../../../platform/sam/drivers/usbc/usbc_otg.h **** 			EIC_LEVEL_HIGH_LEVEL : EIC_LEVEL_LOW_LEVEL;
  87:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_conf.eic_filter = EIC_FILTER_DISABLED;
  88:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_conf.eic_async = EIC_ASYNCH_MODE;
  89:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_set_config(EIC, line, &eic_line_conf);
  90:../../../platform/sam/drivers/usbc/usbc_otg.h **** }
  91:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
  92:../../../platform/sam/drivers/usbc/usbc_otg.h **** __always_inline static void eic_pad_init(uint8_t line, eic_callback_t callback,
  93:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		uint8_t irq_line, ioport_pin_t pin, uint8_t irq_level)
  94:../../../platform/sam/drivers/usbc/usbc_otg.h **** {
  95:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_disable_interrupt(EIC, line);
  96:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_disable(EIC, line);
  97:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_clear_interrupt(EIC, line);
  98:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_set_callback(EIC, line, callback, irq_line, irq_level);
  99:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_change_config(line, !ioport_get_pin_level(pin));
 100:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_enable(EIC, line);
 101:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_enable_interrupt(EIC, line);
 102:../../../platform/sam/drivers/usbc/usbc_otg.h **** }
 103:../../../platform/sam/drivers/usbc/usbc_otg.h **** __always_inline static void io_pad_init(ioport_pin_t pin, ioport_mode_t mode,
 104:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		gpio_pin_callback_t callback, uint8_t irq_level)
 105:../../../platform/sam/drivers/usbc/usbc_otg.h **** {
 106:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	gpio_disable_pin_interrupt(pin);
 107:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	ioport_set_pin_mode(pin, mode);
 108:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	ioport_set_pin_sense_mode(pin, IOPORT_SENSE_BOTHEDGES);
 109:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	gpio_set_pin_callback(pin, callback, irq_level);
 110:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	gpio_enable_pin_interrupt(pin);
 111:../../../platform/sam/drivers/usbc/usbc_otg.h **** }
 112:../../../platform/sam/drivers/usbc/usbc_otg.h **** //@}
 113:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 114:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! \ingroup usb_group
 115:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! \defgroup otg_usbc_group USBC OTG Driver
 116:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! USBC low-level driver for OTG features
 117:../../../platform/sam/drivers/usbc/usbc_otg.h **** //!
 118:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 119:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 120:../../../platform/sam/drivers/usbc/usbc_otg.h **** /**
 121:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \brief Initialize the dual role
 122:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * This function is implemented in usbc_host.c file.
 123:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
 124:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \return \c true if the ID pin management has been started, otherwise \c false.
 125:../../../platform/sam/drivers/usbc/usbc_otg.h ****  */
 126:../../../platform/sam/drivers/usbc/usbc_otg.h **** bool otg_dual_enable(void);
 127:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 128:../../../platform/sam/drivers/usbc/usbc_otg.h **** /**
 129:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \brief Uninitialize the dual role
 130:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * This function is implemented in usbc_host.c file.
 131:../../../platform/sam/drivers/usbc/usbc_otg.h ****  */
 132:../../../platform/sam/drivers/usbc/usbc_otg.h **** void otg_dual_disable(void);
 133:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 134:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @name USBC IP properties
 135:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! These macros give access to IP properties
 136:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 137:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 138:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Get IP name part 1 or 2
 139:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_get_ip_name() \
 140:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(((uint64_t)USBC->USBC_UNAME1<<32)|(uint64_t)USBC->USBC_UNAME2)
 141:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_data_memory_barrier()      do { barrier(); } while (0)
 142:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Get IP version
 143:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_get_ip_version()           USBC_RD_BITFIELD(UVERS,VERSION)
 144:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Get maximal number of pipes/endpoints
 145:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_get_max_nbr_endpoints()    USBC_RD_BITFIELD(UFEATURES, EPTNBRMAX)
 146:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_get_max_nbr_pipes()        USBC_RD_BITFIELD(UFEATURES, EPTNBRMAX)
 147:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 148:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @}
 149:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 150:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @name USBC OTG ID pin management
 151:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! The ID pin come from the USB OTG connector (A and B receptable) and
 152:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! allows to select the USB mode host or device.
 153:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! The ID pin can be managed through GPIO or EIC pin.
 154:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! This feature is optional, and it is enabled if USB_ID_PIN or USB_ID_EIC
 155:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! is defined in board.h and CONF_BOARD_USB_ID_DETECT defined in
 156:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! conf_board.h.
 157:../../../platform/sam/drivers/usbc/usbc_otg.h **** //!
 158:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 159:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define OTG_ID_DETECT       (defined(CONF_BOARD_USB_ID_DETECT))
 160:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define OTG_ID_IO           (defined(USB_ID_PIN) && OTG_ID_DETECT)
 161:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define OTG_ID_EIC          (defined(USB_ID_EIC) && OTG_ID_DETECT)
 162:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 163:../../../platform/sam/drivers/usbc/usbc_otg.h **** #if OTG_ID_EIC
 164:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_id_init() \
 165:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_pad_init(USB_ID_EIC_LINE, otg_id_handler, USB_ID_EIC_IRQn, USB_ID_EIC, UHD_USB_INT_LEVEL);
 166:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_id_interrupt_disable() eic_line_disable_interrupt(EIC, USB_ID_EIC_LINE)
 167:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_ack_id_interrupt() \
 168:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	(eic_line_change_config(USB_ID_EIC_LINE, !ioport_get_pin_level(USB_ID_EIC)), \
 169:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_clear_interrupt(EIC, USB_ID_EIC_LINE))
 170:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define Is_pad_id_device()         ioport_get_pin_level(USB_ID_EIC)
 171:../../../platform/sam/drivers/usbc/usbc_otg.h **** #elif OTG_ID_IO
 172:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_id_init() \
 173:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	io_pad_init(USB_ID_PIN, USB_ID_FLAGS, otg_id_handler, UHD_USB_INT_LEVEL);
 174:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_id_interrupt_disable() gpio_disable_pin_interrupt(USB_ID_PIN)
 175:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_ack_id_interrupt()     gpio_clear_pin_interrupt_flag(USB_ID_PIN)
 176:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define Is_pad_id_device()         ioport_get_pin_level(USB_ID_PIN)
 177:../../../platform/sam/drivers/usbc/usbc_otg.h **** #endif
 178:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @}
 179:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 180:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @name USBC Vbus management
 181:../../../platform/sam/drivers/usbc/usbc_otg.h **** //!
 182:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! The VBus line can be monitored through a GPIO pin and
 183:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! a basic resitor voltage divider.
 184:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! This feature is optional, and it is enabled if USB_VBUS_PIN or USB_VBUS_EIC
 185:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! is defined in board.h and CONF_BOARD_USB_VBUS_DETECT defined in
 186:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! conf_board.h.
 187:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 188:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define OTG_VBUS_DETECT     (defined(CONF_BOARD_USB_VBUS_DETECT))
 189:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define OTG_VBUS_IO         (defined(USB_VBUS_PIN) && OTG_VBUS_DETECT)
 190:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define OTG_VBUS_EIC        (defined(USB_VBUS_EIC) && OTG_VBUS_DETECT)
 191:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 192:../../../platform/sam/drivers/usbc/usbc_otg.h **** #if OTG_VBUS_EIC
 193:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_vbus_init(level) \
 194:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_pad_init(USB_VBUS_EIC_LINE, uhd_vbus_handler, USB_VBUS_EIC_IRQn, USB_VBUS_EIC, level);
 195:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_vbus_interrupt_disable() eic_line_disable_interrupt(EIC, USB_VBUS_EIC_LINE)
 196:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_ack_vbus_interrupt() \
 197:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	(eic_line_change_config(USB_VBUS_EIC_LINE, !ioport_get_pin_level(USB_VBUS_EIC)), \
 198:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	eic_line_clear_interrupt(EIC, USB_VBUS_EIC_LINE))
 199:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define Is_pad_vbus_high()           ioport_get_pin_level(USB_VBUS_EIC)
 200:../../../platform/sam/drivers/usbc/usbc_otg.h **** #elif OTG_VBUS_IO
 201:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_vbus_init(level) \
 202:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	io_pad_init(USB_VBUS_PIN, USB_VBUS_FLAGS, uhd_vbus_handler, level);
 203:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_vbus_interrupt_disable() gpio_disable_pin_interrupt(USB_VBUS_PIN)
 204:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define pad_ack_vbus_interrupt()     gpio_clear_pin_interrupt_flag(USB_VBUS_PIN)
 205:../../../platform/sam/drivers/usbc/usbc_otg.h **** # define Is_pad_vbus_high()           ioport_get_pin_level(USB_VBUS_PIN)
 206:../../../platform/sam/drivers/usbc/usbc_otg.h **** #endif
 207:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 208:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Notify USBC that the VBUS on the usb line is powered
 209:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define uhd_vbus_is_on()          USBC_REG_SET(USBSTA,VBUSRQ)
 210:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Notify USBC that the VBUS on the usb line is not powered
 211:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define uhd_vbus_is_off()         USBC_REG_CLR(USBSTA,VBUSRQ)
 212:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 213:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @}
 214:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 215:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @name USBC OTG main management
 216:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! These macros allows to enable/disable pad and USBC hardware
 217:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 218:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_enable()                        USBC_SET_BITS(USBCON,USBE)
 219:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_disable()                       USBC_CLR_BITS(USBCON,USBE)
 220:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 221:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @name USBC mode management
 222:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! The USBC mode device or host must be selected manualy by user
 223:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 224:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_enable_device_mode()             USBC_SET_BITS(USBCON,UIMOD)
 225:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  Is_otg_device_mode_enabled()         USBC_TST_BITS(USBCON,UIMOD)
 226:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_enable_host_mode()               USBC_CLR_BITS(USBCON,UIMOD)
 227:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  Is_otg_host_mode_enabled()           (!Is_otg_device_mode_enabled())
 228:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @}
 229:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 230:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Get the dual-role device state of the internal USB finite state machine
 231:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_get_fsm_drd_state()             USBC_RD_BITFIELD(USBFSM,DRDSTATE)
 232:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 233:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define otg_register_desc_tab(addr) \
 234:../../../platform/sam/drivers/usbc/usbc_otg.h **** 		(Wr_bitfield(USBC->USBC_UDESC, USBC_UDESC_UDESCA_Msk, addr))
 235:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 236:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Check transceiver state
 237:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define Is_otg_suspend()                     USBC_TST_BITS(USBSTA,SUSPEND)
 238:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define Is_otg_transceiver_on()              (!Is_otg_suspend())
 239:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define Is_otg_transceiver_off()             (Is_otg_suspend())
 240:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 241:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! Check USB interface clock usable
 242:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  Is_otg_clock_usable()               USBC_TST_BITS(USBSTA,CLKUSABLE)
 243:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 244:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_freeze_clock()                  USBC_SET_BITS(USBCON,FRZCLK)
 245:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  otg_unfreeze_clock()                USBC_CLR_BITS(USBCON,FRZCLK)
 246:../../../platform/sam/drivers/usbc/usbc_otg.h **** #define  Is_otg_clock_frozen()               USBC_TST_BITS(USBCON,FRZCLK)
 247:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @}
 248:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 249:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @name USBC Power Manager wake-up feature
 250:../../../platform/sam/drivers/usbc/usbc_otg.h **** //! @{
 251:../../../platform/sam/drivers/usbc/usbc_otg.h **** 
 252:../../../platform/sam/drivers/usbc/usbc_otg.h **** /*! \brief Enable one or several asynchronous wake-up source.
 253:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *
 254:../../../platform/sam/drivers/usbc/usbc_otg.h ****  * \param awen_mask Mask of asynchronous wake-up sources (use one of the defines
 255:../../../platform/sam/drivers/usbc/usbc_otg.h ****  *  PM_AWEN_xxxx in the part-specific header file)
 256:../../../platform/sam/drivers/usbc/usbc_otg.h ****  */
 257:../../../platform/sam/drivers/usbc/usbc_otg.h **** __always_inline static void usbc_async_wake_up_enable(void)
 258:../../../platform/sam/drivers/usbc/usbc_otg.h **** {
 259:../../../platform/sam/drivers/usbc/usbc_otg.h **** 	PM->PM_AWEN |= (1U << PM_AWEN_USBC);
 984              	 .loc 7 259 0
 985 036a 364A     	 ldr r2,.L57+4
 986 036c 354B     	 ldr r3,.L57+4
 987 036e D3F88831 	 ldr r3,[r3,#392]
 988 0372 43F00403 	 orr r3,r3,#4
 989 0376 C2F88831 	 str r3,[r2,#392]
 990              	.LBE32:
 991              	.LBE31:
 561:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 562:../../../platform/sam/drivers/usbc/usbc_device.c **** 	/* Always authorize asynchronous USB interrupts to exit of sleep mode
 563:../../../platform/sam/drivers/usbc/usbc_device.c **** 	 * For SAM USB wake up device except BACKUP mode
 564:../../../platform/sam/drivers/usbc/usbc_device.c **** 	 */
 565:../../../platform/sam/drivers/usbc/usbc_device.c **** 	usbc_async_wake_up_enable();
 566:../../../platform/sam/drivers/usbc/usbc_device.c **** 	bpm_enable_fast_wakeup(BPM);
 992              	 .loc 6 566 0
 993 037a 3348     	 ldr r0,.L57+8
 994 037c 334B     	 ldr r3,.L57+12
 995 037e 9847     	 blx r3
 996              	.LVL3:
 567:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 568:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 569:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (OTG_ID_EIC || OTG_ID_IO) && (defined UHD_ENABLE)
 570:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Check that the device mode is selected by ID pin
 571:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!Is_pad_id_device()) {
 572:../../../platform/sam/drivers/usbc/usbc_device.c **** 		cpu_irq_restore(flags);
 573:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // Device is not the current mode
 574:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 575:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 576:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// ID pin not used then enable device mode
 577:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_enable_device_mode();
 997              	 .loc 6 577 0
 998 0380 334A     	 ldr r2,.L57+16
 999 0382 334B     	 ldr r3,.L57+16
 1000 0384 D3F80038 	 ldr r3,[r3,#2048]
 1001 0388 43F08073 	 orr r3,r3,#16777216
 1002 038c C2F80038 	 str r3,[r2,#2048]
 578:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 579:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 580:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Enable USB hardware
 581:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_enable();
 1003              	 .loc 6 581 0
 1004 0390 2F4A     	 ldr r2,.L57+16
 1005 0392 2F4B     	 ldr r3,.L57+16
 1006 0394 D3F80038 	 ldr r3,[r3,#2048]
 1007 0398 43F40043 	 orr r3,r3,#32768
 1008 039c C2F80038 	 str r3,[r2,#2048]
 582:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_unfreeze_clock();
 1009              	 .loc 6 582 0
 1010 03a0 2B4A     	 ldr r2,.L57+16
 1011 03a2 2B4B     	 ldr r3,.L57+16
 1012 03a4 D3F80038 	 ldr r3,[r3,#2048]
 1013 03a8 23F48043 	 bic r3,r3,#16384
 1014 03ac C2F80038 	 str r3,[r2,#2048]
 583:../../../platform/sam/drivers/usbc/usbc_device.c **** 	(void)Is_otg_clock_frozen();
 1015              	 .loc 6 583 0
 1016 03b0 274B     	 ldr r3,.L57+16
 1017 03b2 D3F80038 	 ldr r3,[r3,#2048]
 584:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 585:../../../platform/sam/drivers/usbc/usbc_device.c **** 	memset((uint8_t *) udd_g_ep_table, 0, sizeof(udd_g_ep_table));
 1018              	 .loc 6 585 0
 1019 03b6 8022     	 movs r2,#128
 1020 03b8 0021     	 movs r1,#0
 1021 03ba 2648     	 ldr r0,.L57+20
 1022 03bc 264B     	 ldr r3,.L57+24
 1023 03be 9847     	 blx r3
 1024              	.LVL4:
 586:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_register_desc_tab(udd_g_ep_table);
 1025              	 .loc 6 586 0
 1026 03c0 234B     	 ldr r3,.L57+16
 1027 03c2 D3F83038 	 ldr r3,[r3,#2096]
 1028 03c6 224B     	 ldr r3,.L57+16
 1029 03c8 224A     	 ldr r2,.L57+20
 1030 03ca C3F83028 	 str r2,[r3,#2096]
 1031              	.LBB33:
 587:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 588:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Reset internal variables
 589:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 590:../../../platform/sam/drivers/usbc/usbc_device.c **** 	{
 591:../../../platform/sam/drivers/usbc/usbc_device.c **** 		uint8_t i;
 592:../../../platform/sam/drivers/usbc/usbc_device.c **** 		for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
 1032              	 .loc 6 592 0
 1033 03ce 0023     	 movs r3,#0
 1034 03d0 FB71     	 strb r3,[r7,#7]
 1035 03d2 0FE0     	 b .L55
 1036              	.L56:
 593:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ep_job[i].busy = false;
 1037              	 .loc 6 593 0 discriminator 3
 1038 03d4 FA79     	 ldrb r2,[r7,#7]
 1039 03d6 2149     	 ldr r1,.L57+28
 1040 03d8 1346     	 mov r3,r2
 1041 03da 9B00     	 lsls r3,r3,#2
 1042 03dc 1344     	 add r3,r3,r2
 1043 03de 9B00     	 lsls r3,r3,#2
 1044 03e0 0B44     	 add r3,r3,r1
 1045 03e2 03F11002 	 add r2,r3,#16
 1046 03e6 1378     	 ldrb r3,[r2]
 1047 03e8 6FF30003 	 bfc r3,#0,#1
 1048 03ec 1370     	 strb r3,[r2]
 592:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ep_job[i].busy = false;
 1049              	 .loc 6 592 0 discriminator 3
 1050 03ee FB79     	 ldrb r3,[r7,#7]
 1051 03f0 0133     	 adds r3,r3,#1
 1052 03f2 FB71     	 strb r3,[r7,#7]
 1053              	.L55:
 592:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ep_job[i].busy = false;
 1054              	 .loc 6 592 0 is_stmt 0 discriminator 1
 1055 03f4 FB79     	 ldrb r3,[r7,#7]
 1056 03f6 022B     	 cmp r3,#2
 1057 03f8 ECD9     	 bls .L56
 1058              	.LBE33:
 594:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
 595:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 596:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 597:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 598:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Set the USB speed requested by configuration file
 599:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef USB_DEVICE_LOW_SPEED
 600:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_low_speed_enable();
 601:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 602:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_low_speed_disable();
 1059              	 .loc 6 602 0 is_stmt 1
 1060 03fa 154A     	 ldr r2,.L57+16
 1061 03fc 144B     	 ldr r3,.L57+16
 1062 03fe 1B68     	 ldr r3,[r3]
 1063 0400 23F48053 	 bic r3,r3,#4096
 1064 0404 1360     	 str r3,[r2]
 603:../../../platform/sam/drivers/usbc/usbc_device.c **** #  ifdef USB_DEVICE_HS_SUPPORT
 604:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_high_speed_enable();
 605:../../../platform/sam/drivers/usbc/usbc_device.c **** #  else
 606:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_high_speed_disable();
 1065              	 .loc 6 606 0
 1066 0406 124A     	 ldr r2,.L57+16
 1067 0408 114B     	 ldr r3,.L57+16
 1068 040a 1B68     	 ldr r3,[r3]
 1069 040c 43F44063 	 orr r3,r3,#3072
 1070 0410 1360     	 str r3,[r2]
 607:../../../platform/sam/drivers/usbc/usbc_device.c **** #  endif
 608:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 609:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_freeze_clock();
 1071              	 .loc 6 609 0
 1072 0412 0F4A     	 ldr r2,.L57+16
 1073 0414 0E4B     	 ldr r3,.L57+16
 1074 0416 D3F80038 	 ldr r3,[r3,#2048]
 1075 041a 43F48043 	 orr r3,r3,#16384
 1076 041e C2F80038 	 str r3,[r2,#2048]
 610:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 611:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_NO_SLEEP_MGR
 612:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Initialize the sleep mode authorized for the USB suspend mode
 613:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_b_idle = false;
 1077              	 .loc 6 613 0
 1078 0422 0F4B     	 ldr r3,.L57+32
 1079 0424 0022     	 movs r2,#0
 1080 0426 1A70     	 strb r2,[r3]
 614:../../../platform/sam/drivers/usbc/usbc_device.c **** 	sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_SUSPEND);
 1081              	 .loc 6 614 0
 1082 0428 0620     	 movs r0,#6
 1083 042a FFF787FE 	 bl sleepmgr_lock_mode
 615:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 616:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 617:../../../platform/sam/drivers/usbc/usbc_device.c **** 	/* Enable VBus monitoring */
 618:../../../platform/sam/drivers/usbc/usbc_device.c **** #if OTG_VBUS_EIC || OTG_VBUS_IO
 619:../../../platform/sam/drivers/usbc/usbc_device.c **** 	pad_vbus_init(UDD_USB_INT_LEVEL);
 620:../../../platform/sam/drivers/usbc/usbc_device.c **** 	/* Force Vbus interrupt when Vbus is always high
 621:../../../platform/sam/drivers/usbc/usbc_device.c **** 	 * This is possible due to a short timing between a Host mode stop/start.
 622:../../../platform/sam/drivers/usbc/usbc_device.c **** 	 */
 623:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_pad_vbus_high()) {
 624:../../../platform/sam/drivers/usbc/usbc_device.c **** 		uhd_vbus_handler();
 625:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 626:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 627:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// No VBus detect, assume always high
 628:../../../platform/sam/drivers/usbc/usbc_device.c **** # ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
 629:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_attach();
 1084              	 .loc 6 629 0
 1085 042e FFF7FEFF 	 bl udd_attach
 630:../../../platform/sam/drivers/usbc/usbc_device.c **** # endif
 631:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 632:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 633:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 1086              	 .loc 6 633 0
 1087 0432 3868     	 ldr r0,[r7]
 1088 0434 FFF76BFE 	 bl cpu_irq_restore
 634:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1089              	 .loc 6 634 0
 1090 0438 00BF     	 nop
 1091 043a 0837     	 adds r7,r7,#8
 1092              	.LCFI62:
 1093              	 .cfi_def_cfa_offset 8
 1094 043c BD46     	 mov sp,r7
 1095              	.LCFI63:
 1096              	 .cfi_def_cfa_register 13
 1097              	 
 1098 043e 80BD     	 pop {r7,pc}
 1099              	.L58:
 1100              	 .align 2
 1101              	.L57:
 1102 0440 00000000 	 .word sysclk_enable_usb
 1103 0444 00000E40 	 .word 1074659328
 1104 0448 00000F40 	 .word 1074724864
 1105 044c 00000000 	 .word bpm_enable_fast_wakeup
 1106 0450 00500A40 	 .word 1074417664
 1107 0454 00000000 	 .word udd_g_ep_table
 1108 0458 00000000 	 .word memset
 1109 045c 00000000 	 .word udd_ep_job
 1110 0460 00000000 	 .word udd_b_idle
 1111              	 .cfi_endproc
 1112              	.LFE252:
 1114              	 .align 1
 1115              	 .global udd_disable
 1116              	 .syntax unified
 1117              	 .thumb
 1118              	 .thumb_func
 1119              	 .fpu softvfp
 1121              	udd_disable:
 1122              	.LFB253:
 635:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 636:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 637:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_disable(void)
 638:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1123              	 .loc 6 638 0
 1124              	 .cfi_startproc
 1125              	 
 1126              	 
 1127 0464 80B5     	 push {r7,lr}
 1128              	.LCFI64:
 1129              	 .cfi_def_cfa_offset 8
 1130              	 .cfi_offset 7,-8
 1131              	 .cfi_offset 14,-4
 1132 0466 82B0     	 sub sp,sp,#8
 1133              	.LCFI65:
 1134              	 .cfi_def_cfa_offset 16
 1135 0468 00AF     	 add r7,sp,#0
 1136              	.LCFI66:
 1137              	 .cfi_def_cfa_register 7
 639:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
 640:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 641:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef UHD_ENABLE
 642:../../../platform/sam/drivers/usbc/usbc_device.c **** #  if OTG_ID_IO || OTG_ID_EIC
 643:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!Is_pad_id_device()) {
 644:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // Host mode running, ignore UDD disable
 645:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 646:../../../platform/sam/drivers/usbc/usbc_device.c **** # else
 647:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_otg_host_mode_enabled()) {
 648:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // Host mode running, ignore UDD disable
 649:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 650:../../../platform/sam/drivers/usbc/usbc_device.c **** # endif
 651:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 652:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 1138              	 .loc 6 652 0
 1139 046a FFF725FE 	 bl cpu_irq_save
 1140 046e 7860     	 str r0,[r7,#4]
 653:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_unfreeze_clock();
 1141              	 .loc 6 653 0
 1142 0470 0E4A     	 ldr r2,.L60
 1143 0472 0E4B     	 ldr r3,.L60
 1144 0474 D3F80038 	 ldr r3,[r3,#2048]
 1145 0478 23F48043 	 bic r3,r3,#16384
 1146 047c C2F80038 	 str r3,[r2,#2048]
 654:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_detach();
 1147              	 .loc 6 654 0
 1148 0480 FFF7FEFF 	 bl udd_detach
 655:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_NO_SLEEP_MGR
 656:../../../platform/sam/drivers/usbc/usbc_device.c **** 	sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_SUSPEND);
 1149              	 .loc 6 656 0
 1150 0484 0620     	 movs r0,#6
 1151 0486 FFF771FE 	 bl sleepmgr_unlock_mode
 657:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 658:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 659:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UHD_ENABLE
 660:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_disable();
 1152              	 .loc 6 660 0
 1153 048a 084A     	 ldr r2,.L60
 1154 048c 074B     	 ldr r3,.L60
 1155 048e D3F80038 	 ldr r3,[r3,#2048]
 1156 0492 23F40043 	 bic r3,r3,#32768
 1157 0496 C2F80038 	 str r3,[r2,#2048]
 661:../../../platform/sam/drivers/usbc/usbc_device.c **** 	sysclk_disable_usb();
 1158              	 .loc 6 661 0
 1159 049a 054B     	 ldr r3,.L60+4
 1160 049c 9847     	 blx r3
 1161              	.LVL5:
 662:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Else the USB clock disable is done by UHC which manage USB dual role
 663:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 664:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 1162              	 .loc 6 664 0
 1163 049e 7868     	 ldr r0,[r7,#4]
 1164 04a0 FFF735FE 	 bl cpu_irq_restore
 665:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1165              	 .loc 6 665 0
 1166 04a4 00BF     	 nop
 1167 04a6 0837     	 adds r7,r7,#8
 1168              	.LCFI67:
 1169              	 .cfi_def_cfa_offset 8
 1170 04a8 BD46     	 mov sp,r7
 1171              	.LCFI68:
 1172              	 .cfi_def_cfa_register 13
 1173              	 
 1174 04aa 80BD     	 pop {r7,pc}
 1175              	.L61:
 1176              	 .align 2
 1177              	.L60:
 1178 04ac 00500A40 	 .word 1074417664
 1179 04b0 00000000 	 .word sysclk_disable_usb
 1180              	 .cfi_endproc
 1181              	.LFE253:
 1183              	 .align 1
 1184              	 .global udd_attach
 1185              	 .syntax unified
 1186              	 .thumb
 1187              	 .thumb_func
 1188              	 .fpu softvfp
 1190              	udd_attach:
 1191              	.LFB254:
 666:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 667:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_attach(void)
 668:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1192              	 .loc 6 668 0
 1193              	 .cfi_startproc
 1194              	 
 1195              	 
 1196 04b4 80B5     	 push {r7,lr}
 1197              	.LCFI69:
 1198              	 .cfi_def_cfa_offset 8
 1199              	 .cfi_offset 7,-8
 1200              	 .cfi_offset 14,-4
 1201 04b6 82B0     	 sub sp,sp,#8
 1202              	.LCFI70:
 1203              	 .cfi_def_cfa_offset 16
 1204 04b8 00AF     	 add r7,sp,#0
 1205              	.LCFI71:
 1206              	 .cfi_def_cfa_register 7
 669:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
 670:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 1207              	 .loc 6 670 0
 1208 04ba FFF7FDFD 	 bl cpu_irq_save
 1209 04be 7860     	 str r0,[r7,#4]
 671:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 672:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// At startup the USB bus state is unknown,
 673:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// therefore the state is considered IDLE to not miss any USB event
 674:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_sleep_mode(true);
 1210              	 .loc 6 674 0
 1211 04c0 0120     	 movs r0,#1
 1212 04c2 FFF76BFE 	 bl udd_sleep_mode
 675:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_unfreeze_clock();
 1213              	 .loc 6 675 0
 1214 04c6 1E4A     	 ldr r2,.L64
 1215 04c8 1D4B     	 ldr r3,.L64
 1216 04ca D3F80038 	 ldr r3,[r3,#2048]
 1217 04ce 23F48043 	 bic r3,r3,#16384
 1218 04d2 C2F80038 	 str r3,[r2,#2048]
 676:../../../platform/sam/drivers/usbc/usbc_device.c **** 	while(!Is_otg_clock_usable());
 1219              	 .loc 6 676 0
 1220 04d6 00BF     	 nop
 1221              	.L63:
 1222              	 .loc 6 676 0 is_stmt 0 discriminator 1
 1223 04d8 194B     	 ldr r3,.L64
 1224 04da D3F80438 	 ldr r3,[r3,#2052]
 1225 04de 03F48043 	 and r3,r3,#16384
 1226 04e2 002B     	 cmp r3,#0
 1227 04e4 F8D0     	 beq .L63
 677:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 678:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Authorize attach if Vbus is present
 679:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_attach_device();
 1228              	 .loc 6 679 0 is_stmt 1
 1229 04e6 164A     	 ldr r2,.L64
 1230 04e8 154B     	 ldr r3,.L64
 1231 04ea 1B68     	 ldr r3,[r3]
 1232 04ec 23F48073 	 bic r3,r3,#256
 1233 04f0 1360     	 str r3,[r2]
 680:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 681:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Enable USB line events
 682:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_reset_interrupt();
 1234              	 .loc 6 682 0
 1235 04f2 134B     	 ldr r3,.L64
 1236 04f4 0822     	 movs r2,#8
 1237 04f6 9A61     	 str r2,[r3,#24]
 683:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_suspend_interrupt();
 1238              	 .loc 6 683 0
 1239 04f8 114B     	 ldr r3,.L64
 1240 04fa 0122     	 movs r2,#1
 1241 04fc 9A61     	 str r2,[r3,#24]
 684:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_wake_up_interrupt();
 1242              	 .loc 6 684 0
 1243 04fe 104B     	 ldr r3,.L64
 1244 0500 1022     	 movs r2,#16
 1245 0502 9A61     	 str r2,[r3,#24]
 685:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_sof_interrupt();
 1246              	 .loc 6 685 0
 1247 0504 0E4B     	 ldr r3,.L64
 1248 0506 0422     	 movs r2,#4
 1249 0508 9A61     	 str r2,[r3,#24]
 686:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 687:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Reset following interrupts flag
 688:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_reset();
 1250              	 .loc 6 688 0
 1251 050a 0D4B     	 ldr r3,.L64
 1252 050c 0822     	 movs r2,#8
 1253 050e 9A60     	 str r2,[r3,#8]
 689:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_sof();
 1254              	 .loc 6 689 0
 1255 0510 0B4B     	 ldr r3,.L64
 1256 0512 0422     	 movs r2,#4
 1257 0514 9A60     	 str r2,[r3,#8]
 690:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 691:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// The first suspend interrupt must be forced
 692:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_raise_suspend();
 1258              	 .loc 6 692 0
 1259 0516 0A4B     	 ldr r3,.L64
 1260 0518 0122     	 movs r2,#1
 1261 051a DA60     	 str r2,[r3,#12]
 693:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_wake_up();
 1262              	 .loc 6 693 0
 1263 051c 084B     	 ldr r3,.L64
 1264 051e 1022     	 movs r2,#16
 1265 0520 9A60     	 str r2,[r3,#8]
 694:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_freeze_clock();
 1266              	 .loc 6 694 0
 1267 0522 074A     	 ldr r2,.L64
 1268 0524 064B     	 ldr r3,.L64
 1269 0526 D3F80038 	 ldr r3,[r3,#2048]
 1270 052a 43F48043 	 orr r3,r3,#16384
 1271 052e C2F80038 	 str r3,[r2,#2048]
 695:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 1272              	 .loc 6 695 0
 1273 0532 7868     	 ldr r0,[r7,#4]
 1274 0534 FFF7EBFD 	 bl cpu_irq_restore
 696:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1275              	 .loc 6 696 0
 1276 0538 00BF     	 nop
 1277 053a 0837     	 adds r7,r7,#8
 1278              	.LCFI72:
 1279              	 .cfi_def_cfa_offset 8
 1280 053c BD46     	 mov sp,r7
 1281              	.LCFI73:
 1282              	 .cfi_def_cfa_register 13
 1283              	 
 1284 053e 80BD     	 pop {r7,pc}
 1285              	.L65:
 1286              	 .align 2
 1287              	.L64:
 1288 0540 00500A40 	 .word 1074417664
 1289              	 .cfi_endproc
 1290              	.LFE254:
 1292              	 .align 1
 1293              	 .global udd_detach
 1294              	 .syntax unified
 1295              	 .thumb
 1296              	 .thumb_func
 1297              	 .fpu softvfp
 1299              	udd_detach:
 1300              	.LFB255:
 697:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 698:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 699:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_detach(void)
 700:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1301              	 .loc 6 700 0
 1302              	 .cfi_startproc
 1303              	 
 1304              	 
 1305 0544 80B5     	 push {r7,lr}
 1306              	.LCFI74:
 1307              	 .cfi_def_cfa_offset 8
 1308              	 .cfi_offset 7,-8
 1309              	 .cfi_offset 14,-4
 1310 0546 00AF     	 add r7,sp,#0
 1311              	.LCFI75:
 1312              	 .cfi_def_cfa_register 7
 701:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_unfreeze_clock();
 1313              	 .loc 6 701 0
 1314 0548 0D4A     	 ldr r2,.L67
 1315 054a 0D4B     	 ldr r3,.L67
 1316 054c D3F80038 	 ldr r3,[r3,#2048]
 1317 0550 23F48043 	 bic r3,r3,#16384
 1318 0554 C2F80038 	 str r3,[r2,#2048]
 702:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 703:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Detach device from the bus
 704:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_detach_device();
 1319              	 .loc 6 704 0
 1320 0558 094A     	 ldr r2,.L67
 1321 055a 094B     	 ldr r3,.L67
 1322 055c 1B68     	 ldr r3,[r3]
 1323 055e 43F48073 	 orr r3,r3,#256
 1324 0562 1360     	 str r3,[r2]
 705:../../../platform/sam/drivers/usbc/usbc_device.c **** 	otg_freeze_clock();
 1325              	 .loc 6 705 0
 1326 0564 064A     	 ldr r2,.L67
 1327 0566 064B     	 ldr r3,.L67
 1328 0568 D3F80038 	 ldr r3,[r3,#2048]
 1329 056c 43F48043 	 orr r3,r3,#16384
 1330 0570 C2F80038 	 str r3,[r2,#2048]
 706:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_sleep_mode(false);
 1331              	 .loc 6 706 0
 1332 0574 0020     	 movs r0,#0
 1333 0576 FFF711FE 	 bl udd_sleep_mode
 707:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1334              	 .loc 6 707 0
 1335 057a 00BF     	 nop
 1336 057c 80BD     	 pop {r7,pc}
 1337              	.L68:
 1338 057e 00BF     	 .align 2
 1339              	.L67:
 1340 0580 00500A40 	 .word 1074417664
 1341              	 .cfi_endproc
 1342              	.LFE255:
 1344              	 .align 1
 1345              	 .global udd_is_high_speed
 1346              	 .syntax unified
 1347              	 .thumb
 1348              	 .thumb_func
 1349              	 .fpu softvfp
 1351              	udd_is_high_speed:
 1352              	.LFB256:
 708:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 709:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 710:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_is_high_speed(void)
 711:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1353              	 .loc 6 711 0
 1354              	 .cfi_startproc
 1355              	 
 1356              	 
 1357              	 
 1358 0584 80B4     	 push {r7}
 1359              	.LCFI76:
 1360              	 .cfi_def_cfa_offset 4
 1361              	 .cfi_offset 7,-4
 1362 0586 00AF     	 add r7,sp,#0
 1363              	.LCFI77:
 1364              	 .cfi_def_cfa_register 7
 712:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
 713:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return !Is_udd_full_speed_mode();
 714:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 715:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return false;
 1365              	 .loc 6 715 0
 1366 0588 0023     	 movs r3,#0
 716:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 717:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1367              	 .loc 6 717 0
 1368 058a 1846     	 mov r0,r3
 1369 058c BD46     	 mov sp,r7
 1370              	.LCFI78:
 1371              	 .cfi_def_cfa_register 13
 1372              	 
 1373 058e 80BC     	 pop {r7}
 1374              	.LCFI79:
 1375              	 .cfi_restore 7
 1376              	 .cfi_def_cfa_offset 0
 1377 0590 7047     	 bx lr
 1378              	 .cfi_endproc
 1379              	.LFE256:
 1381              	 .align 1
 1382              	 .global udd_set_address
 1383              	 .syntax unified
 1384              	 .thumb
 1385              	 .thumb_func
 1386              	 .fpu softvfp
 1388              	udd_set_address:
 1389              	.LFB257:
 718:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 719:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 720:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_set_address(uint8_t address)
 721:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1390              	 .loc 6 721 0
 1391              	 .cfi_startproc
 1392              	 
 1393              	 
 1394              	 
 1395 0592 80B4     	 push {r7}
 1396              	.LCFI80:
 1397              	 .cfi_def_cfa_offset 4
 1398              	 .cfi_offset 7,-4
 1399 0594 83B0     	 sub sp,sp,#12
 1400              	.LCFI81:
 1401              	 .cfi_def_cfa_offset 16
 1402 0596 00AF     	 add r7,sp,#0
 1403              	.LCFI82:
 1404              	 .cfi_def_cfa_register 7
 1405 0598 0346     	 mov r3,r0
 1406 059a FB71     	 strb r3,[r7,#7]
 722:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_address();
 1407              	 .loc 6 722 0
 1408 059c 0D4A     	 ldr r2,.L72
 1409 059e 0D4B     	 ldr r3,.L72
 1410 05a0 1B68     	 ldr r3,[r3]
 1411 05a2 23F08003 	 bic r3,r3,#128
 1412 05a6 1360     	 str r3,[r2]
 723:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_configure_address(address);
 1413              	 .loc 6 723 0
 1414 05a8 0A49     	 ldr r1,.L72
 1415 05aa 0A4B     	 ldr r3,.L72
 1416 05ac 1B68     	 ldr r3,[r3]
 1417 05ae 23F07F02 	 bic r2,r3,#127
 1418 05b2 FB79     	 ldrb r3,[r7,#7]
 1419 05b4 03F07F03 	 and r3,r3,#127
 1420 05b8 1343     	 orrs r3,r3,r2
 1421 05ba 0B60     	 str r3,[r1]
 724:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_address();
 1422              	 .loc 6 724 0
 1423 05bc 054A     	 ldr r2,.L72
 1424 05be 054B     	 ldr r3,.L72
 1425 05c0 1B68     	 ldr r3,[r3]
 1426 05c2 43F08003 	 orr r3,r3,#128
 1427 05c6 1360     	 str r3,[r2]
 725:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1428              	 .loc 6 725 0
 1429 05c8 00BF     	 nop
 1430 05ca 0C37     	 adds r7,r7,#12
 1431              	.LCFI83:
 1432              	 .cfi_def_cfa_offset 4
 1433 05cc BD46     	 mov sp,r7
 1434              	.LCFI84:
 1435              	 .cfi_def_cfa_register 13
 1436              	 
 1437 05ce 80BC     	 pop {r7}
 1438              	.LCFI85:
 1439              	 .cfi_restore 7
 1440              	 .cfi_def_cfa_offset 0
 1441 05d0 7047     	 bx lr
 1442              	.L73:
 1443 05d2 00BF     	 .align 2
 1444              	.L72:
 1445 05d4 00500A40 	 .word 1074417664
 1446              	 .cfi_endproc
 1447              	.LFE257:
 1449              	 .align 1
 1450              	 .global udd_getaddress
 1451              	 .syntax unified
 1452              	 .thumb
 1453              	 .thumb_func
 1454              	 .fpu softvfp
 1456              	udd_getaddress:
 1457              	.LFB258:
 726:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 727:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 728:../../../platform/sam/drivers/usbc/usbc_device.c **** uint8_t udd_getaddress(void)
 729:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1458              	 .loc 6 729 0
 1459              	 .cfi_startproc
 1460              	 
 1461              	 
 1462              	 
 1463 05d8 80B4     	 push {r7}
 1464              	.LCFI86:
 1465              	 .cfi_def_cfa_offset 4
 1466              	 .cfi_offset 7,-4
 1467 05da 00AF     	 add r7,sp,#0
 1468              	.LCFI87:
 1469              	 .cfi_def_cfa_register 7
 730:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return udd_get_configured_address();
 1470              	 .loc 6 730 0
 1471 05dc 044B     	 ldr r3,.L76
 1472 05de 1B68     	 ldr r3,[r3]
 1473 05e0 DBB2     	 uxtb r3,r3
 1474 05e2 03F07F03 	 and r3,r3,#127
 1475 05e6 DBB2     	 uxtb r3,r3
 731:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1476              	 .loc 6 731 0
 1477 05e8 1846     	 mov r0,r3
 1478 05ea BD46     	 mov sp,r7
 1479              	.LCFI88:
 1480              	 .cfi_def_cfa_register 13
 1481              	 
 1482 05ec 80BC     	 pop {r7}
 1483              	.LCFI89:
 1484              	 .cfi_restore 7
 1485              	 .cfi_def_cfa_offset 0
 1486 05ee 7047     	 bx lr
 1487              	.L77:
 1488              	 .align 2
 1489              	.L76:
 1490 05f0 00500A40 	 .word 1074417664
 1491              	 .cfi_endproc
 1492              	.LFE258:
 1494              	 .align 1
 1495              	 .global udd_get_frame_number
 1496              	 .syntax unified
 1497              	 .thumb
 1498              	 .thumb_func
 1499              	 .fpu softvfp
 1501              	udd_get_frame_number:
 1502              	.LFB259:
 732:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 733:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 734:../../../platform/sam/drivers/usbc/usbc_device.c **** uint16_t udd_get_frame_number(void)
 735:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1503              	 .loc 6 735 0
 1504              	 .cfi_startproc
 1505              	 
 1506              	 
 1507              	 
 1508 05f4 80B4     	 push {r7}
 1509              	.LCFI90:
 1510              	 .cfi_def_cfa_offset 4
 1511              	 .cfi_offset 7,-4
 1512 05f6 00AF     	 add r7,sp,#0
 1513              	.LCFI91:
 1514              	 .cfi_def_cfa_register 7
 736:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return udd_frame_number();
 1515              	 .loc 6 736 0
 1516 05f8 054B     	 ldr r3,.L80
 1517 05fa 1B6A     	 ldr r3,[r3,#32]
 1518 05fc DB08     	 lsrs r3,r3,#3
 1519 05fe 9BB2     	 uxth r3,r3
 1520 0600 C3F30A03 	 ubfx r3,r3,#0,#11
 1521 0604 9BB2     	 uxth r3,r3
 737:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1522              	 .loc 6 737 0
 1523 0606 1846     	 mov r0,r3
 1524 0608 BD46     	 mov sp,r7
 1525              	.LCFI92:
 1526              	 .cfi_def_cfa_register 13
 1527              	 
 1528 060a 80BC     	 pop {r7}
 1529              	.LCFI93:
 1530              	 .cfi_restore 7
 1531              	 .cfi_def_cfa_offset 0
 1532 060c 7047     	 bx lr
 1533              	.L81:
 1534 060e 00BF     	 .align 2
 1535              	.L80:
 1536 0610 00500A40 	 .word 1074417664
 1537              	 .cfi_endproc
 1538              	.LFE259:
 1540              	 .align 1
 1541              	 .global udd_get_micro_frame_number
 1542              	 .syntax unified
 1543              	 .thumb
 1544              	 .thumb_func
 1545              	 .fpu softvfp
 1547              	udd_get_micro_frame_number:
 1548              	.LFB260:
 738:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 739:../../../platform/sam/drivers/usbc/usbc_device.c **** uint16_t udd_get_micro_frame_number(void)
 740:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1549              	 .loc 6 740 0
 1550              	 .cfi_startproc
 1551              	 
 1552              	 
 1553              	 
 1554 0614 80B4     	 push {r7}
 1555              	.LCFI94:
 1556              	 .cfi_def_cfa_offset 4
 1557              	 .cfi_offset 7,-4
 1558 0616 00AF     	 add r7,sp,#0
 1559              	.LCFI95:
 1560              	 .cfi_def_cfa_register 7
 741:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
 742:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return udd_micro_frame_number();
 743:../../../platform/sam/drivers/usbc/usbc_device.c **** #else
 744:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return 0;
 1561              	 .loc 6 744 0
 1562 0618 0023     	 movs r3,#0
 745:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 746:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1563              	 .loc 6 746 0
 1564 061a 1846     	 mov r0,r3
 1565 061c BD46     	 mov sp,r7
 1566              	.LCFI96:
 1567              	 .cfi_def_cfa_register 13
 1568              	 
 1569 061e 80BC     	 pop {r7}
 1570              	.LCFI97:
 1571              	 .cfi_restore 7
 1572              	 .cfi_def_cfa_offset 0
 1573 0620 7047     	 bx lr
 1574              	 .cfi_endproc
 1575              	.LFE260:
 1577              	 .align 1
 1578              	 .global udd_send_remotewakeup
 1579              	 .syntax unified
 1580              	 .thumb
 1581              	 .thumb_func
 1582              	 .fpu softvfp
 1584              	udd_send_remotewakeup:
 1585              	.LFB261:
 747:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 748:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 749:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_send_remotewakeup(void)
 750:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1586              	 .loc 6 750 0
 1587              	 .cfi_startproc
 1588              	 
 1589              	 
 1590 0622 80B5     	 push {r7,lr}
 1591              	.LCFI98:
 1592              	 .cfi_def_cfa_offset 8
 1593              	 .cfi_offset 7,-8
 1594              	 .cfi_offset 14,-4
 1595 0624 00AF     	 add r7,sp,#0
 1596              	.LCFI99:
 1597              	 .cfi_def_cfa_register 7
 751:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifndef UDD_NO_SLEEP_MGR
 752:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!udd_b_idle)
 1598              	 .loc 6 752 0
 1599 0626 0D4B     	 ldr r3,.L87
 1600 0628 1B78     	 ldrb r3,[r3]
 1601 062a 83F00103 	 eor r3,r3,#1
 1602 062e DBB2     	 uxtb r3,r3
 1603 0630 002B     	 cmp r3,#0
 1604 0632 10D0     	 beq .L86
 753:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 754:../../../platform/sam/drivers/usbc/usbc_device.c **** 	{
 755:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_sleep_mode(true); // Enter in IDLE mode
 1605              	 .loc 6 755 0
 1606 0634 0120     	 movs r0,#1
 1607 0636 FFF7B1FD 	 bl udd_sleep_mode
 756:../../../platform/sam/drivers/usbc/usbc_device.c **** 		otg_unfreeze_clock();
 1608              	 .loc 6 756 0
 1609 063a 094A     	 ldr r2,.L87+4
 1610 063c 084B     	 ldr r3,.L87+4
 1611 063e D3F80038 	 ldr r3,[r3,#2048]
 1612 0642 23F48043 	 bic r3,r3,#16384
 1613 0646 C2F80038 	 str r3,[r2,#2048]
 757:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_initiate_remote_wake_up();
 1614              	 .loc 6 757 0
 1615 064a 054A     	 ldr r2,.L87+4
 1616 064c 044B     	 ldr r3,.L87+4
 1617 064e 1B68     	 ldr r3,[r3]
 1618 0650 43F40073 	 orr r3,r3,#512
 1619 0654 1360     	 str r3,[r2]
 1620              	.L86:
 758:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 759:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1621              	 .loc 6 759 0
 1622 0656 00BF     	 nop
 1623 0658 80BD     	 pop {r7,pc}
 1624              	.L88:
 1625 065a 00BF     	 .align 2
 1626              	.L87:
 1627 065c 00000000 	 .word udd_b_idle
 1628 0660 00500A40 	 .word 1074417664
 1629              	 .cfi_endproc
 1630              	.LFE261:
 1632              	 .align 1
 1633              	 .global udd_set_setup_payload
 1634              	 .syntax unified
 1635              	 .thumb
 1636              	 .thumb_func
 1637              	 .fpu softvfp
 1639              	udd_set_setup_payload:
 1640              	.LFB262:
 760:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 761:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 762:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
 763:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1641              	 .loc 6 763 0
 1642              	 .cfi_startproc
 1643              	 
 1644              	 
 1645              	 
 1646 0664 80B4     	 push {r7}
 1647              	.LCFI100:
 1648              	 .cfi_def_cfa_offset 4
 1649              	 .cfi_offset 7,-4
 1650 0666 83B0     	 sub sp,sp,#12
 1651              	.LCFI101:
 1652              	 .cfi_def_cfa_offset 16
 1653 0668 00AF     	 add r7,sp,#0
 1654              	.LCFI102:
 1655              	 .cfi_def_cfa_register 7
 1656 066a 7860     	 str r0,[r7,#4]
 1657 066c 0B46     	 mov r3,r1
 1658 066e 7B80     	 strh r3,[r7,#2]
 764:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.payload = payload;
 1659              	 .loc 6 764 0
 1660 0670 054A     	 ldr r2,.L90
 1661 0672 7B68     	 ldr r3,[r7,#4]
 1662 0674 9360     	 str r3,[r2,#8]
 765:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.payload_size = payload_size;
 1663              	 .loc 6 765 0
 1664 0676 044A     	 ldr r2,.L90
 1665 0678 7B88     	 ldrh r3,[r7,#2]
 1666 067a 9381     	 strh r3,[r2,#12]
 766:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1667              	 .loc 6 766 0
 1668 067c 00BF     	 nop
 1669 067e 0C37     	 adds r7,r7,#12
 1670              	.LCFI103:
 1671              	 .cfi_def_cfa_offset 4
 1672 0680 BD46     	 mov sp,r7
 1673              	.LCFI104:
 1674              	 .cfi_def_cfa_register 13
 1675              	 
 1676 0682 80BC     	 pop {r7}
 1677              	.LCFI105:
 1678              	 .cfi_restore 7
 1679              	 .cfi_def_cfa_offset 0
 1680 0684 7047     	 bx lr
 1681              	.L91:
 1682 0686 00BF     	 .align 2
 1683              	.L90:
 1684 0688 00000000 	 .word udd_g_ctrlreq
 1685              	 .cfi_endproc
 1686              	.LFE262:
 1688              	 .align 1
 1689              	 .global udd_ep_alloc
 1690              	 .syntax unified
 1691              	 .thumb
 1692              	 .thumb_func
 1693              	 .fpu softvfp
 1695              	udd_ep_alloc:
 1696              	.LFB263:
 767:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 768:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 769:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 770:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
 771:../../../platform/sam/drivers/usbc/usbc_device.c **** 		uint16_t MaxEndpointSize)
 772:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1697              	 .loc 6 772 0
 1698              	 .cfi_startproc
 1699              	 
 1700              	 
 1701              	 
 1702 068c 80B4     	 push {r7}
 1703              	.LCFI106:
 1704              	 .cfi_def_cfa_offset 4
 1705              	 .cfi_offset 7,-4
 1706 068e 85B0     	 sub sp,sp,#20
 1707              	.LCFI107:
 1708              	 .cfi_def_cfa_offset 24
 1709 0690 00AF     	 add r7,sp,#0
 1710              	.LCFI108:
 1711              	 .cfi_def_cfa_register 7
 1712 0692 0346     	 mov r3,r0
 1713 0694 FB71     	 strb r3,[r7,#7]
 1714 0696 0B46     	 mov r3,r1
 1715 0698 BB71     	 strb r3,[r7,#6]
 1716 069a 1346     	 mov r3,r2
 1717 069c BB80     	 strh r3,[r7,#4]
 773:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint8_t ep_addr = ep & USB_EP_ADDR_MASK;
 1718              	 .loc 6 773 0
 1719 069e FB79     	 ldrb r3,[r7,#7]
 1720 06a0 03F00F03 	 and r3,r3,#15
 1721 06a4 FB73     	 strb r3,[r7,#15]
 774:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_endpoint_enabled(ep_addr)) {
 1722              	 .loc 6 774 0
 1723 06a6 2C4B     	 ldr r3,.L102
 1724 06a8 DA69     	 ldr r2,[r3,#28]
 1725 06aa FB7B     	 ldrb r3,[r7,#15]
 1726 06ac 0121     	 movs r1,#1
 1727 06ae 01FA03F3 	 lsl r3,r1,r3
 1728 06b2 1340     	 ands r3,r3,r2
 1729 06b4 002B     	 cmp r3,#0
 1730 06b6 01D0     	 beq .L93
 775:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false;
 1731              	 .loc 6 775 0
 1732 06b8 0023     	 movs r3,#0
 1733 06ba 47E0     	 b .L94
 1734              	.L93:
 776:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 777:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 778:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Check if endpoint size is 8,16,32,64,128,256,512 or 1023
 779:../../../platform/sam/drivers/usbc/usbc_device.c **** 	Assert(MaxEndpointSize < 1024);
 780:../../../platform/sam/drivers/usbc/usbc_device.c **** 	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
 781:../../../platform/sam/drivers/usbc/usbc_device.c **** 	Assert(MaxEndpointSize >= 8);
 782:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 783:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Check endpoint type
 784:../../../platform/sam/drivers/usbc/usbc_device.c **** 	Assert(((bmAttributes & USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS)
 785:../../../platform/sam/drivers/usbc/usbc_device.c **** 		|| ((bmAttributes & USB_EP_TYPE_MASK) == USB_EP_TYPE_BULK)
 786:../../../platform/sam/drivers/usbc/usbc_device.c **** 		|| ((bmAttributes & USB_EP_TYPE_MASK) == USB_EP_TYPE_INTERRUPT));
 787:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 788:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_configure_endpoint(ep_addr, bmAttributes,
 1735              	 .loc 6 788 0
 1736 06bc FB7B     	 ldrb r3,[r7,#15]
 1737 06be 9B00     	 lsls r3,r3,#2
 1738 06c0 264A     	 ldr r2,.L102+4
 1739 06c2 1A44     	 add r2,r2,r3
 1740 06c4 FB7B     	 ldrb r3,[r7,#15]
 1741 06c6 9900     	 lsls r1,r3,#2
 1742 06c8 244B     	 ldr r3,.L102+4
 1743 06ca 0B44     	 add r3,r3,r1
 1744 06cc 1B68     	 ldr r3,[r3]
 1745 06ce 23F4CB53 	 bic r3,r3,#6496
 1746 06d2 23F01403 	 bic r3,r3,#20
 1747 06d6 B979     	 ldrb r1,[r7,#6]
 1748 06d8 C902     	 lsls r1,r1,#11
 1749 06da 01F4C050 	 and r0,r1,#6144
 1750 06de 97F90710 	 ldrsb r1,[r7,#7]
 1751 06e2 0029     	 cmp r1,#0
 1752 06e4 02DA     	 bge .L95
 1753              	 .loc 6 788 0 is_stmt 0 discriminator 1
 1754 06e6 4FF48071 	 mov r1,#256
 1755 06ea 00E0     	 b .L96
 1756              	.L95:
 1757              	 .loc 6 788 0 discriminator 2
 1758 06ec 0021     	 movs r1,#0
 1759              	.L96:
 1760              	 .loc 6 788 0 discriminator 4
 1761 06ee 0843     	 orrs r0,r0,r1
 1762 06f0 B988     	 ldrh r1,[r7,#4]
 1763 06f2 0829     	 cmp r1,#8
 1764 06f4 03D9     	 bls .L97
 1765              	 .loc 6 788 0 discriminator 6
 1766 06f6 B988     	 ldrh r1,[r7,#4]
 1767 06f8 B1F5806F 	 cmp r1,#1024
 1768 06fc 08DA     	 bge .L98
 1769              	.L97:
 1770              	 .loc 6 788 0 discriminator 7
 1771 06fe B988     	 ldrh r1,[r7,#4]
 1772 0700 0829     	 cmp r1,#8
 1773 0702 03D9     	 bls .L99
 1774              	 .loc 6 788 0 discriminator 9
 1775 0704 B988     	 ldrh r1,[r7,#4]
 1776 0706 4900     	 lsls r1,r1,#1
 1777 0708 0139     	 subs r1,r1,#1
 1778 070a 03E0     	 b .L101
 1779              	.L99:
 1780              	 .loc 6 788 0 discriminator 10
 1781 070c 0F21     	 movs r1,#15
 1782 070e 01E0     	 b .L101
 1783              	.L98:
 1784              	 .loc 6 788 0 discriminator 8
 1785 0710 40F2FF71 	 movw r1,#2047
 1786              	.L101:
 1787              	 .loc 6 788 0 discriminator 14
 1788 0714 B1FA81F1 	 clz r1,r1
 1789 0718 C1F11C01 	 rsb r1,r1,#28
 1790 071c 0901     	 lsls r1,r1,#4
 1791 071e 0843     	 orrs r0,r0,r1
 1792 0720 41F67411 	 movw r1,#6516
 1793 0724 0140     	 ands r1,r1,r0
 1794 0726 0B43     	 orrs r3,r3,r1
 1795 0728 1360     	 str r3,[r2]
 789:../../../platform/sam/drivers/usbc/usbc_device.c **** 			((ep & USB_EP_DIR_IN) ? USBC_UECFG0_EPDIR_IN
 790:../../../platform/sam/drivers/usbc/usbc_device.c **** 				: USBC_UECFG0_EPDIR_OUT),
 791:../../../platform/sam/drivers/usbc/usbc_device.c **** 			MaxEndpointSize, USBC_UECFG0_EPBK_SINGLE);
 792:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 793:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_busy_bank0(ep_addr);
 1796              	 .loc 6 793 0 is_stmt 1 discriminator 14
 1797 072a FB7B     	 ldrb r3,[r7,#15]
 1798 072c 9A00     	 lsls r2,r3,#2
 1799 072e 0C4B     	 ldr r3,.L102+8
 1800 0730 1344     	 add r3,r3,r2
 1801 0732 4FF08072 	 mov r2,#16777216
 1802 0736 1A60     	 str r2,[r3]
 794:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_endpoint(ep_addr);
 1803              	 .loc 6 794 0 discriminator 14
 1804 0738 0749     	 ldr r1,.L102
 1805 073a 074B     	 ldr r3,.L102
 1806 073c DA69     	 ldr r2,[r3,#28]
 1807 073e FB7B     	 ldrb r3,[r7,#15]
 1808 0740 0120     	 movs r0,#1
 1809 0742 00FA03F3 	 lsl r3,r0,r3
 1810 0746 1343     	 orrs r3,r3,r2
 1811 0748 CB61     	 str r3,[r1,#28]
 795:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 796:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (defined USB_DISABLE_NYET_FOR_OUT_ENDPOINT)
 797:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Disable the NYET feature for OUT endpoint. Using OUT multipacket, each
 798:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// OUT packet are always NYET.
 799:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!(ep & USB_EP_DIR_IN)) {
 800:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_disable_nyet(ep_addr);
 801:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 802:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 803:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return true;
 1812              	 .loc 6 803 0 discriminator 14
 1813 074a 0123     	 movs r3,#1
 1814              	.L94:
 804:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1815              	 .loc 6 804 0
 1816 074c 1846     	 mov r0,r3
 1817 074e 1437     	 adds r7,r7,#20
 1818              	.LCFI109:
 1819              	 .cfi_def_cfa_offset 4
 1820 0750 BD46     	 mov sp,r7
 1821              	.LCFI110:
 1822              	 .cfi_def_cfa_register 13
 1823              	 
 1824 0752 80BC     	 pop {r7}
 1825              	.LCFI111:
 1826              	 .cfi_restore 7
 1827              	 .cfi_def_cfa_offset 0
 1828 0754 7047     	 bx lr
 1829              	.L103:
 1830 0756 00BF     	 .align 2
 1831              	.L102:
 1832 0758 00500A40 	 .word 1074417664
 1833 075c 00510A40 	 .word 1074417920
 1834 0760 F0510A40 	 .word 1074418160
 1835              	 .cfi_endproc
 1836              	.LFE263:
 1838              	 .align 1
 1839              	 .global udd_ep_free
 1840              	 .syntax unified
 1841              	 .thumb
 1842              	 .thumb_func
 1843              	 .fpu softvfp
 1845              	udd_ep_free:
 1846              	.LFB264:
 805:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 806:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 807:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_ep_free(udd_ep_id_t ep)
 808:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1847              	 .loc 6 808 0
 1848              	 .cfi_startproc
 1849              	 
 1850              	 
 1851 0764 80B5     	 push {r7,lr}
 1852              	.LCFI112:
 1853              	 .cfi_def_cfa_offset 8
 1854              	 .cfi_offset 7,-8
 1855              	 .cfi_offset 14,-4
 1856 0766 82B0     	 sub sp,sp,#8
 1857              	.LCFI113:
 1858              	 .cfi_def_cfa_offset 16
 1859 0768 00AF     	 add r7,sp,#0
 1860              	.LCFI114:
 1861              	 .cfi_def_cfa_register 7
 1862 076a 0346     	 mov r3,r0
 1863 076c FB71     	 strb r3,[r7,#7]
 809:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_abort(ep);
 1864              	 .loc 6 809 0
 1865 076e FB79     	 ldrb r3,[r7,#7]
 1866 0770 1846     	 mov r0,r3
 1867 0772 FFF7FEFF 	 bl udd_ep_abort
 810:../../../platform/sam/drivers/usbc/usbc_device.c **** #if( defined UDC_RAM_ACCESS_ERROR_EVENT )
 811:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if( Is_udd_ram_access_error(ep & 0x7F) ){
 812:../../../platform/sam/drivers/usbc/usbc_device.c **** 		UDC_RAM_ACCESS_ERROR_EVENT();
 813:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 814:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif
 815:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_endpoint(ep & 0x7F);
 1868              	 .loc 6 815 0
 1869 0776 0849     	 ldr r1,.L105
 1870 0778 074B     	 ldr r3,.L105
 1871 077a DA69     	 ldr r2,[r3,#28]
 1872 077c FB79     	 ldrb r3,[r7,#7]
 1873 077e 03F07F03 	 and r3,r3,#127
 1874 0782 0120     	 movs r0,#1
 1875 0784 00FA03F3 	 lsl r3,r0,r3
 1876 0788 DB43     	 mvns r3,r3
 1877 078a 1340     	 ands r3,r3,r2
 1878 078c CB61     	 str r3,[r1,#28]
 816:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1879              	 .loc 6 816 0
 1880 078e 00BF     	 nop
 1881 0790 0837     	 adds r7,r7,#8
 1882              	.LCFI115:
 1883              	 .cfi_def_cfa_offset 8
 1884 0792 BD46     	 mov sp,r7
 1885              	.LCFI116:
 1886              	 .cfi_def_cfa_register 13
 1887              	 
 1888 0794 80BD     	 pop {r7,pc}
 1889              	.L106:
 1890 0796 00BF     	 .align 2
 1891              	.L105:
 1892 0798 00500A40 	 .word 1074417664
 1893              	 .cfi_endproc
 1894              	.LFE264:
 1896              	 .align 1
 1897              	 .global udd_ep_is_halted
 1898              	 .syntax unified
 1899              	 .thumb
 1900              	 .thumb_func
 1901              	 .fpu softvfp
 1903              	udd_ep_is_halted:
 1904              	.LFB265:
 817:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 818:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 819:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_ep_is_halted(udd_ep_id_t ep)
 820:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1905              	 .loc 6 820 0
 1906              	 .cfi_startproc
 1907              	 
 1908              	 
 1909              	 
 1910 079c 80B4     	 push {r7}
 1911              	.LCFI117:
 1912              	 .cfi_def_cfa_offset 4
 1913              	 .cfi_offset 7,-4
 1914 079e 83B0     	 sub sp,sp,#12
 1915              	.LCFI118:
 1916              	 .cfi_def_cfa_offset 16
 1917 07a0 00AF     	 add r7,sp,#0
 1918              	.LCFI119:
 1919              	 .cfi_def_cfa_register 7
 1920 07a2 0346     	 mov r3,r0
 1921 07a4 FB71     	 strb r3,[r7,#7]
 821:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
 1922              	 .loc 6 821 0
 1923 07a6 FB79     	 ldrb r3,[r7,#7]
 1924 07a8 03F00F03 	 and r3,r3,#15
 1925 07ac 9A00     	 lsls r2,r3,#2
 1926 07ae 074B     	 ldr r3,.L109
 1927 07b0 1344     	 add r3,r3,r2
 1928 07b2 1B68     	 ldr r3,[r3]
 1929 07b4 03F40023 	 and r3,r3,#524288
 1930 07b8 002B     	 cmp r3,#0
 1931 07ba 14BF     	 ite ne
 1932 07bc 0123     	 movne r3,#1
 1933 07be 0023     	 moveq r3,#0
 1934 07c0 DBB2     	 uxtb r3,r3
 822:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 1935              	 .loc 6 822 0
 1936 07c2 1846     	 mov r0,r3
 1937 07c4 0C37     	 adds r7,r7,#12
 1938              	.LCFI120:
 1939              	 .cfi_def_cfa_offset 4
 1940 07c6 BD46     	 mov sp,r7
 1941              	.LCFI121:
 1942              	 .cfi_def_cfa_register 13
 1943              	 
 1944 07c8 80BC     	 pop {r7}
 1945              	.LCFI122:
 1946              	 .cfi_restore 7
 1947              	 .cfi_def_cfa_offset 0
 1948 07ca 7047     	 bx lr
 1949              	.L110:
 1950              	 .align 2
 1951              	.L109:
 1952 07cc C0510A40 	 .word 1074418112
 1953              	 .cfi_endproc
 1954              	.LFE265:
 1956              	 .align 1
 1957              	 .global udd_ep_set_halt
 1958              	 .syntax unified
 1959              	 .thumb
 1960              	 .thumb_func
 1961              	 .fpu softvfp
 1963              	udd_ep_set_halt:
 1964              	.LFB266:
 823:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 824:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 825:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_ep_set_halt(udd_ep_id_t ep)
 826:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 1965              	 .loc 6 826 0
 1966              	 .cfi_startproc
 1967              	 
 1968              	 
 1969 07d0 80B5     	 push {r7,lr}
 1970              	.LCFI123:
 1971              	 .cfi_def_cfa_offset 8
 1972              	 .cfi_offset 7,-8
 1973              	 .cfi_offset 14,-4
 1974 07d2 84B0     	 sub sp,sp,#16
 1975              	.LCFI124:
 1976              	 .cfi_def_cfa_offset 24
 1977 07d4 00AF     	 add r7,sp,#0
 1978              	.LCFI125:
 1979              	 .cfi_def_cfa_register 7
 1980 07d6 0346     	 mov r3,r0
 1981 07d8 FB71     	 strb r3,[r7,#7]
 827:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
 1982              	 .loc 6 827 0
 1983 07da FB79     	 ldrb r3,[r7,#7]
 1984 07dc 03F00F03 	 and r3,r3,#15
 1985 07e0 FB73     	 strb r3,[r7,#15]
 828:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 829:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (USB_DEVICE_MAX_EP < ep_index) {
 1986              	 .loc 6 829 0
 1987 07e2 FB7B     	 ldrb r3,[r7,#15]
 1988 07e4 032B     	 cmp r3,#3
 1989 07e6 01D9     	 bls .L112
 830:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false;
 1990              	 .loc 6 830 0
 1991 07e8 0023     	 movs r3,#0
 1992 07ea 0BE0     	 b .L113
 1993              	.L112:
 831:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 832:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 833:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Stall endpoint
 834:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_stall_handshake(ep_index);
 1994              	 .loc 6 834 0
 1995 07ec FB7B     	 ldrb r3,[r7,#15]
 1996 07ee 9A00     	 lsls r2,r3,#2
 1997 07f0 064B     	 ldr r3,.L114
 1998 07f2 1344     	 add r3,r3,r2
 1999 07f4 4FF40022 	 mov r2,#524288
 2000 07f8 1A60     	 str r2,[r3]
 835:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_abort(ep);
 2001              	 .loc 6 835 0
 2002 07fa FB79     	 ldrb r3,[r7,#7]
 2003 07fc 1846     	 mov r0,r3
 2004 07fe FFF7FEFF 	 bl udd_ep_abort
 836:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return true;
 2005              	 .loc 6 836 0
 2006 0802 0123     	 movs r3,#1
 2007              	.L113:
 837:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2008              	 .loc 6 837 0
 2009 0804 1846     	 mov r0,r3
 2010 0806 1037     	 adds r7,r7,#16
 2011              	.LCFI126:
 2012              	 .cfi_def_cfa_offset 8
 2013 0808 BD46     	 mov sp,r7
 2014              	.LCFI127:
 2015              	 .cfi_def_cfa_register 13
 2016              	 
 2017 080a 80BD     	 pop {r7,pc}
 2018              	.L115:
 2019              	 .align 2
 2020              	.L114:
 2021 080c F0510A40 	 .word 1074418160
 2022              	 .cfi_endproc
 2023              	.LFE266:
 2025              	 .align 1
 2026              	 .global udd_ep_clear_halt
 2027              	 .syntax unified
 2028              	 .thumb
 2029              	 .thumb_func
 2030              	 .fpu softvfp
 2032              	udd_ep_clear_halt:
 2033              	.LFB267:
 838:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 839:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 840:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_ep_clear_halt(udd_ep_id_t ep)
 841:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2034              	 .loc 6 841 0
 2035              	 .cfi_startproc
 2036              	 
 2037              	 
 2038 0810 80B5     	 push {r7,lr}
 2039              	.LCFI128:
 2040              	 .cfi_def_cfa_offset 8
 2041              	 .cfi_offset 7,-8
 2042              	 .cfi_offset 14,-4
 2043 0812 84B0     	 sub sp,sp,#16
 2044              	.LCFI129:
 2045              	 .cfi_def_cfa_offset 24
 2046 0814 00AF     	 add r7,sp,#0
 2047              	.LCFI130:
 2048              	 .cfi_def_cfa_register 7
 2049 0816 0346     	 mov r3,r0
 2050 0818 FB71     	 strb r3,[r7,#7]
 842:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_job_t *ptr_job;
 843:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 844:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ep &= USB_EP_ADDR_MASK;
 2051              	 .loc 6 844 0
 2052 081a FB79     	 ldrb r3,[r7,#7]
 2053 081c 03F00F03 	 and r3,r3,#15
 2054 0820 FB71     	 strb r3,[r7,#7]
 845:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (USB_DEVICE_MAX_EP < ep) {
 2055              	 .loc 6 845 0
 2056 0822 FB79     	 ldrb r3,[r7,#7]
 2057 0824 032B     	 cmp r3,#3
 2058 0826 01D9     	 bls .L117
 846:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false;
 2059              	 .loc 6 846 0
 2060 0828 0023     	 movs r3,#0
 2061 082a 3EE0     	 b .L118
 2062              	.L117:
 847:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 848:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 2063              	 .loc 6 848 0
 2064 082c FB79     	 ldrb r3,[r7,#7]
 2065 082e 5A1E     	 subs r2,r3,#1
 2066 0830 1346     	 mov r3,r2
 2067 0832 9B00     	 lsls r3,r3,#2
 2068 0834 1344     	 add r3,r3,r2
 2069 0836 9B00     	 lsls r3,r3,#2
 2070 0838 1E4A     	 ldr r2,.L121
 2071 083a 1344     	 add r3,r3,r2
 2072 083c FB60     	 str r3,[r7,#12]
 849:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 850:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_endpoint_stall_requested(ep)) {
 2073              	 .loc 6 850 0
 2074 083e FB79     	 ldrb r3,[r7,#7]
 2075 0840 9A00     	 lsls r2,r3,#2
 2076 0842 1D4B     	 ldr r3,.L121+4
 2077 0844 1344     	 add r3,r3,r2
 2078 0846 1B68     	 ldr r3,[r3]
 2079 0848 03F40023 	 and r3,r3,#524288
 2080 084c 002B     	 cmp r3,#0
 2081 084e 2BD0     	 beq .L119
 851:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Remove stall request
 852:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_disable_stall_handshake(ep);
 2082              	 .loc 6 852 0
 2083 0850 FB79     	 ldrb r3,[r7,#7]
 2084 0852 9A00     	 lsls r2,r3,#2
 2085 0854 194B     	 ldr r3,.L121+8
 2086 0856 1344     	 add r3,r3,r2
 2087 0858 4FF40022 	 mov r2,#524288
 2088 085c 1A60     	 str r2,[r3]
 853:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (Is_udd_stall(ep)) {
 2089              	 .loc 6 853 0
 2090 085e FB79     	 ldrb r3,[r7,#7]
 2091 0860 9A00     	 lsls r2,r3,#2
 2092 0862 174B     	 ldr r3,.L121+12
 2093 0864 1344     	 add r3,r3,r2
 2094 0866 1B68     	 ldr r3,[r3]
 2095 0868 03F04003 	 and r3,r3,#64
 2096 086c 002B     	 cmp r3,#0
 2097 086e 0CD0     	 beq .L120
 854:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ack_stall(ep);
 2098              	 .loc 6 854 0
 2099 0870 FB79     	 ldrb r3,[r7,#7]
 2100 0872 9A00     	 lsls r2,r3,#2
 2101 0874 134B     	 ldr r3,.L121+16
 2102 0876 1344     	 add r3,r3,r2
 2103 0878 4022     	 movs r2,#64
 2104 087a 1A60     	 str r2,[r3]
 855:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// The Stall has occurred, then reset data toggle
 856:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_reset_data_toggle(ep);
 2105              	 .loc 6 856 0
 2106 087c FB79     	 ldrb r3,[r7,#7]
 2107 087e 9A00     	 lsls r2,r3,#2
 2108 0880 114B     	 ldr r3,.L121+20
 2109 0882 1344     	 add r3,r3,r2
 2110 0884 4FF48022 	 mov r2,#262144
 2111 0888 1A60     	 str r2,[r3]
 2112              	.L120:
 857:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
 858:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 859:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// If a job is register on clear halt action
 860:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// then execute callback
 861:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (ptr_job->busy == true) {
 2113              	 .loc 6 861 0
 2114 088a FB68     	 ldr r3,[r7,#12]
 2115 088c 1B7C     	 ldrb r3,[r3,#16]
 2116 088e 03F00103 	 and r3,r3,#1
 2117 0892 DBB2     	 uxtb r3,r3
 2118 0894 002B     	 cmp r3,#0
 2119 0896 07D0     	 beq .L119
 862:../../../platform/sam/drivers/usbc/usbc_device.c **** 			ptr_job->busy = false;
 2120              	 .loc 6 862 0
 2121 0898 FA68     	 ldr r2,[r7,#12]
 2122 089a 137C     	 ldrb r3,[r2,#16]
 2123 089c 6FF30003 	 bfc r3,#0,#1
 2124 08a0 1374     	 strb r3,[r2,#16]
 863:../../../platform/sam/drivers/usbc/usbc_device.c **** 			ptr_job->call_nohalt();
 2125              	 .loc 6 863 0
 2126 08a2 FB68     	 ldr r3,[r7,#12]
 2127 08a4 1B68     	 ldr r3,[r3]
 2128 08a6 9847     	 blx r3
 2129              	.LVL6:
 2130              	.L119:
 864:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
 865:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 866:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return true;
 2131              	 .loc 6 866 0
 2132 08a8 0123     	 movs r3,#1
 2133              	.L118:
 867:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2134              	 .loc 6 867 0
 2135 08aa 1846     	 mov r0,r3
 2136 08ac 1037     	 adds r7,r7,#16
 2137              	.LCFI131:
 2138              	 .cfi_def_cfa_offset 8
 2139 08ae BD46     	 mov sp,r7
 2140              	.LCFI132:
 2141              	 .cfi_def_cfa_register 13
 2142              	 
 2143 08b0 80BD     	 pop {r7,pc}
 2144              	.L122:
 2145 08b2 00BF     	 .align 2
 2146              	.L121:
 2147 08b4 00000000 	 .word udd_ep_job
 2148 08b8 C0510A40 	 .word 1074418112
 2149 08bc 20520A40 	 .word 1074418208
 2150 08c0 30510A40 	 .word 1074417968
 2151 08c4 60510A40 	 .word 1074418016
 2152 08c8 F0510A40 	 .word 1074418160
 2153              	 .cfi_endproc
 2154              	.LFE267:
 2156              	 .align 1
 2157              	 .global udd_ep_run
 2158              	 .syntax unified
 2159              	 .thumb
 2160              	 .thumb_func
 2161              	 .fpu softvfp
 2163              	udd_ep_run:
 2164              	.LFB268:
 868:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 869:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 870:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
 871:../../../platform/sam/drivers/usbc/usbc_device.c **** 		uint8_t * buf, iram_size_t buf_size,
 872:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_callback_trans_t callback)
 873:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2165              	 .loc 6 873 0
 2166              	 .cfi_startproc
 2167              	 
 2168              	 
 2169 08cc 80B5     	 push {r7,lr}
 2170              	.LCFI133:
 2171              	 .cfi_def_cfa_offset 8
 2172              	 .cfi_offset 7,-8
 2173              	 .cfi_offset 14,-4
 2174 08ce 88B0     	 sub sp,sp,#32
 2175              	.LCFI134:
 2176              	 .cfi_def_cfa_offset 40
 2177 08d0 00AF     	 add r7,sp,#0
 2178              	.LCFI135:
 2179              	 .cfi_def_cfa_register 7
 2180 08d2 BA60     	 str r2,[r7,#8]
 2181 08d4 7B60     	 str r3,[r7,#4]
 2182 08d6 0346     	 mov r3,r0
 2183 08d8 FB73     	 strb r3,[r7,#15]
 2184 08da 0B46     	 mov r3,r1
 2185 08dc BB73     	 strb r3,[r7,#14]
 874:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_id_t ep_num;
 875:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_job_t *ptr_job;
 876:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
 877:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 878:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ep_num = ep & USB_EP_ADDR_MASK;
 2186              	 .loc 6 878 0
 2187 08de FB7B     	 ldrb r3,[r7,#15]
 2188 08e0 03F00F03 	 and r3,r3,#15
 2189 08e4 FB77     	 strb r3,[r7,#31]
 879:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (USB_DEVICE_MAX_EP < ep_num) {
 2190              	 .loc 6 879 0
 2191 08e6 FB7F     	 ldrb r3,[r7,#31]
 2192 08e8 032B     	 cmp r3,#3
 2193 08ea 01D9     	 bls .L124
 880:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false;
 2194              	 .loc 6 880 0
 2195 08ec 0023     	 movs r3,#0
 2196 08ee 8AE0     	 b .L125
 2197              	.L124:
 881:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 882:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if ((!Is_udd_endpoint_enabled(ep_num))
 2198              	 .loc 6 882 0
 2199 08f0 474B     	 ldr r3,.L130
 2200 08f2 DA69     	 ldr r2,[r3,#28]
 2201 08f4 FB7F     	 ldrb r3,[r7,#31]
 2202 08f6 0121     	 movs r1,#1
 2203 08f8 01FA03F3 	 lsl r3,r1,r3
 2204 08fc 1340     	 ands r3,r3,r2
 2205 08fe 002B     	 cmp r3,#0
 2206 0900 08D0     	 beq .L126
 883:../../../platform/sam/drivers/usbc/usbc_device.c **** 			|| Is_udd_endpoint_stall_requested(ep_num)) {
 2207              	 .loc 6 883 0
 2208 0902 FB7F     	 ldrb r3,[r7,#31]
 2209 0904 9A00     	 lsls r2,r3,#2
 2210 0906 434B     	 ldr r3,.L130+4
 2211 0908 1344     	 add r3,r3,r2
 2212 090a 1B68     	 ldr r3,[r3]
 2213 090c 03F40023 	 and r3,r3,#524288
 2214 0910 002B     	 cmp r3,#0
 2215 0912 01D0     	 beq .L127
 2216              	.L126:
 884:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false; // Endpoint is halted
 2217              	 .loc 6 884 0
 2218 0914 0023     	 movs r3,#0
 2219 0916 76E0     	 b .L125
 2220              	.L127:
 885:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 886:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 887:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Get job about endpoint
 888:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job = &udd_ep_job[ep_num - 1];
 2221              	 .loc 6 888 0
 2222 0918 FB7F     	 ldrb r3,[r7,#31]
 2223 091a 5A1E     	 subs r2,r3,#1
 2224 091c 1346     	 mov r3,r2
 2225 091e 9B00     	 lsls r3,r3,#2
 2226 0920 1344     	 add r3,r3,r2
 2227 0922 9B00     	 lsls r3,r3,#2
 2228 0924 3C4A     	 ldr r2,.L130+8
 2229 0926 1344     	 add r3,r3,r2
 2230 0928 BB61     	 str r3,[r7,#24]
 889:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 890:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 2231              	 .loc 6 890 0
 2232 092a FFF7C5FB 	 bl cpu_irq_save
 2233 092e 7861     	 str r0,[r7,#20]
 891:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (ptr_job->busy == true) {
 2234              	 .loc 6 891 0
 2235 0930 BB69     	 ldr r3,[r7,#24]
 2236 0932 1B7C     	 ldrb r3,[r3,#16]
 2237 0934 03F00103 	 and r3,r3,#1
 2238 0938 DBB2     	 uxtb r3,r3
 2239 093a 002B     	 cmp r3,#0
 2240 093c 04D0     	 beq .L128
 892:../../../platform/sam/drivers/usbc/usbc_device.c **** 		cpu_irq_restore(flags);
 2241              	 .loc 6 892 0
 2242 093e 7869     	 ldr r0,[r7,#20]
 2243 0940 FFF7E5FB 	 bl cpu_irq_restore
 893:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false; // Job already on going
 2244              	 .loc 6 893 0
 2245 0944 0023     	 movs r3,#0
 2246 0946 5EE0     	 b .L125
 2247              	.L128:
 894:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 895:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->busy = true;
 2248              	 .loc 6 895 0
 2249 0948 BA69     	 ldr r2,[r7,#24]
 2250 094a 137C     	 ldrb r3,[r2,#16]
 2251 094c 43F00103 	 orr r3,r3,#1
 2252 0950 1374     	 strb r3,[r2,#16]
 896:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 2253              	 .loc 6 896 0
 2254 0952 7869     	 ldr r0,[r7,#20]
 2255 0954 FFF7DBFB 	 bl cpu_irq_restore
 897:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 898:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// No job running. Let's setup a new one.
 899:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//
 900:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->buf = buf;
 2256              	 .loc 6 900 0
 2257 0958 BB69     	 ldr r3,[r7,#24]
 2258 095a BA68     	 ldr r2,[r7,#8]
 2259 095c 5A60     	 str r2,[r3,#4]
 901:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->buf_size = buf_size;
 2260              	 .loc 6 901 0
 2261 095e BB69     	 ldr r3,[r7,#24]
 2262 0960 7A68     	 ldr r2,[r7,#4]
 2263 0962 9A60     	 str r2,[r3,#8]
 902:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->nb_trans = 0;
 2264              	 .loc 6 902 0
 2265 0964 BB69     	 ldr r3,[r7,#24]
 2266 0966 0022     	 movs r2,#0
 2267 0968 DA60     	 str r2,[r3,#12]
 903:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->call_trans = callback;
 2268              	 .loc 6 903 0
 2269 096a BB69     	 ldr r3,[r7,#24]
 2270 096c BA6A     	 ldr r2,[r7,#40]
 2271 096e 1A60     	 str r2,[r3]
 904:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->b_shortpacket = b_shortpacket;
 2272              	 .loc 6 904 0
 2273 0970 BA69     	 ldr r2,[r7,#24]
 2274 0972 137C     	 ldrb r3,[r2,#16]
 2275 0974 B97B     	 ldrb r1,[r7,#14]
 2276 0976 61F34103 	 bfi r3,r1,#1,#1
 2277 097a 1374     	 strb r3,[r2,#16]
 905:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->b_use_out_cache_buffer = false;
 2278              	 .loc 6 905 0
 2279 097c BA69     	 ldr r2,[r7,#24]
 2280 097e 137C     	 ldrb r3,[r2,#16]
 2281 0980 6FF38203 	 bfc r3,#2,#1
 2282 0984 1374     	 strb r3,[r2,#16]
 906:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 907:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if ( (USB_EP_DIR_IN != (ep & USB_EP_DIR_IN))
 2283              	 .loc 6 907 0
 2284 0986 97F90F30 	 ldrsb r3,[r7,#15]
 2285 098a 002B     	 cmp r3,#0
 2286 098c 24DB     	 blt .L129
 908:../../../platform/sam/drivers/usbc/usbc_device.c **** 	&& (USBC_UECFG0_EPTYPE_ISOCHRONOUS == udd_get_endpoint_type(ep_num))
 2287              	 .loc 6 908 0
 2288 098e FB7F     	 ldrb r3,[r7,#31]
 2289 0990 9A00     	 lsls r2,r3,#2
 2290 0992 224B     	 ldr r3,.L130+12
 2291 0994 1344     	 add r3,r3,r2
 2292 0996 1B68     	 ldr r3,[r3]
 2293 0998 03F4C053 	 and r3,r3,#6144
 2294 099c B3F5006F 	 cmp r3,#2048
 2295 09a0 1AD1     	 bne .L129
 909:../../../platform/sam/drivers/usbc/usbc_device.c **** 	&& (0 != (buf_size % udd_get_endpoint_size(ep_num)))) {
 2296              	 .loc 6 909 0
 2297 09a2 FB7F     	 ldrb r3,[r7,#31]
 2298 09a4 9A00     	 lsls r2,r3,#2
 2299 09a6 1D4B     	 ldr r3,.L130+12
 2300 09a8 1344     	 add r3,r3,r2
 2301 09aa 1B68     	 ldr r3,[r3]
 2302 09ac 1B09     	 lsrs r3,r3,#4
 2303 09ae 03F00703 	 and r3,r3,#7
 2304 09b2 0822     	 movs r2,#8
 2305 09b4 02FA03F3 	 lsl r3,r2,r3
 2306 09b8 1A46     	 mov r2,r3
 2307 09ba 7B68     	 ldr r3,[r7,#4]
 2308 09bc B3FBF2F1 	 udiv r1,r3,r2
 2309 09c0 02FB01F2 	 mul r2,r2,r1
 2310 09c4 9B1A     	 subs r3,r3,r2
 2311 09c6 002B     	 cmp r3,#0
 2312 09c8 06D0     	 beq .L129
 910:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// The user must use a buffer size modulo endpoint size
 911:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// for an isochronous IN endpoint
 912:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->busy = false;
 2313              	 .loc 6 912 0
 2314 09ca BA69     	 ldr r2,[r7,#24]
 2315 09cc 137C     	 ldrb r3,[r2,#16]
 2316 09ce 6FF30003 	 bfc r3,#0,#1
 2317 09d2 1374     	 strb r3,[r2,#16]
 913:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false;
 2318              	 .loc 6 913 0
 2319 09d4 0023     	 movs r3,#0
 2320 09d6 16E0     	 b .L125
 2321              	.L129:
 914:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 915:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 916:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("(run%x,%dB) ", ep, buf_size);
 917:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 918:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Initialize value to simulate a empty transfer
 919:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_rst_buf0_ctn(ep_num);
 2322              	 .loc 6 919 0
 2323 09d8 FB7F     	 ldrb r3,[r7,#31]
 2324 09da 5B00     	 lsls r3,r3,#1
 2325 09dc 104A     	 ldr r2,.L130+16
 2326 09de 1B01     	 lsls r3,r3,#4
 2327 09e0 1A44     	 add r2,r2,r3
 2328 09e2 5368     	 ldr r3,[r2,#4]
 2329 09e4 6FF30E03 	 bfc r3,#0,#15
 2330 09e8 5360     	 str r3,[r2,#4]
 920:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_rst_buf0_size(ep_num);
 2331              	 .loc 6 920 0
 2332 09ea FB7F     	 ldrb r3,[r7,#31]
 2333 09ec 5B00     	 lsls r3,r3,#1
 2334 09ee 0C4A     	 ldr r2,.L130+16
 2335 09f0 1B01     	 lsls r3,r3,#4
 2336 09f2 1A44     	 add r2,r2,r3
 2337 09f4 5368     	 ldr r3,[r2,#4]
 2338 09f6 6FF31E43 	 bfc r3,#16,#15
 2339 09fa 5360     	 str r3,[r2,#4]
 921:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 922:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Request next transfer
 923:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_trans_done(ep);
 2340              	 .loc 6 923 0
 2341 09fc FB7B     	 ldrb r3,[r7,#15]
 2342 09fe 1846     	 mov r0,r3
 2343 0a00 00F0F4FB 	 bl udd_ep_trans_done
 924:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return true;
 2344              	 .loc 6 924 0
 2345 0a04 0123     	 movs r3,#1
 2346              	.L125:
 925:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2347              	 .loc 6 925 0
 2348 0a06 1846     	 mov r0,r3
 2349 0a08 2037     	 adds r7,r7,#32
 2350              	.LCFI136:
 2351              	 .cfi_def_cfa_offset 8
 2352 0a0a BD46     	 mov sp,r7
 2353              	.LCFI137:
 2354              	 .cfi_def_cfa_register 13
 2355              	 
 2356 0a0c 80BD     	 pop {r7,pc}
 2357              	.L131:
 2358 0a0e 00BF     	 .align 2
 2359              	.L130:
 2360 0a10 00500A40 	 .word 1074417664
 2361 0a14 C0510A40 	 .word 1074418112
 2362 0a18 00000000 	 .word udd_ep_job
 2363 0a1c 00510A40 	 .word 1074417920
 2364 0a20 00000000 	 .word udd_g_ep_table
 2365              	 .cfi_endproc
 2366              	.LFE268:
 2368              	 .align 1
 2369              	 .global udd_ep_abort
 2370              	 .syntax unified
 2371              	 .thumb
 2372              	 .thumb_func
 2373              	 .fpu softvfp
 2375              	udd_ep_abort:
 2376              	.LFB269:
 926:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 927:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 928:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_ep_abort(udd_ep_id_t ep)
 929:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2377              	 .loc 6 929 0
 2378              	 .cfi_startproc
 2379              	 
 2380              	 
 2381 0a24 80B5     	 push {r7,lr}
 2382              	.LCFI138:
 2383              	 .cfi_def_cfa_offset 8
 2384              	 .cfi_offset 7,-8
 2385              	 .cfi_offset 14,-4
 2386 0a26 84B0     	 sub sp,sp,#16
 2387              	.LCFI139:
 2388              	 .cfi_def_cfa_offset 24
 2389 0a28 00AF     	 add r7,sp,#0
 2390              	.LCFI140:
 2391              	 .cfi_def_cfa_register 7
 2392 0a2a 0346     	 mov r3,r0
 2393 0a2c FB71     	 strb r3,[r7,#7]
 930:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
 931:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_job_t *ptr_job;
 932:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 933:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ep &= USB_EP_ADDR_MASK;
 2394              	 .loc 6 933 0
 2395 0a2e FB79     	 ldrb r3,[r7,#7]
 2396 0a30 03F00F03 	 and r3,r3,#15
 2397 0a34 FB71     	 strb r3,[r7,#7]
 934:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 935:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Disable interrupt of endpoint
 936:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 2398              	 .loc 6 936 0
 2399 0a36 FFF73FFB 	 bl cpu_irq_save
 2400 0a3a F860     	 str r0,[r7,#12]
 937:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_endpoint_interrupt(ep);
 2401              	 .loc 6 937 0
 2402 0a3c 214A     	 ldr r2,.L137
 2403 0a3e FB79     	 ldrb r3,[r7,#7]
 2404 0a40 4FF48051 	 mov r1,#4096
 2405 0a44 01FA03F3 	 lsl r3,r1,r3
 2406 0a48 5361     	 str r3,[r2,#20]
 938:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 2407              	 .loc 6 938 0
 2408 0a4a F868     	 ldr r0,[r7,#12]
 2409 0a4c FFF75FFB 	 bl cpu_irq_restore
 939:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 940:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Stop transfer
 941:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_busy_bank0(ep);
 2410              	 .loc 6 941 0
 2411 0a50 FB79     	 ldrb r3,[r7,#7]
 2412 0a52 9A00     	 lsls r2,r3,#2
 2413 0a54 1C4B     	 ldr r3,.L137+4
 2414 0a56 1344     	 add r3,r3,r2
 2415 0a58 4FF08072 	 mov r2,#16777216
 2416 0a5c 1A60     	 str r2,[r3]
 942:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 943:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Job complete then call callback
 944:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 2417              	 .loc 6 944 0
 2418 0a5e FB79     	 ldrb r3,[r7,#7]
 2419 0a60 5A1E     	 subs r2,r3,#1
 2420 0a62 1346     	 mov r3,r2
 2421 0a64 9B00     	 lsls r3,r3,#2
 2422 0a66 1344     	 add r3,r3,r2
 2423 0a68 9B00     	 lsls r3,r3,#2
 2424 0a6a 184A     	 ldr r2,.L137+8
 2425 0a6c 1344     	 add r3,r3,r2
 2426 0a6e BB60     	 str r3,[r7,#8]
 945:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!ptr_job->busy) {
 2427              	 .loc 6 945 0
 2428 0a70 BB68     	 ldr r3,[r7,#8]
 2429 0a72 1B7C     	 ldrb r3,[r3,#16]
 2430 0a74 03F00103 	 and r3,r3,#1
 2431 0a78 DBB2     	 uxtb r3,r3
 2432 0a7a 002B     	 cmp r3,#0
 2433 0a7c 1DD0     	 beq .L136
 946:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return;
 947:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 948:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("abort%x ", ep);
 949:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->busy = false;
 2434              	 .loc 6 949 0
 2435 0a7e BA68     	 ldr r2,[r7,#8]
 2436 0a80 137C     	 ldrb r3,[r2,#16]
 2437 0a82 6FF30003 	 bfc r3,#0,#1
 2438 0a86 1374     	 strb r3,[r2,#16]
 950:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (NULL != ptr_job->call_trans) {
 2439              	 .loc 6 950 0
 2440 0a88 BB68     	 ldr r3,[r7,#8]
 2441 0a8a 1B68     	 ldr r3,[r3]
 2442 0a8c 002B     	 cmp r3,#0
 2443 0a8e 15D0     	 beq .L132
 951:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (Is_udd_endpoint_in(ep)) {
 2444              	 .loc 6 951 0
 2445 0a90 FB79     	 ldrb r3,[r7,#7]
 2446 0a92 9A00     	 lsls r2,r3,#2
 2447 0a94 0E4B     	 ldr r3,.L137+12
 2448 0a96 1344     	 add r3,r3,r2
 2449 0a98 1B68     	 ldr r3,[r3]
 2450 0a9a 03F48073 	 and r3,r3,#256
 2451 0a9e 002B     	 cmp r3,#0
 2452 0aa0 03D0     	 beq .L135
 952:../../../platform/sam/drivers/usbc/usbc_device.c **** 			ep |= USB_EP_DIR_IN;
 2453              	 .loc 6 952 0
 2454 0aa2 FB79     	 ldrb r3,[r7,#7]
 2455 0aa4 63F07F03 	 orn r3,r3,#127
 2456 0aa8 FB71     	 strb r3,[r7,#7]
 2457              	.L135:
 953:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
 954:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// It can be a Transfer or stall callback
 955:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT, ptr_job->nb_trans, ep);
 2458              	 .loc 6 955 0
 2459 0aaa BB68     	 ldr r3,[r7,#8]
 2460 0aac 1B68     	 ldr r3,[r3]
 2461 0aae BA68     	 ldr r2,[r7,#8]
 2462 0ab0 D168     	 ldr r1,[r2,#12]
 2463 0ab2 FA79     	 ldrb r2,[r7,#7]
 2464 0ab4 0120     	 movs r0,#1
 2465 0ab6 9847     	 blx r3
 2466              	.LVL7:
 2467 0ab8 00E0     	 b .L132
 2468              	.L136:
 946:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 2469              	 .loc 6 946 0
 2470 0aba 00BF     	 nop
 2471              	.L132:
 956:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 957:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2472              	 .loc 6 957 0
 2473 0abc 1037     	 adds r7,r7,#16
 2474              	.LCFI141:
 2475              	 .cfi_def_cfa_offset 8
 2476 0abe BD46     	 mov sp,r7
 2477              	.LCFI142:
 2478              	 .cfi_def_cfa_register 13
 2479              	 
 2480 0ac0 80BD     	 pop {r7,pc}
 2481              	.L138:
 2482 0ac2 00BF     	 .align 2
 2483              	.L137:
 2484 0ac4 00500A40 	 .word 1074417664
 2485 0ac8 F0510A40 	 .word 1074418160
 2486 0acc 00000000 	 .word udd_ep_job
 2487 0ad0 00510A40 	 .word 1074417920
 2488              	 .cfi_endproc
 2489              	.LFE269:
 2491              	 .align 1
 2492              	 .global udd_ep_wait_stall_clear
 2493              	 .syntax unified
 2494              	 .thumb
 2495              	 .thumb_func
 2496              	 .fpu softvfp
 2498              	udd_ep_wait_stall_clear:
 2499              	.LFB270:
 958:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 959:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 960:../../../platform/sam/drivers/usbc/usbc_device.c **** bool udd_ep_wait_stall_clear(udd_ep_id_t ep,
 961:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_callback_halt_cleared_t callback)
 962:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2500              	 .loc 6 962 0
 2501              	 .cfi_startproc
 2502              	 
 2503              	 
 2504 0ad4 80B5     	 push {r7,lr}
 2505              	.LCFI143:
 2506              	 .cfi_def_cfa_offset 8
 2507              	 .cfi_offset 7,-8
 2508              	 .cfi_offset 14,-4
 2509 0ad6 84B0     	 sub sp,sp,#16
 2510              	.LCFI144:
 2511              	 .cfi_def_cfa_offset 24
 2512 0ad8 00AF     	 add r7,sp,#0
 2513              	.LCFI145:
 2514              	 .cfi_def_cfa_register 7
 2515 0ada 0346     	 mov r3,r0
 2516 0adc 3960     	 str r1,[r7]
 2517 0ade FB71     	 strb r3,[r7,#7]
 963:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_job_t *ptr_job;
 964:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 965:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ep &= USB_EP_ADDR_MASK;
 2518              	 .loc 6 965 0
 2519 0ae0 FB79     	 ldrb r3,[r7,#7]
 2520 0ae2 03F00F03 	 and r3,r3,#15
 2521 0ae6 FB71     	 strb r3,[r7,#7]
 966:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (USB_DEVICE_MAX_EP < ep) {
 2522              	 .loc 6 966 0
 2523 0ae8 FB79     	 ldrb r3,[r7,#7]
 2524 0aea 032B     	 cmp r3,#3
 2525 0aec 01D9     	 bls .L140
 967:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false;
 2526              	 .loc 6 967 0
 2527 0aee 0023     	 movs r3,#0
 2528 0af0 31E0     	 b .L141
 2529              	.L140:
 968:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 969:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 970:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 2530              	 .loc 6 970 0
 2531 0af2 FB79     	 ldrb r3,[r7,#7]
 2532 0af4 5A1E     	 subs r2,r3,#1
 2533 0af6 1346     	 mov r3,r2
 2534 0af8 9B00     	 lsls r3,r3,#2
 2535 0afa 1344     	 add r3,r3,r2
 2536 0afc 9B00     	 lsls r3,r3,#2
 2537 0afe 184A     	 ldr r2,.L146
 2538 0b00 1344     	 add r3,r3,r2
 2539 0b02 FB60     	 str r3,[r7,#12]
 971:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 972:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!Is_udd_endpoint_enabled(ep)) {
 2540              	 .loc 6 972 0
 2541 0b04 174B     	 ldr r3,.L146+4
 2542 0b06 DA69     	 ldr r2,[r3,#28]
 2543 0b08 FB79     	 ldrb r3,[r7,#7]
 2544 0b0a 0121     	 movs r1,#1
 2545 0b0c 01FA03F3 	 lsl r3,r1,r3
 2546 0b10 1340     	 ands r3,r3,r2
 2547 0b12 002B     	 cmp r3,#0
 2548 0b14 01D1     	 bne .L142
 973:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false; // Endpoint not enabled
 2549              	 .loc 6 973 0
 2550 0b16 0023     	 movs r3,#0
 2551 0b18 1DE0     	 b .L141
 2552              	.L142:
 974:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 975:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 976:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Wait clear halt endpoint
 977:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (ptr_job->busy == true) {
 2553              	 .loc 6 977 0
 2554 0b1a FB68     	 ldr r3,[r7,#12]
 2555 0b1c 1B7C     	 ldrb r3,[r3,#16]
 2556 0b1e 03F00103 	 and r3,r3,#1
 2557 0b22 DBB2     	 uxtb r3,r3
 2558 0b24 002B     	 cmp r3,#0
 2559 0b26 01D0     	 beq .L143
 978:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false; // Job already on going
 2560              	 .loc 6 978 0
 2561 0b28 0023     	 movs r3,#0
 2562 0b2a 14E0     	 b .L141
 2563              	.L143:
 979:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 980:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 981:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_endpoint_stall_requested(ep)) {
 2564              	 .loc 6 981 0
 2565 0b2c FB79     	 ldrb r3,[r7,#7]
 2566 0b2e 9A00     	 lsls r2,r3,#2
 2567 0b30 0D4B     	 ldr r3,.L146+8
 2568 0b32 1344     	 add r3,r3,r2
 2569 0b34 1B68     	 ldr r3,[r3]
 2570 0b36 03F40023 	 and r3,r3,#524288
 2571 0b3a 002B     	 cmp r3,#0
 2572 0b3c 08D0     	 beq .L144
 982:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Endpoint halted then registers the callback
 983:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->busy = true;
 2573              	 .loc 6 983 0
 2574 0b3e FA68     	 ldr r2,[r7,#12]
 2575 0b40 137C     	 ldrb r3,[r2,#16]
 2576 0b42 43F00103 	 orr r3,r3,#1
 2577 0b46 1374     	 strb r3,[r2,#16]
 984:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->call_nohalt = callback;
 2578              	 .loc 6 984 0
 2579 0b48 FB68     	 ldr r3,[r7,#12]
 2580 0b4a 3A68     	 ldr r2,[r7]
 2581 0b4c 1A60     	 str r2,[r3]
 2582 0b4e 01E0     	 b .L145
 2583              	.L144:
 985:../../../platform/sam/drivers/usbc/usbc_device.c **** 	} else {
 986:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// endpoint not halted then call directly callback
 987:../../../platform/sam/drivers/usbc/usbc_device.c **** 		callback();
 2584              	 .loc 6 987 0
 2585 0b50 3B68     	 ldr r3,[r7]
 2586 0b52 9847     	 blx r3
 2587              	.LVL8:
 2588              	.L145:
 988:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 989:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return true;
 2589              	 .loc 6 989 0
 2590 0b54 0123     	 movs r3,#1
 2591              	.L141:
 990:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2592              	 .loc 6 990 0
 2593 0b56 1846     	 mov r0,r3
 2594 0b58 1037     	 adds r7,r7,#16
 2595              	.LCFI146:
 2596              	 .cfi_def_cfa_offset 8
 2597 0b5a BD46     	 mov sp,r7
 2598              	.LCFI147:
 2599              	 .cfi_def_cfa_register 13
 2600              	 
 2601 0b5c 80BD     	 pop {r7,pc}
 2602              	.L147:
 2603 0b5e 00BF     	 .align 2
 2604              	.L146:
 2605 0b60 00000000 	 .word udd_ep_job
 2606 0b64 00500A40 	 .word 1074417664
 2607 0b68 C0510A40 	 .word 1074418112
 2608              	 .cfi_endproc
 2609              	.LFE270:
 2611              	 .align 1
 2612              	 .syntax unified
 2613              	 .thumb
 2614              	 .thumb_func
 2615              	 .fpu softvfp
 2617              	udd_reset_ep_ctrl:
 2618              	.LFB271:
 991:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif // (0!=USB_DEVICE_MAX_EP)
 992:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 993:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 994:../../../platform/sam/drivers/usbc/usbc_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
 995:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 996:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_test_mode_j(void)
 997:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 998:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode();
 999:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode_j();
1000:../../../platform/sam/drivers/usbc/usbc_device.c **** }
1001:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1002:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1003:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_test_mode_k(void)
1004:../../../platform/sam/drivers/usbc/usbc_device.c **** {
1005:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode();
1006:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode_k();
1007:../../../platform/sam/drivers/usbc/usbc_device.c **** }
1008:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1009:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1010:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_test_mode_se0_nak(void)
1011:../../../platform/sam/drivers/usbc/usbc_device.c **** {
1012:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode();
1013:../../../platform/sam/drivers/usbc/usbc_device.c **** }
1014:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1015:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1016:../../../platform/sam/drivers/usbc/usbc_device.c **** void udd_test_mode_packet(void)
1017:../../../platform/sam/drivers/usbc/usbc_device.c **** {
1018:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1019:../../../platform/sam/drivers/usbc/usbc_device.c **** 	const uint8_t test_packet[] = {
1020:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// 00000000 * 9
1021:../../../platform/sam/drivers/usbc/usbc_device.c **** 		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
1022:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// 01010101 * 8
1023:../../../platform/sam/drivers/usbc/usbc_device.c **** 		0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA,
1024:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// 01110111 * 8
1025:../../../platform/sam/drivers/usbc/usbc_device.c **** 		0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE,
1026:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// 0, {111111S * 15}, 111111
1027:../../../platform/sam/drivers/usbc/usbc_device.c **** 		0xFE, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
1028:../../../platform/sam/drivers/usbc/usbc_device.c **** 				0xFF, 0xFF,
1029:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// S, 111111S, {0111111S * 7}
1030:../../../platform/sam/drivers/usbc/usbc_device.c **** 		0x7F, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD,
1031:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// 00111111, {S0111111 * 9}, S0
1032:../../../platform/sam/drivers/usbc/usbc_device.c **** 		0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
1033:../../../platform/sam/drivers/usbc/usbc_device.c **** 	};
1034:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1035:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Reconfigure control endpoint to bulk IN endpoint
1036:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_endpoint(0);
1037:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_configure_endpoint(0, USB_EP_TYPE_BULK, USBC_UECFG0_EPDIR_IN,
1038:../../../platform/sam/drivers/usbc/usbc_device.c **** 			64, USBC_UECFG0_EPBK_SINGLE);
1039:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1040:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode();
1041:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_hs_test_mode_packet();
1042:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1043:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Send packet on endpoint 0
1044:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_set_buf0_addr(0, (uint8_t *) test_packet);
1045:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
1046:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_in_send_interrupt(0);
1047:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
1048:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1049:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_in_send(0);
1050:../../../platform/sam/drivers/usbc/usbc_device.c **** }
1051:../../../platform/sam/drivers/usbc/usbc_device.c **** #endif // USB_DEVICE_HS_SUPPORT
1052:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1053:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1054:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1055:../../../platform/sam/drivers/usbc/usbc_device.c **** //--------------------------------------------------------
1056:../../../platform/sam/drivers/usbc/usbc_device.c **** //--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT
1057:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1058:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_reset_ep_ctrl(void)
1059:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2619              	 .loc 6 1059 0
 2620              	 .cfi_startproc
 2621              	 
 2622              	 
 2623 0b6c 80B5     	 push {r7,lr}
 2624              	.LCFI148:
 2625              	 .cfi_def_cfa_offset 8
 2626              	 .cfi_offset 7,-8
 2627              	 .cfi_offset 14,-4
 2628 0b6e 82B0     	 sub sp,sp,#8
 2629              	.LCFI149:
 2630              	 .cfi_def_cfa_offset 16
 2631 0b70 00AF     	 add r7,sp,#0
 2632              	.LCFI150:
 2633              	 .cfi_def_cfa_register 7
1060:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1061:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1062:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Reset USB address to 0
1063:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_configure_address(0);
 2634              	 .loc 6 1063 0
 2635 0b72 1E4A     	 ldr r2,.L149
 2636 0b74 1D4B     	 ldr r3,.L149
 2637 0b76 1B68     	 ldr r3,[r3]
 2638 0b78 23F07F03 	 bic r3,r3,#127
 2639 0b7c 1360     	 str r3,[r2]
1064:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_address();
 2640              	 .loc 6 1064 0
 2641 0b7e 1B4A     	 ldr r2,.L149
 2642 0b80 1A4B     	 ldr r3,.L149
 2643 0b82 1B68     	 ldr r3,[r3]
 2644 0b84 43F08003 	 orr r3,r3,#128
 2645 0b88 1360     	 str r3,[r2]
1065:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1066:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Alloc and configure control endpoint
1067:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_configure_endpoint(0,
 2646              	 .loc 6 1067 0
 2647 0b8a 194A     	 ldr r2,.L149+4
 2648 0b8c 184B     	 ldr r3,.L149+4
 2649 0b8e 1B68     	 ldr r3,[r3]
 2650 0b90 23F4CB53 	 bic r3,r3,#6496
 2651 0b94 23F01403 	 bic r3,r3,#20
 2652 0b98 43F03003 	 orr r3,r3,#48
 2653 0b9c 1360     	 str r3,[r2]
1068:../../../platform/sam/drivers/usbc/usbc_device.c **** 			USB_EP_TYPE_CONTROL,
1069:../../../platform/sam/drivers/usbc/usbc_device.c **** 			USBC_UECFG0_EPDIR_OUT,
1070:../../../platform/sam/drivers/usbc/usbc_device.c **** 			USB_DEVICE_EP_CTRL_SIZE, USBC_UECFG0_EPBK_SINGLE);
1071:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1072:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Use internal buffer for endpoint control
1073:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_set_buf0_addr(0, udd_ctrl_buffer);
 2654              	 .loc 6 1073 0
 2655 0b9e 154B     	 ldr r3,.L149+8
 2656 0ba0 154A     	 ldr r2,.L149+12
 2657 0ba2 1A60     	 str r2,[r3]
1074:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1075:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// don't use multipacket on endpoint control
1076:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_rst_buf0_size(0);
 2658              	 .loc 6 1076 0
 2659 0ba4 134A     	 ldr r2,.L149+8
 2660 0ba6 5368     	 ldr r3,[r2,#4]
 2661 0ba8 6FF31E43 	 bfc r3,#16,#15
 2662 0bac 5360     	 str r3,[r2,#4]
1077:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_endpoint(0);
 2663              	 .loc 6 1077 0
 2664 0bae 0F4A     	 ldr r2,.L149
 2665 0bb0 0E4B     	 ldr r3,.L149
 2666 0bb2 DB69     	 ldr r3,[r3,#28]
 2667 0bb4 43F00103 	 orr r3,r3,#1
 2668 0bb8 D361     	 str r3,[r2,#28]
1078:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_busy_bank0(0);
 2669              	 .loc 6 1078 0
 2670 0bba 104B     	 ldr r3,.L149+16
 2671 0bbc 4FF08072 	 mov r2,#16777216
 2672 0bc0 1A60     	 str r2,[r3]
1079:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 2673              	 .loc 6 1079 0
 2674 0bc2 FFF779FA 	 bl cpu_irq_save
 2675 0bc6 7860     	 str r0,[r7,#4]
1080:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_setup_received_interrupt(0);
 2676              	 .loc 6 1080 0
 2677 0bc8 0D4B     	 ldr r3,.L149+20
 2678 0bca 0422     	 movs r2,#4
 2679 0bcc 1A60     	 str r2,[r3]
1081:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_out_received_interrupt(0);
 2680              	 .loc 6 1081 0
 2681 0bce 0C4B     	 ldr r3,.L149+20
 2682 0bd0 0222     	 movs r2,#2
 2683 0bd2 1A60     	 str r2,[r3]
1082:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_endpoint_interrupt(0);
 2684              	 .loc 6 1082 0
 2685 0bd4 054B     	 ldr r3,.L149
 2686 0bd6 4FF48052 	 mov r2,#4096
 2687 0bda 9A61     	 str r2,[r3,#24]
1083:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 2688              	 .loc 6 1083 0
 2689 0bdc 7868     	 ldr r0,[r7,#4]
 2690 0bde FFF796FA 	 bl cpu_irq_restore
1084:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2691              	 .loc 6 1084 0
 2692 0be2 00BF     	 nop
 2693 0be4 0837     	 adds r7,r7,#8
 2694              	.LCFI151:
 2695              	 .cfi_def_cfa_offset 8
 2696 0be6 BD46     	 mov sp,r7
 2697              	.LCFI152:
 2698              	 .cfi_def_cfa_register 13
 2699              	 
 2700 0be8 80BD     	 pop {r7,pc}
 2701              	.L150:
 2702 0bea 00BF     	 .align 2
 2703              	.L149:
 2704 0bec 00500A40 	 .word 1074417664
 2705 0bf0 00510A40 	 .word 1074417920
 2706 0bf4 00000000 	 .word udd_g_ep_table
 2707 0bf8 00000000 	 .word udd_ctrl_buffer
 2708 0bfc 20520A40 	 .word 1074418208
 2709 0c00 F0510A40 	 .word 1074418160
 2710              	 .cfi_endproc
 2711              	.LFE271:
 2713              	 .align 1
 2714              	 .syntax unified
 2715              	 .thumb
 2716              	 .thumb_func
 2717              	 .fpu softvfp
 2719              	udd_ctrl_init:
 2720              	.LFB272:
1085:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1086:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_init(void)
1087:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2721              	 .loc 6 1087 0
 2722              	 .cfi_startproc
 2723              	 
 2724              	 
 2725              	 
 2726 0c04 80B4     	 push {r7}
 2727              	.LCFI153:
 2728              	 .cfi_def_cfa_offset 4
 2729              	 .cfi_offset 7,-4
 2730 0c06 00AF     	 add r7,sp,#0
 2731              	.LCFI154:
 2732              	 .cfi_def_cfa_register 7
1088:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// In case of abort of IN Data Phase:
1089:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// No need to abort IN transfer (rise TXINI),
1090:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// because it is automatically done by hardware when a Setup packet is received.
1091:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// But the interrupt must be disabled to don't generate interrupt TXINI
1092:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// after SETUP reception.
1093:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_in_send_interrupt(0);
 2733              	 .loc 6 1093 0
 2734 0c08 0A4B     	 ldr r3,.L152
 2735 0c0a 0122     	 movs r2,#1
 2736 0c0c 1A60     	 str r2,[r3]
1094:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// In case of OUT ZLP event is no processed before Setup event occurs
1095:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_out_received(0);
 2737              	 .loc 6 1095 0
 2738 0c0e 0A4B     	 ldr r3,.L152+4
 2739 0c10 0222     	 movs r2,#2
 2740 0c12 1A60     	 str r2,[r3]
1096:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1097:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.callback = NULL;
 2741              	 .loc 6 1097 0
 2742 0c14 094B     	 ldr r3,.L152+8
 2743 0c16 0022     	 movs r2,#0
 2744 0c18 1A61     	 str r2,[r3,#16]
1098:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.over_under_run = NULL;
 2745              	 .loc 6 1098 0
 2746 0c1a 084B     	 ldr r3,.L152+8
 2747 0c1c 0022     	 movs r2,#0
 2748 0c1e 5A61     	 str r2,[r3,#20]
1099:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.payload_size = 0;
 2749              	 .loc 6 1099 0
 2750 0c20 064B     	 ldr r3,.L152+8
 2751 0c22 0022     	 movs r2,#0
 2752 0c24 9A81     	 strh r2,[r3,#12]
1100:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_control_state = UDD_EPCTRL_SETUP;
 2753              	 .loc 6 1100 0
 2754 0c26 064B     	 ldr r3,.L152+12
 2755 0c28 0022     	 movs r2,#0
 2756 0c2a 1A70     	 strb r2,[r3]
1101:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2757              	 .loc 6 1101 0
 2758 0c2c 00BF     	 nop
 2759 0c2e BD46     	 mov sp,r7
 2760              	.LCFI155:
 2761              	 .cfi_def_cfa_register 13
 2762              	 
 2763 0c30 80BC     	 pop {r7}
 2764              	.LCFI156:
 2765              	 .cfi_restore 7
 2766              	 .cfi_def_cfa_offset 0
 2767 0c32 7047     	 bx lr
 2768              	.L153:
 2769              	 .align 2
 2770              	.L152:
 2771 0c34 20520A40 	 .word 1074418208
 2772 0c38 60510A40 	 .word 1074418016
 2773 0c3c 00000000 	 .word udd_g_ctrlreq
 2774 0c40 00000000 	 .word udd_ep_control_state
 2775              	 .cfi_endproc
 2776              	.LFE272:
 2778              	 .align 1
 2779              	 .syntax unified
 2780              	 .thumb
 2781              	 .thumb_func
 2782              	 .fpu softvfp
 2784              	udd_ctrl_setup_received:
 2785              	.LFB273:
1102:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1103:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1104:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_setup_received(void)
1105:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2786              	 .loc 6 1105 0
 2787              	 .cfi_startproc
 2788              	 
 2789              	 
 2790 0c44 80B5     	 push {r7,lr}
 2791              	.LCFI157:
 2792              	 .cfi_def_cfa_offset 8
 2793              	 .cfi_offset 7,-8
 2794              	 .cfi_offset 14,-4
 2795 0c46 82B0     	 sub sp,sp,#8
 2796              	.LCFI158:
 2797              	 .cfi_def_cfa_offset 16
 2798 0c48 00AF     	 add r7,sp,#0
 2799              	.LCFI159:
 2800              	 .cfi_def_cfa_register 7
1106:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1107:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1108:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
 2801              	 .loc 6 1108 0
 2802 0c4a 344B     	 ldr r3,.L161
 2803 0c4c 1B78     	 ldrb r3,[r3]
 2804 0c4e 002B     	 cmp r3,#0
 2805 0c50 03D0     	 beq .L155
1109:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// May be a hidden DATA or ZLP phase
1110:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// or protocol abort
1111:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_endofrequest();
 2806              	 .loc 6 1111 0
 2807 0c52 00F061FA 	 bl udd_ctrl_endofrequest
1112:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1113:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reinitializes control endpoint management
1114:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_init();
 2808              	 .loc 6 1114 0
 2809 0c56 FFF7D5FF 	 bl udd_ctrl_init
 2810              	.L155:
1115:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1116:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Fill setup request structure
1117:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (8 != udd_udesc_get_buf0_ctn(0)) {
 2811              	 .loc 6 1117 0
 2812 0c5a 314B     	 ldr r3,.L161+4
 2813 0c5c 5B68     	 ldr r3,[r3,#4]
 2814 0c5e C3F30E03 	 ubfx r3,r3,#0,#15
 2815 0c62 9BB2     	 uxth r3,r3
 2816 0c64 082B     	 cmp r3,#8
 2817 0c66 05D0     	 beq .L156
1118:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_stall_data();
 2818              	 .loc 6 1118 0
 2819 0c68 00F0FEF9 	 bl udd_ctrl_stall_data
1119:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_setup_received(0);
 2820              	 .loc 6 1119 0
 2821 0c6c 2D4B     	 ldr r3,.L161+8
 2822 0c6e 0422     	 movs r2,#4
 2823 0c70 1A60     	 str r2,[r3]
1120:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // Error data number doesn't correspond to SETUP packet
 2824              	 .loc 6 1120 0
 2825 0c72 4FE0     	 b .L154
 2826              	.L156:
1121:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1122:../../../platform/sam/drivers/usbc/usbc_device.c **** 	memcpy((uint8_t *) & udd_g_ctrlreq.req, udd_ctrl_buffer, 8);
 2827              	 .loc 6 1122 0
 2828 0c74 2C4B     	 ldr r3,.L161+12
 2829 0c76 2D4A     	 ldr r2,.L161+16
 2830 0c78 92E80300 	 ldm r2,{r0,r1}
 2831 0c7c 83E80300 	 stm r3,{r0,r1}
1123:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1124:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Manage LSB/MSB to fit with CPU usage
1125:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
 2832              	 .loc 6 1125 0
 2833 0c80 294B     	 ldr r3,.L161+12
 2834 0c82 5A88     	 ldrh r2,[r3,#2]
 2835 0c84 284B     	 ldr r3,.L161+12
 2836 0c86 5A80     	 strh r2,[r3,#2]
1126:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
 2837              	 .loc 6 1126 0
 2838 0c88 274B     	 ldr r3,.L161+12
 2839 0c8a 9A88     	 ldrh r2,[r3,#4]
 2840 0c8c 264B     	 ldr r3,.L161+12
 2841 0c8e 9A80     	 strh r2,[r3,#4]
1127:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
 2842              	 .loc 6 1127 0
 2843 0c90 254B     	 ldr r3,.L161+12
 2844 0c92 DA88     	 ldrh r2,[r3,#6]
 2845 0c94 244B     	 ldr r3,.L161+12
 2846 0c96 DA80     	 strh r2,[r3,#6]
1128:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1129:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Decode setup request
1130:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (udc_process_setup() == false) {
 2847              	 .loc 6 1130 0
 2848 0c98 254B     	 ldr r3,.L161+20
 2849 0c9a 9847     	 blx r3
 2850              	.LVL9:
 2851 0c9c 0346     	 mov r3,r0
 2852 0c9e 83F00103 	 eor r3,r3,#1
 2853 0ca2 DBB2     	 uxtb r3,r3
 2854 0ca4 002B     	 cmp r3,#0
 2855 0ca6 05D0     	 beq .L158
1131:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Setup request unknown then stall it
1132:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_stall_data();
 2856              	 .loc 6 1132 0
 2857 0ca8 00F0DEF9 	 bl udd_ctrl_stall_data
1133:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_setup_received(0);
 2858              	 .loc 6 1133 0
 2859 0cac 1D4B     	 ldr r3,.L161+8
 2860 0cae 0422     	 movs r2,#4
 2861 0cb0 1A60     	 str r2,[r3]
1134:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return;
 2862              	 .loc 6 1134 0
 2863 0cb2 2FE0     	 b .L154
 2864              	.L158:
1135:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1136:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_setup_received(0);
 2865              	 .loc 6 1136 0
 2866 0cb4 1B4B     	 ldr r3,.L161+8
 2867 0cb6 0422     	 movs r2,#4
 2868 0cb8 1A60     	 str r2,[r3]
1137:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1138:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Udd_setup_is_in()) {
 2869              	 .loc 6 1138 0
 2870 0cba 1B4B     	 ldr r3,.L161+12
 2871 0cbc 1B78     	 ldrb r3,[r3]
 2872 0cbe 5BB2     	 sxtb r3,r3
 2873 0cc0 002B     	 cmp r3,#0
 2874 0cc2 0BDA     	 bge .L159
1139:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// IN data phase requested
1140:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_prev_payload_nb_trans = 0;
 2875              	 .loc 6 1140 0
 2876 0cc4 1B4B     	 ldr r3,.L161+24
 2877 0cc6 0022     	 movs r2,#0
 2878 0cc8 1A80     	 strh r2,[r3]
1141:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_payload_nb_trans = 0;
 2879              	 .loc 6 1141 0
 2880 0cca 1B4B     	 ldr r3,.L161+28
 2881 0ccc 0022     	 movs r2,#0
 2882 0cce 1A80     	 strh r2,[r3]
1142:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
 2883              	 .loc 6 1142 0
 2884 0cd0 124B     	 ldr r3,.L161
 2885 0cd2 0222     	 movs r2,#2
 2886 0cd4 1A70     	 strb r2,[r3]
1143:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_in_sent(); // Send first data transfer
 2887              	 .loc 6 1143 0
 2888 0cd6 00F033F8 	 bl udd_ctrl_in_sent
 2889 0cda 1BE0     	 b .L154
 2890              	.L159:
1144:../../../platform/sam/drivers/usbc/usbc_device.c **** 	} else {
1145:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (0 == udd_g_ctrlreq.req.wLength) {
 2891              	 .loc 6 1145 0
 2892 0cdc 124B     	 ldr r3,.L161+12
 2893 0cde DB88     	 ldrh r3,[r3,#6]
 2894 0ce0 002B     	 cmp r3,#0
 2895 0ce2 02D1     	 bne .L160
1146:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// No data phase requested
1147:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Send IN ZLP to ACK setup request
1148:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_send_zlp_in();
 2896              	 .loc 6 1148 0
 2897 0ce4 00F0D2F9 	 bl udd_ctrl_send_zlp_in
1149:../../../platform/sam/drivers/usbc/usbc_device.c **** 			return;
 2898              	 .loc 6 1149 0
 2899 0ce8 14E0     	 b .L154
 2900              	.L160:
1150:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1151:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1152:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// OUT data phase requested
1153:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_prev_payload_nb_trans = 0;
 2901              	 .loc 6 1153 0
 2902 0cea 124B     	 ldr r3,.L161+24
 2903 0cec 0022     	 movs r2,#0
 2904 0cee 1A80     	 strh r2,[r3]
1154:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_payload_nb_trans = 0;
 2905              	 .loc 6 1154 0
 2906 0cf0 114B     	 ldr r3,.L161+28
 2907 0cf2 0022     	 movs r2,#0
 2908 0cf4 1A80     	 strh r2,[r3]
1155:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
 2909              	 .loc 6 1155 0
 2910 0cf6 094B     	 ldr r3,.L161
 2911 0cf8 0122     	 movs r2,#1
 2912 0cfa 1A70     	 strb r2,[r3]
1156:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1157:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// To detect a protocol error, enable nak interrupt on data IN phase
1158:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_nak_in(0);
 2913              	 .loc 6 1158 0
 2914 0cfc 094B     	 ldr r3,.L161+8
 2915 0cfe 1022     	 movs r2,#16
 2916 0d00 1A60     	 str r2,[r3]
1159:../../../platform/sam/drivers/usbc/usbc_device.c **** 		flags = cpu_irq_save();
 2917              	 .loc 6 1159 0
 2918 0d02 FFF7D9F9 	 bl cpu_irq_save
 2919 0d06 7860     	 str r0,[r7,#4]
1160:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_nak_in_interrupt(0);
 2920              	 .loc 6 1160 0
 2921 0d08 0C4B     	 ldr r3,.L161+32
 2922 0d0a 1022     	 movs r2,#16
 2923 0d0c 1A60     	 str r2,[r3]
1161:../../../platform/sam/drivers/usbc/usbc_device.c **** 		cpu_irq_restore(flags);
 2924              	 .loc 6 1161 0
 2925 0d0e 7868     	 ldr r0,[r7,#4]
 2926 0d10 FFF7FDF9 	 bl cpu_irq_restore
 2927              	.L154:
1162:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1163:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 2928              	 .loc 6 1163 0
 2929 0d14 0837     	 adds r7,r7,#8
 2930              	.LCFI160:
 2931              	 .cfi_def_cfa_offset 8
 2932 0d16 BD46     	 mov sp,r7
 2933              	.LCFI161:
 2934              	 .cfi_def_cfa_register 13
 2935              	 
 2936 0d18 80BD     	 pop {r7,pc}
 2937              	.L162:
 2938 0d1a 00BF     	 .align 2
 2939              	.L161:
 2940 0d1c 00000000 	 .word udd_ep_control_state
 2941 0d20 00000000 	 .word udd_g_ep_table
 2942 0d24 60510A40 	 .word 1074418016
 2943 0d28 00000000 	 .word udd_g_ctrlreq
 2944 0d2c 00000000 	 .word udd_ctrl_buffer
 2945 0d30 00000000 	 .word udc_process_setup
 2946 0d34 00000000 	 .word udd_ctrl_prev_payload_nb_trans
 2947 0d38 00000000 	 .word udd_ctrl_payload_nb_trans
 2948 0d3c F0510A40 	 .word 1074418160
 2949              	 .cfi_endproc
 2950              	.LFE273:
 2952              	 .align 1
 2953              	 .syntax unified
 2954              	 .thumb
 2955              	 .thumb_func
 2956              	 .fpu softvfp
 2958              	udd_ctrl_in_sent:
 2959              	.LFB274:
1164:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1165:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1166:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_in_sent(void)
1167:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 2960              	 .loc 6 1167 0
 2961              	 .cfi_startproc
 2962              	 
 2963              	 
 2964 0d40 80B5     	 push {r7,lr}
 2965              	.LCFI162:
 2966              	 .cfi_def_cfa_offset 8
 2967              	 .cfi_offset 7,-8
 2968              	 .cfi_offset 14,-4
 2969 0d42 82B0     	 sub sp,sp,#8
 2970              	.LCFI163:
 2971              	 .cfi_def_cfa_offset 16
 2972 0d44 00AF     	 add r7,sp,#0
 2973              	.LCFI164:
 2974              	 .cfi_def_cfa_register 7
1168:../../../platform/sam/drivers/usbc/usbc_device.c **** 	static bool b_shortpacket = false;
1169:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint16_t nb_remain;
1170:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1171:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1172:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 2975              	 .loc 6 1172 0
 2976 0d46 FFF7B7F9 	 bl cpu_irq_save
 2977 0d4a 3860     	 str r0,[r7]
1173:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_in_send_interrupt(0);
 2978              	 .loc 6 1173 0
 2979 0d4c 404B     	 ldr r3,.L172
 2980 0d4e 0122     	 movs r2,#1
 2981 0d50 1A60     	 str r2,[r3]
1174:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 2982              	 .loc 6 1174 0
 2983 0d52 3868     	 ldr r0,[r7]
 2984 0d54 FFF7DBF9 	 bl cpu_irq_restore
1175:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1176:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
 2985              	 .loc 6 1176 0
 2986 0d58 3E4B     	 ldr r3,.L172+4
 2987 0d5a 1B78     	 ldrb r3,[r3]
 2988 0d5c 032B     	 cmp r3,#3
 2989 0d5e 04D1     	 bne .L164
1177:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// ZLP on IN is sent, then valid end of setup request
1178:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_endofrequest();
 2990              	 .loc 6 1178 0
 2991 0d60 00F0DAF9 	 bl udd_ctrl_endofrequest
1179:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reinitializes control endpoint management
1180:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_init();
 2992              	 .loc 6 1180 0
 2993 0d64 FFF74EFF 	 bl udd_ctrl_init
1181:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return;
 2994              	 .loc 6 1181 0
 2995 0d68 6FE0     	 b .L163
 2996              	.L164:
1182:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1183:../../../platform/sam/drivers/usbc/usbc_device.c **** 	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);
1184:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1185:../../../platform/sam/drivers/usbc/usbc_device.c **** 	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
 2997              	 .loc 6 1185 0
 2998 0d6a 3B4B     	 ldr r3,.L172+8
 2999 0d6c 9A89     	 ldrh r2,[r3,#12]
 3000 0d6e 3B4B     	 ldr r3,.L172+12
 3001 0d70 1B88     	 ldrh r3,[r3]
 3002 0d72 D31A     	 subs r3,r2,r3
 3003 0d74 FB80     	 strh r3,[r7,#6]
1186:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (0 == nb_remain) {
 3004              	 .loc 6 1186 0
 3005 0d76 FB88     	 ldrh r3,[r7,#6]
 3006 0d78 002B     	 cmp r3,#0
 3007 0d7a 27D1     	 bne .L166
1187:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// All content of current buffer payload are sent
1188:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Update number of total data sending by previous payload buffer
1189:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
 3008              	 .loc 6 1189 0
 3009 0d7c 384B     	 ldr r3,.L172+16
 3010 0d7e 1A88     	 ldrh r2,[r3]
 3011 0d80 364B     	 ldr r3,.L172+12
 3012 0d82 1B88     	 ldrh r3,[r3]
 3013 0d84 1344     	 add r3,r3,r2
 3014 0d86 9AB2     	 uxth r2,r3
 3015 0d88 354B     	 ldr r3,.L172+16
 3016 0d8a 1A80     	 strh r2,[r3]
1190:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
 3017              	 .loc 6 1190 0
 3018 0d8c 324B     	 ldr r3,.L172+8
 3019 0d8e DA88     	 ldrh r2,[r3,#6]
 3020 0d90 334B     	 ldr r3,.L172+16
 3021 0d92 1B88     	 ldrh r3,[r3]
 3022 0d94 9A42     	 cmp r2,r3
 3023 0d96 03D0     	 beq .L167
1191:../../../platform/sam/drivers/usbc/usbc_device.c **** 				|| b_shortpacket) {
 3024              	 .loc 6 1191 0
 3025 0d98 324B     	 ldr r3,.L172+20
 3026 0d9a 1B78     	 ldrb r3,[r3]
 3027 0d9c 002B     	 cmp r3,#0
 3028 0d9e 02D0     	 beq .L168
 3029              	.L167:
1192:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// All data requested are transfered or a short packet has been sent
1193:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// then it is the end of data phase.
1194:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Generate an OUT ZLP for handshake phase.
1195:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_send_zlp_out();
 3030              	 .loc 6 1195 0
 3031 0da0 00F09EF9 	 bl udd_ctrl_send_zlp_out
1196:../../../platform/sam/drivers/usbc/usbc_device.c **** 			return;
 3032              	 .loc 6 1196 0
 3033 0da4 51E0     	 b .L163
 3034              	.L168:
1197:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1198:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Need of new buffer because the data phase is not complete
1199:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if ((!udd_g_ctrlreq.over_under_run)
 3035              	 .loc 6 1199 0
 3036 0da6 2C4B     	 ldr r3,.L172+8
 3037 0da8 5B69     	 ldr r3,[r3,#20]
 3038 0daa 002B     	 cmp r3,#0
 3039 0dac 0ED0     	 beq .L166
1200:../../../platform/sam/drivers/usbc/usbc_device.c **** 				|| (!udd_g_ctrlreq.over_under_run())) {
 3040              	 .loc 6 1200 0
 3041 0dae 2A4B     	 ldr r3,.L172+8
 3042 0db0 5B69     	 ldr r3,[r3,#20]
 3043 0db2 9847     	 blx r3
 3044              	.LVL10:
 3045 0db4 0346     	 mov r3,r0
 3046 0db6 83F00103 	 eor r3,r3,#1
 3047 0dba DBB2     	 uxtb r3,r3
 3048 0dbc 002B     	 cmp r3,#0
 3049 0dbe 05D1     	 bne .L166
1201:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Underrun then send zlp on IN
1202:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Here nb_remain=0, this allows to send a IN ZLP
1203:../../../platform/sam/drivers/usbc/usbc_device.c **** 		} else {
1204:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// A new payload buffer is given
1205:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_payload_nb_trans = 0;
 3050              	 .loc 6 1205 0
 3051 0dc0 264B     	 ldr r3,.L172+12
 3052 0dc2 0022     	 movs r2,#0
 3053 0dc4 1A80     	 strh r2,[r3]
1206:../../../platform/sam/drivers/usbc/usbc_device.c **** 			nb_remain = udd_g_ctrlreq.payload_size;
 3054              	 .loc 6 1206 0
 3055 0dc6 244B     	 ldr r3,.L172+8
 3056 0dc8 9B89     	 ldrh r3,[r3,#12]
 3057 0dca FB80     	 strh r3,[r7,#6]
 3058              	.L166:
1207:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1208:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1209:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Continue transfer and send next data
1210:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
 3059              	 .loc 6 1210 0
 3060 0dcc FB88     	 ldrh r3,[r7,#6]
 3061 0dce 3F2B     	 cmp r3,#63
 3062 0dd0 05D9     	 bls .L169
1211:../../../platform/sam/drivers/usbc/usbc_device.c **** 		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
 3063              	 .loc 6 1211 0
 3064 0dd2 4023     	 movs r3,#64
 3065 0dd4 FB80     	 strh r3,[r7,#6]
1212:../../../platform/sam/drivers/usbc/usbc_device.c **** 		b_shortpacket = false;
 3066              	 .loc 6 1212 0
 3067 0dd6 234B     	 ldr r3,.L172+20
 3068 0dd8 0022     	 movs r2,#0
 3069 0dda 1A70     	 strb r2,[r3]
 3070 0ddc 02E0     	 b .L170
 3071              	.L169:
1213:../../../platform/sam/drivers/usbc/usbc_device.c **** 	} else {
1214:../../../platform/sam/drivers/usbc/usbc_device.c **** 		b_shortpacket = true;
 3072              	 .loc 6 1214 0
 3073 0dde 214B     	 ldr r3,.L172+20
 3074 0de0 0122     	 movs r2,#1
 3075 0de2 1A70     	 strb r2,[r3]
 3076              	.L170:
1215:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1216:../../../platform/sam/drivers/usbc/usbc_device.c **** 	//** Critical section
1217:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Only in case of DATA IN phase abort without USB Reset signal after.
1218:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// The IN data don't must be written in endpoint 0 DPRAM during
1219:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// a next setup reception in same endpoint 0 DPRAM.
1220:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Thereby, an OUT ZLP reception must check before IN data write
1221:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// and if no OUT ZLP is received the data must be written quickly (800us)
1222:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// before an eventually ZLP OUT and SETUP reception
1223:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 3077              	 .loc 6 1223 0
 3078 0de4 FFF768F9 	 bl cpu_irq_save
 3079 0de8 3860     	 str r0,[r7]
1224:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_out_received(0)) {
 3080              	 .loc 6 1224 0
 3081 0dea 1F4B     	 ldr r3,.L172+24
 3082 0dec 1B68     	 ldr r3,[r3]
 3083 0dee 03F00203 	 and r3,r3,#2
 3084 0df2 002B     	 cmp r3,#0
 3085 0df4 06D0     	 beq .L171
1225:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// IN DATA phase aborted by OUT ZLP
1226:../../../platform/sam/drivers/usbc/usbc_device.c **** 		cpu_irq_restore(flags);
 3086              	 .loc 6 1226 0
 3087 0df6 3868     	 ldr r0,[r7]
 3088 0df8 FFF789F9 	 bl cpu_irq_restore
1227:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
 3089              	 .loc 6 1227 0
 3090 0dfc 154B     	 ldr r3,.L172+4
 3091 0dfe 0422     	 movs r2,#4
 3092 0e00 1A70     	 strb r2,[r3]
1228:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // Exit of IN DATA phase
 3093              	 .loc 6 1228 0
 3094 0e02 22E0     	 b .L163
 3095              	.L171:
1229:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1230:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Write quickly the IN data
1231:../../../platform/sam/drivers/usbc/usbc_device.c **** 	memcpy(udd_ctrl_buffer,
1232:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,
 3096              	 .loc 6 1232 0
 3097 0e04 144B     	 ldr r3,.L172+8
 3098 0e06 9B68     	 ldr r3,[r3,#8]
1231:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,
 3099              	 .loc 6 1231 0
 3100 0e08 144A     	 ldr r2,.L172+12
 3101 0e0a 1288     	 ldrh r2,[r2]
 3102              	 .loc 6 1232 0
 3103 0e0c 1344     	 add r3,r3,r2
1231:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,
 3104              	 .loc 6 1231 0
 3105 0e0e FA88     	 ldrh r2,[r7,#6]
 3106 0e10 1946     	 mov r1,r3
 3107 0e12 1648     	 ldr r0,.L172+28
 3108 0e14 164B     	 ldr r3,.L172+32
 3109 0e16 9847     	 blx r3
 3110              	.LVL11:
1233:../../../platform/sam/drivers/usbc/usbc_device.c **** 			nb_remain);
1234:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ctrl_payload_nb_trans += nb_remain;
 3111              	 .loc 6 1234 0
 3112 0e18 104B     	 ldr r3,.L172+12
 3113 0e1a 1A88     	 ldrh r2,[r3]
 3114 0e1c FB88     	 ldrh r3,[r7,#6]
 3115 0e1e 1344     	 add r3,r3,r2
 3116 0e20 9AB2     	 uxth r2,r3
 3117 0e22 0E4B     	 ldr r3,.L172+12
 3118 0e24 1A80     	 strh r2,[r3]
1235:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_set_buf0_ctn(0, nb_remain);
 3119              	 .loc 6 1235 0
 3120 0e26 FB88     	 ldrh r3,[r7,#6]
 3121 0e28 C3F30E03 	 ubfx r3,r3,#0,#15
 3122 0e2c 99B2     	 uxth r1,r3
 3123 0e2e 114A     	 ldr r2,.L172+36
 3124 0e30 5368     	 ldr r3,[r2,#4]
 3125 0e32 61F30E03 	 bfi r3,r1,#0,#15
 3126 0e36 5360     	 str r3,[r2,#4]
1236:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1237:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Validate and send the data available in the control endpoint buffer
1238:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_in_send(0);
 3127              	 .loc 6 1238 0
 3128 0e38 0F4B     	 ldr r3,.L172+40
 3129 0e3a 0122     	 movs r2,#1
 3130 0e3c 1A60     	 str r2,[r3]
1239:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_in_send_interrupt(0);
 3131              	 .loc 6 1239 0
 3132 0e3e 0F4B     	 ldr r3,.L172+44
 3133 0e40 0122     	 movs r2,#1
 3134 0e42 1A60     	 str r2,[r3]
1240:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1241:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
1242:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// because OUT endpoint is already free and ZLP OUT accepted.
1243:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 3135              	 .loc 6 1243 0
 3136 0e44 3868     	 ldr r0,[r7]
 3137 0e46 FFF762F9 	 bl cpu_irq_restore
 3138              	.L163:
1244:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3139              	 .loc 6 1244 0
 3140 0e4a 0837     	 adds r7,r7,#8
 3141              	.LCFI165:
 3142              	 .cfi_def_cfa_offset 8
 3143 0e4c BD46     	 mov sp,r7
 3144              	.LCFI166:
 3145              	 .cfi_def_cfa_register 13
 3146              	 
 3147 0e4e 80BD     	 pop {r7,pc}
 3148              	.L173:
 3149              	 .align 2
 3150              	.L172:
 3151 0e50 20520A40 	 .word 1074418208
 3152 0e54 00000000 	 .word udd_ep_control_state
 3153 0e58 00000000 	 .word udd_g_ctrlreq
 3154 0e5c 00000000 	 .word udd_ctrl_payload_nb_trans
 3155 0e60 00000000 	 .word udd_ctrl_prev_payload_nb_trans
 3156 0e64 00000000 	 .word b_shortpacket.9372
 3157 0e68 30510A40 	 .word 1074417968
 3158 0e6c 00000000 	 .word udd_ctrl_buffer
 3159 0e70 00000000 	 .word memcpy
 3160 0e74 00000000 	 .word udd_g_ep_table
 3161 0e78 60510A40 	 .word 1074418016
 3162 0e7c F0510A40 	 .word 1074418160
 3163              	 .cfi_endproc
 3164              	.LFE274:
 3166              	 .align 1
 3167              	 .syntax unified
 3168              	 .thumb
 3169              	 .thumb_func
 3170              	 .fpu softvfp
 3172              	udd_ctrl_out_received:
 3173              	.LFB275:
1245:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1246:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1247:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_out_received(void)
1248:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3174              	 .loc 6 1248 0
 3175              	 .cfi_startproc
 3176              	 
 3177              	 
 3178 0e80 80B5     	 push {r7,lr}
 3179              	.LCFI167:
 3180              	 .cfi_def_cfa_offset 8
 3181              	 .cfi_offset 7,-8
 3182              	 .cfi_offset 14,-4
 3183 0e82 82B0     	 sub sp,sp,#8
 3184              	.LCFI168:
 3185              	 .cfi_def_cfa_offset 16
 3186 0e84 00AF     	 add r7,sp,#0
 3187              	.LCFI169:
 3188              	 .cfi_def_cfa_register 7
1249:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1250:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint16_t nb_data;
1251:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1252:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
 3189              	 .loc 6 1252 0
 3190 0e86 514B     	 ldr r3,.L187
 3191 0e88 1B78     	 ldrb r3,[r3]
 3192 0e8a 012B     	 cmp r3,#1
 3193 0e8c 0FD0     	 beq .L175
1253:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state) ||
 3194              	 .loc 6 1253 0
 3195 0e8e 4F4B     	 ldr r3,.L187
 3196 0e90 1B78     	 ldrb r3,[r3]
 3197 0e92 022B     	 cmp r3,#2
 3198 0e94 03D0     	 beq .L176
1254:../../../platform/sam/drivers/usbc/usbc_device.c **** 				(UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state)) {
 3199              	 .loc 6 1254 0 discriminator 1
 3200 0e96 4D4B     	 ldr r3,.L187
 3201 0e98 1B78     	 ldrb r3,[r3]
1253:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state) ||
 3202              	 .loc 6 1253 0 discriminator 1
 3203 0e9a 042B     	 cmp r3,#4
 3204 0e9c 02D1     	 bne .L177
 3205              	.L176:
1255:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// End of SETUP request:
1256:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// - Data IN Phase aborted,
1257:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
1258:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// - or ZLP OUT received normally.
1259:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_endofrequest();
 3206              	 .loc 6 1259 0
 3207 0e9e 00F03BF9 	 bl udd_ctrl_endofrequest
 3208 0ea2 01E0     	 b .L178
 3209              	.L177:
1260:../../../platform/sam/drivers/usbc/usbc_device.c **** 		} else {
1261:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Protocol error during SETUP request
1262:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_stall_data();
 3210              	 .loc 6 1262 0
 3211 0ea4 00F0E0F8 	 bl udd_ctrl_stall_data
 3212              	.L178:
1263:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1264:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reinitializes control endpoint management
1265:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_init();
 3213              	 .loc 6 1265 0
 3214 0ea8 FFF7ACFE 	 bl udd_ctrl_init
1266:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return;
 3215              	 .loc 6 1266 0
 3216 0eac 8AE0     	 b .L174
 3217              	.L175:
1267:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1268:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Read data received during OUT phase
1269:../../../platform/sam/drivers/usbc/usbc_device.c **** 	nb_data = udd_udesc_get_buf0_ctn(0);
 3218              	 .loc 6 1269 0
 3219 0eae 484B     	 ldr r3,.L187+4
 3220 0eb0 5B68     	 ldr r3,[r3,#4]
 3221 0eb2 C3F30E03 	 ubfx r3,r3,#0,#15
 3222 0eb6 9BB2     	 uxth r3,r3
 3223 0eb8 FB80     	 strh r3,[r7,#6]
1270:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
 3224              	 .loc 6 1270 0
 3225 0eba 464B     	 ldr r3,.L187+8
 3226 0ebc 9B89     	 ldrh r3,[r3,#12]
 3227 0ebe 1A46     	 mov r2,r3
 3228 0ec0 454B     	 ldr r3,.L187+12
 3229 0ec2 1B88     	 ldrh r3,[r3]
 3230 0ec4 1946     	 mov r1,r3
 3231 0ec6 FB88     	 ldrh r3,[r7,#6]
 3232 0ec8 0B44     	 add r3,r3,r1
 3233 0eca 9A42     	 cmp r2,r3
 3234 0ecc 05DA     	 bge .L180
1271:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Payload buffer too small
1272:../../../platform/sam/drivers/usbc/usbc_device.c **** 		nb_data = udd_g_ctrlreq.payload_size -
 3235              	 .loc 6 1272 0
 3236 0ece 414B     	 ldr r3,.L187+8
 3237 0ed0 9A89     	 ldrh r2,[r3,#12]
 3238 0ed2 414B     	 ldr r3,.L187+12
 3239 0ed4 1B88     	 ldrh r3,[r3]
 3240 0ed6 D31A     	 subs r3,r2,r3
 3241 0ed8 FB80     	 strh r3,[r7,#6]
 3242              	.L180:
1273:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_ctrl_payload_nb_trans;
1274:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1275:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1276:../../../platform/sam/drivers/usbc/usbc_device.c **** 	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
 3243              	 .loc 6 1276 0
 3244 0eda 3E4B     	 ldr r3,.L187+8
 3245 0edc 9B68     	 ldr r3,[r3,#8]
 3246 0ede 3E4A     	 ldr r2,.L187+12
 3247 0ee0 1288     	 ldrh r2,[r2]
 3248 0ee2 1344     	 add r3,r3,r2
 3249 0ee4 FA88     	 ldrh r2,[r7,#6]
 3250 0ee6 3D49     	 ldr r1,.L187+16
 3251 0ee8 1846     	 mov r0,r3
 3252 0eea 3D4B     	 ldr r3,.L187+20
 3253 0eec 9847     	 blx r3
 3254              	.LVL12:
1277:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_buffer, nb_data);
1278:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ctrl_payload_nb_trans += nb_data;
 3255              	 .loc 6 1278 0
 3256 0eee 3A4B     	 ldr r3,.L187+12
 3257 0ef0 1A88     	 ldrh r2,[r3]
 3258 0ef2 FB88     	 ldrh r3,[r7,#6]
 3259 0ef4 1344     	 add r3,r3,r2
 3260 0ef6 9AB2     	 uxth r2,r3
 3261 0ef8 374B     	 ldr r3,.L187+12
 3262 0efa 1A80     	 strh r2,[r3]
1279:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1280:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) ||
 3263              	 .loc 6 1280 0
 3264 0efc FB88     	 ldrh r3,[r7,#6]
 3265 0efe 402B     	 cmp r3,#64
 3266 0f00 0AD1     	 bne .L181
1281:../../../platform/sam/drivers/usbc/usbc_device.c **** 			(udd_g_ctrlreq.req.wLength <=
 3267              	 .loc 6 1281 0 discriminator 1
 3268 0f02 344B     	 ldr r3,.L187+8
 3269 0f04 DB88     	 ldrh r3,[r3,#6]
 3270 0f06 1A46     	 mov r2,r3
1282:../../../platform/sam/drivers/usbc/usbc_device.c **** 			(udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans)))
 3271              	 .loc 6 1282 0 discriminator 1
 3272 0f08 364B     	 ldr r3,.L187+24
 3273 0f0a 1B88     	 ldrh r3,[r3]
 3274 0f0c 1946     	 mov r1,r3
 3275 0f0e 324B     	 ldr r3,.L187+12
 3276 0f10 1B88     	 ldrh r3,[r3]
 3277 0f12 0B44     	 add r3,r3,r1
1280:../../../platform/sam/drivers/usbc/usbc_device.c **** 			(udd_g_ctrlreq.req.wLength <=
 3278              	 .loc 6 1280 0 discriminator 1
 3279 0f14 9A42     	 cmp r2,r3
 3280 0f16 1CDC     	 bgt .L182
 3281              	.L181:
1283:../../../platform/sam/drivers/usbc/usbc_device.c **** 	{
1284:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// End of reception because it is a short packet
1285:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Before send ZLP, call intermediate callback
1286:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// in case of data receive generate a stall
1287:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
 3282              	 .loc 6 1287 0
 3283 0f18 2F4B     	 ldr r3,.L187+12
 3284 0f1a 1A88     	 ldrh r2,[r3]
 3285 0f1c 2D4B     	 ldr r3,.L187+8
 3286 0f1e 9A81     	 strh r2,[r3,#12]
1288:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (NULL != udd_g_ctrlreq.over_under_run) {
 3287              	 .loc 6 1288 0
 3288 0f20 2C4B     	 ldr r3,.L187+8
 3289 0f22 5B69     	 ldr r3,[r3,#20]
 3290 0f24 002B     	 cmp r3,#0
 3291 0f26 0ED0     	 beq .L183
1289:../../../platform/sam/drivers/usbc/usbc_device.c **** 			if (!udd_g_ctrlreq.over_under_run()) {
 3292              	 .loc 6 1289 0
 3293 0f28 2A4B     	 ldr r3,.L187+8
 3294 0f2a 5B69     	 ldr r3,[r3,#20]
 3295 0f2c 9847     	 blx r3
 3296              	.LVL13:
 3297 0f2e 0346     	 mov r3,r0
 3298 0f30 83F00103 	 eor r3,r3,#1
 3299 0f34 DBB2     	 uxtb r3,r3
 3300 0f36 002B     	 cmp r3,#0
 3301 0f38 05D0     	 beq .L183
1290:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// Stall ZLP
1291:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_ctrl_stall_data();
 3302              	 .loc 6 1291 0
 3303 0f3a 00F095F8 	 bl udd_ctrl_stall_data
1292:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1293:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// Ack reception of OUT to replace NAK by a STALL
1294:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_ack_out_received(0);
 3304              	 .loc 6 1294 0
 3305 0f3e 2A4B     	 ldr r3,.L187+28
 3306 0f40 0222     	 movs r2,#2
 3307 0f42 1A60     	 str r2,[r3]
1295:../../../platform/sam/drivers/usbc/usbc_device.c **** 				return;
 3308              	 .loc 6 1295 0
 3309 0f44 3EE0     	 b .L174
 3310              	.L183:
1296:../../../platform/sam/drivers/usbc/usbc_device.c **** 			}
1297:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1298:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Send IN ZLP to ACK setup request
1299:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_out_received(0);
 3311              	 .loc 6 1299 0
 3312 0f46 284B     	 ldr r3,.L187+28
 3313 0f48 0222     	 movs r2,#2
 3314 0f4a 1A60     	 str r2,[r3]
1300:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_send_zlp_in();
 3315              	 .loc 6 1300 0
 3316 0f4c 00F09EF8 	 bl udd_ctrl_send_zlp_in
1301:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return;
 3317              	 .loc 6 1301 0
 3318 0f50 38E0     	 b .L174
 3319              	.L182:
1302:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1303:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1304:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
 3320              	 .loc 6 1304 0
 3321 0f52 204B     	 ldr r3,.L187+8
 3322 0f54 9A89     	 ldrh r2,[r3,#12]
 3323 0f56 204B     	 ldr r3,.L187+12
 3324 0f58 1B88     	 ldrh r3,[r3]
 3325 0f5a 9A42     	 cmp r2,r3
 3326 0f5c 23D1     	 bne .L184
1305:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Overrun then request a new payload buffer
1306:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (!udd_g_ctrlreq.over_under_run) {
 3327              	 .loc 6 1306 0
 3328 0f5e 1D4B     	 ldr r3,.L187+8
 3329 0f60 5B69     	 ldr r3,[r3,#20]
 3330 0f62 002B     	 cmp r3,#0
 3331 0f64 05D1     	 bne .L185
1307:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// No callback available to request a new payload buffer
1308:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_stall_data();
 3332              	 .loc 6 1308 0
 3333 0f66 00F07FF8 	 bl udd_ctrl_stall_data
1309:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1310:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Ack reception of OUT to replace NAK by a STALL
1311:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ack_out_received(0);
 3334              	 .loc 6 1311 0
 3335 0f6a 1F4B     	 ldr r3,.L187+28
 3336 0f6c 0222     	 movs r2,#2
 3337 0f6e 1A60     	 str r2,[r3]
1312:../../../platform/sam/drivers/usbc/usbc_device.c **** 			return;
 3338              	 .loc 6 1312 0
 3339 0f70 28E0     	 b .L174
 3340              	.L185:
1313:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1314:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (!udd_g_ctrlreq.over_under_run()) {
 3341              	 .loc 6 1314 0
 3342 0f72 184B     	 ldr r3,.L187+8
 3343 0f74 5B69     	 ldr r3,[r3,#20]
 3344 0f76 9847     	 blx r3
 3345              	.LVL14:
 3346 0f78 0346     	 mov r3,r0
 3347 0f7a 83F00103 	 eor r3,r3,#1
 3348 0f7e DBB2     	 uxtb r3,r3
 3349 0f80 002B     	 cmp r3,#0
 3350 0f82 05D0     	 beq .L186
1315:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// No new payload buffer delivered
1316:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ctrl_stall_data();
 3351              	 .loc 6 1316 0
 3352 0f84 00F070F8 	 bl udd_ctrl_stall_data
1317:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1318:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Ack reception of OUT to replace NAK by a STALL
1319:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ack_out_received(0);
 3353              	 .loc 6 1319 0
 3354 0f88 174B     	 ldr r3,.L187+28
 3355 0f8a 0222     	 movs r2,#2
 3356 0f8c 1A60     	 str r2,[r3]
1320:../../../platform/sam/drivers/usbc/usbc_device.c **** 			return;
 3357              	 .loc 6 1320 0
 3358 0f8e 19E0     	 b .L174
 3359              	.L186:
1321:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1322:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// New payload buffer available
1323:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Update number of total data received
1324:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
 3360              	 .loc 6 1324 0
 3361 0f90 144B     	 ldr r3,.L187+24
 3362 0f92 1A88     	 ldrh r2,[r3]
 3363 0f94 104B     	 ldr r3,.L187+12
 3364 0f96 1B88     	 ldrh r3,[r3]
 3365 0f98 1344     	 add r3,r3,r2
 3366 0f9a 9AB2     	 uxth r2,r3
 3367 0f9c 114B     	 ldr r3,.L187+24
 3368 0f9e 1A80     	 strh r2,[r3]
1325:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1326:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Reinit reception on payload buffer
1327:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_payload_nb_trans = 0;
 3369              	 .loc 6 1327 0
 3370 0fa0 0D4B     	 ldr r3,.L187+12
 3371 0fa2 0022     	 movs r2,#0
 3372 0fa4 1A80     	 strh r2,[r3]
 3373              	.L184:
1328:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1329:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Free buffer of control endpoint to authorize next reception
1330:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_out_received(0);
 3374              	 .loc 6 1330 0
 3375 0fa6 104B     	 ldr r3,.L187+28
 3376 0fa8 0222     	 movs r2,#2
 3377 0faa 1A60     	 str r2,[r3]
1331:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1332:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// To detect a protocol error, enable nak interrupt on data IN phase
1333:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_nak_in(0);
 3378              	 .loc 6 1333 0
 3379 0fac 0E4B     	 ldr r3,.L187+28
 3380 0fae 1022     	 movs r2,#16
 3381 0fb0 1A60     	 str r2,[r3]
1334:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 3382              	 .loc 6 1334 0
 3383 0fb2 FFF781F8 	 bl cpu_irq_save
 3384 0fb6 3860     	 str r0,[r7]
1335:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_nak_in_interrupt(0);
 3385              	 .loc 6 1335 0
 3386 0fb8 0C4B     	 ldr r3,.L187+32
 3387 0fba 1022     	 movs r2,#16
 3388 0fbc 1A60     	 str r2,[r3]
1336:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 3389              	 .loc 6 1336 0
 3390 0fbe 3868     	 ldr r0,[r7]
 3391 0fc0 FFF7A5F8 	 bl cpu_irq_restore
 3392              	.L174:
1337:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3393              	 .loc 6 1337 0
 3394 0fc4 0837     	 adds r7,r7,#8
 3395              	.LCFI170:
 3396              	 .cfi_def_cfa_offset 8
 3397 0fc6 BD46     	 mov sp,r7
 3398              	.LCFI171:
 3399              	 .cfi_def_cfa_register 13
 3400              	 
 3401 0fc8 80BD     	 pop {r7,pc}
 3402              	.L188:
 3403 0fca 00BF     	 .align 2
 3404              	.L187:
 3405 0fcc 00000000 	 .word udd_ep_control_state
 3406 0fd0 00000000 	 .word udd_g_ep_table
 3407 0fd4 00000000 	 .word udd_g_ctrlreq
 3408 0fd8 00000000 	 .word udd_ctrl_payload_nb_trans
 3409 0fdc 00000000 	 .word udd_ctrl_buffer
 3410 0fe0 00000000 	 .word memcpy
 3411 0fe4 00000000 	 .word udd_ctrl_prev_payload_nb_trans
 3412 0fe8 60510A40 	 .word 1074418016
 3413 0fec F0510A40 	 .word 1074418160
 3414              	 .cfi_endproc
 3415              	.LFE275:
 3417              	 .align 1
 3418              	 .syntax unified
 3419              	 .thumb
 3420              	 .thumb_func
 3421              	 .fpu softvfp
 3423              	udd_ctrl_underflow:
 3424              	.LFB276:
1338:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1339:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1340:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_underflow(void)
1341:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3425              	 .loc 6 1341 0
 3426              	 .cfi_startproc
 3427              	 
 3428              	 
 3429 0ff0 80B5     	 push {r7,lr}
 3430              	.LCFI172:
 3431              	 .cfi_def_cfa_offset 8
 3432              	 .cfi_offset 7,-8
 3433              	 .cfi_offset 14,-4
 3434 0ff2 00AF     	 add r7,sp,#0
 3435              	.LCFI173:
 3436              	 .cfi_def_cfa_register 7
1342:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_out_received(0))
 3437              	 .loc 6 1342 0
 3438 0ff4 0B4B     	 ldr r3,.L194
 3439 0ff6 1B68     	 ldr r3,[r3]
 3440 0ff8 03F00203 	 and r3,r3,#2
 3441 0ffc 002B     	 cmp r3,#0
 3442 0ffe 0FD1     	 bne .L193
1343:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // underflow ignored if OUT data is received
1344:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1345:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
 3443              	 .loc 6 1345 0
 3444 1000 094B     	 ldr r3,.L194+4
 3445 1002 1B78     	 ldrb r3,[r3]
 3446 1004 012B     	 cmp r3,#1
 3447 1006 02D1     	 bne .L192
1346:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Host want to stop OUT transaction
1347:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// then stop to wait OUT data phase and wait IN ZLP handshake
1348:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_send_zlp_in();
 3448              	 .loc 6 1348 0
 3449 1008 00F040F8 	 bl udd_ctrl_send_zlp_in
 3450 100c 09E0     	 b .L189
 3451              	.L192:
1349:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1350:../../../platform/sam/drivers/usbc/usbc_device.c **** 	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
 3452              	 .loc 6 1350 0
 3453 100e 064B     	 ldr r3,.L194+4
 3454 1010 1B78     	 ldrb r3,[r3]
 3455 1012 042B     	 cmp r3,#4
 3456 1014 05D1     	 bne .L189
1351:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// A OUT handshake is waiting by device,
1352:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// but host want extra IN data then stall extra IN data
1353:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_stall_handshake(0);
 3457              	 .loc 6 1353 0
 3458 1016 054B     	 ldr r3,.L194+8
 3459 1018 4FF40022 	 mov r2,#524288
 3460 101c 1A60     	 str r2,[r3]
 3461 101e 00E0     	 b .L189
 3462              	.L193:
1343:../../../platform/sam/drivers/usbc/usbc_device.c **** 
 3463              	 .loc 6 1343 0
 3464 1020 00BF     	 nop
 3465              	.L189:
1354:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1355:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3466              	 .loc 6 1355 0
 3467 1022 80BD     	 pop {r7,pc}
 3468              	.L195:
 3469              	 .align 2
 3470              	.L194:
 3471 1024 30510A40 	 .word 1074417968
 3472 1028 00000000 	 .word udd_ep_control_state
 3473 102c F0510A40 	 .word 1074418160
 3474              	 .cfi_endproc
 3475              	.LFE276:
 3477              	 .align 1
 3478              	 .syntax unified
 3479              	 .thumb
 3480              	 .thumb_func
 3481              	 .fpu softvfp
 3483              	udd_ctrl_overflow:
 3484              	.LFB277:
1356:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1357:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1358:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_overflow(void)
1359:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3485              	 .loc 6 1359 0
 3486              	 .cfi_startproc
 3487              	 
 3488              	 
 3489              	 
 3490 1030 80B4     	 push {r7}
 3491              	.LCFI174:
 3492              	 .cfi_def_cfa_offset 4
 3493              	 .cfi_offset 7,-4
 3494 1032 00AF     	 add r7,sp,#0
 3495              	.LCFI175:
 3496              	 .cfi_def_cfa_register 7
1360:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_in_send(0)) {
 3497              	 .loc 6 1360 0
 3498 1034 094B     	 ldr r3,.L200
 3499 1036 1B68     	 ldr r3,[r3]
 3500 1038 03F00103 	 and r3,r3,#1
 3501 103c 002B     	 cmp r3,#0
 3502 103e 08D1     	 bne .L199
1361:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // overflow ignored if IN data is received
1362:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1363:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1364:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// The case of UDD_EPCTRL_DATA_IN is not managed
1365:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// because the OUT endpoint is already free and OUT ZLP accepted
1366:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1367:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
 3503              	 .loc 6 1367 0
 3504 1040 074B     	 ldr r3,.L200+4
 3505 1042 1B78     	 ldrb r3,[r3]
 3506 1044 032B     	 cmp r3,#3
 3507 1046 05D1     	 bne .L196
1368:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// A IN handshake is waiting by device,
1369:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// but host want extra OUT data then stall extra OUT data
1370:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_stall_handshake(0);
 3508              	 .loc 6 1370 0
 3509 1048 064B     	 ldr r3,.L200+8
 3510 104a 4FF40022 	 mov r2,#524288
 3511 104e 1A60     	 str r2,[r3]
 3512 1050 00E0     	 b .L196
 3513              	.L199:
1361:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // overflow ignored if IN data is received
 3514              	 .loc 6 1361 0
 3515 1052 00BF     	 nop
 3516              	.L196:
1371:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1372:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3517              	 .loc 6 1372 0
 3518 1054 BD46     	 mov sp,r7
 3519              	.LCFI176:
 3520              	 .cfi_def_cfa_register 13
 3521              	 
 3522 1056 80BC     	 pop {r7}
 3523              	.LCFI177:
 3524              	 .cfi_restore 7
 3525              	 .cfi_def_cfa_offset 0
 3526 1058 7047     	 bx lr
 3527              	.L201:
 3528 105a 00BF     	 .align 2
 3529              	.L200:
 3530 105c 30510A40 	 .word 1074417968
 3531 1060 00000000 	 .word udd_ep_control_state
 3532 1064 F0510A40 	 .word 1074418160
 3533              	 .cfi_endproc
 3534              	.LFE277:
 3536              	 .align 1
 3537              	 .syntax unified
 3538              	 .thumb
 3539              	 .thumb_func
 3540              	 .fpu softvfp
 3542              	udd_ctrl_stall_data:
 3543              	.LFB278:
1373:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1374:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1375:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_stall_data(void)
1376:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3544              	 .loc 6 1376 0
 3545              	 .cfi_startproc
 3546              	 
 3547              	 
 3548              	 
 3549 1068 80B4     	 push {r7}
 3550              	.LCFI178:
 3551              	 .cfi_def_cfa_offset 4
 3552              	 .cfi_offset 7,-4
 3553 106a 00AF     	 add r7,sp,#0
 3554              	.LCFI179:
 3555              	 .cfi_def_cfa_register 7
1377:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Stall all packets on IN & OUT control endpoint
1378:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
 3556              	 .loc 6 1378 0
 3557 106c 054B     	 ldr r3,.L203
 3558 106e 0522     	 movs r2,#5
 3559 1070 1A70     	 strb r2,[r3]
1379:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_stall_handshake(0);
 3560              	 .loc 6 1379 0
 3561 1072 054B     	 ldr r3,.L203+4
 3562 1074 4FF40022 	 mov r2,#524288
 3563 1078 1A60     	 str r2,[r3]
1380:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3564              	 .loc 6 1380 0
 3565 107a 00BF     	 nop
 3566 107c BD46     	 mov sp,r7
 3567              	.LCFI180:
 3568              	 .cfi_def_cfa_register 13
 3569              	 
 3570 107e 80BC     	 pop {r7}
 3571              	.LCFI181:
 3572              	 .cfi_restore 7
 3573              	 .cfi_def_cfa_offset 0
 3574 1080 7047     	 bx lr
 3575              	.L204:
 3576 1082 00BF     	 .align 2
 3577              	.L203:
 3578 1084 00000000 	 .word udd_ep_control_state
 3579 1088 F0510A40 	 .word 1074418160
 3580              	 .cfi_endproc
 3581              	.LFE278:
 3583              	 .align 1
 3584              	 .syntax unified
 3585              	 .thumb
 3586              	 .thumb_func
 3587              	 .fpu softvfp
 3589              	udd_ctrl_send_zlp_in:
 3590              	.LFB279:
1381:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1382:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1383:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_send_zlp_in(void)
1384:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3591              	 .loc 6 1384 0
 3592              	 .cfi_startproc
 3593              	 
 3594              	 
 3595 108c 80B5     	 push {r7,lr}
 3596              	.LCFI182:
 3597              	 .cfi_def_cfa_offset 8
 3598              	 .cfi_offset 7,-8
 3599              	 .cfi_offset 14,-4
 3600 108e 82B0     	 sub sp,sp,#8
 3601              	.LCFI183:
 3602              	 .cfi_def_cfa_offset 16
 3603 1090 00AF     	 add r7,sp,#0
 3604              	.LCFI184:
 3605              	 .cfi_def_cfa_register 7
1385:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1386:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1387:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
 3606              	 .loc 6 1387 0
 3607 1092 0F4B     	 ldr r3,.L206
 3608 1094 0322     	 movs r2,#3
 3609 1096 1A70     	 strb r2,[r3]
1388:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1389:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Validate and send empty IN packet on control endpoint
1390:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_udesc_rst_buf0_ctn(0);
 3610              	 .loc 6 1390 0
 3611 1098 0E4A     	 ldr r2,.L206+4
 3612 109a 5368     	 ldr r3,[r2,#4]
 3613 109c 6FF30E03 	 bfc r3,#0,#15
 3614 10a0 5360     	 str r3,[r2,#4]
1391:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1392:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 3615              	 .loc 6 1392 0
 3616 10a2 FFF709F8 	 bl cpu_irq_save
 3617 10a6 7860     	 str r0,[r7,#4]
1393:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1394:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Send ZLP on IN endpoint
1395:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_in_send(0);
 3618              	 .loc 6 1395 0
 3619 10a8 0B4B     	 ldr r3,.L206+8
 3620 10aa 0122     	 movs r2,#1
 3621 10ac 1A60     	 str r2,[r3]
1396:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_in_send_interrupt(0);
 3622              	 .loc 6 1396 0
 3623 10ae 0B4B     	 ldr r3,.L206+12
 3624 10b0 0122     	 movs r2,#1
 3625 10b2 1A60     	 str r2,[r3]
1397:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1398:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// To detect a protocol error, enable nak interrupt on data OUT phase
1399:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_nak_out(0);
 3626              	 .loc 6 1399 0
 3627 10b4 084B     	 ldr r3,.L206+8
 3628 10b6 0822     	 movs r2,#8
 3629 10b8 1A60     	 str r2,[r3]
1400:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_nak_out_interrupt(0);
 3630              	 .loc 6 1400 0
 3631 10ba 084B     	 ldr r3,.L206+12
 3632 10bc 0822     	 movs r2,#8
 3633 10be 1A60     	 str r2,[r3]
1401:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 3634              	 .loc 6 1401 0
 3635 10c0 7868     	 ldr r0,[r7,#4]
 3636 10c2 FFF724F8 	 bl cpu_irq_restore
1402:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3637              	 .loc 6 1402 0
 3638 10c6 00BF     	 nop
 3639 10c8 0837     	 adds r7,r7,#8
 3640              	.LCFI185:
 3641              	 .cfi_def_cfa_offset 8
 3642 10ca BD46     	 mov sp,r7
 3643              	.LCFI186:
 3644              	 .cfi_def_cfa_register 13
 3645              	 
 3646 10cc 80BD     	 pop {r7,pc}
 3647              	.L207:
 3648 10ce 00BF     	 .align 2
 3649              	.L206:
 3650 10d0 00000000 	 .word udd_ep_control_state
 3651 10d4 00000000 	 .word udd_g_ep_table
 3652 10d8 60510A40 	 .word 1074418016
 3653 10dc F0510A40 	 .word 1074418160
 3654              	 .cfi_endproc
 3655              	.LFE279:
 3657              	 .align 1
 3658              	 .syntax unified
 3659              	 .thumb
 3660              	 .thumb_func
 3661              	 .fpu softvfp
 3663              	udd_ctrl_send_zlp_out:
 3664              	.LFB280:
1403:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1404:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1405:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_send_zlp_out(void)
1406:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3665              	 .loc 6 1406 0
 3666              	 .cfi_startproc
 3667              	 
 3668              	 
 3669 10e0 80B5     	 push {r7,lr}
 3670              	.LCFI187:
 3671              	 .cfi_def_cfa_offset 8
 3672              	 .cfi_offset 7,-8
 3673              	 .cfi_offset 14,-4
 3674 10e2 82B0     	 sub sp,sp,#8
 3675              	.LCFI188:
 3676              	 .cfi_def_cfa_offset 16
 3677 10e4 00AF     	 add r7,sp,#0
 3678              	.LCFI189:
 3679              	 .cfi_def_cfa_register 7
1407:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1408:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1409:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
 3680              	 .loc 6 1409 0
 3681 10e6 094B     	 ldr r3,.L209
 3682 10e8 0422     	 movs r2,#4
 3683 10ea 1A70     	 strb r2,[r3]
1410:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1411:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// To detect a protocol error, enable nak interrupt on data IN phase
1412:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 3684              	 .loc 6 1412 0
 3685 10ec FEF7E4FF 	 bl cpu_irq_save
 3686 10f0 7860     	 str r0,[r7,#4]
1413:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ack_nak_in(0);
 3687              	 .loc 6 1413 0
 3688 10f2 074B     	 ldr r3,.L209+4
 3689 10f4 1022     	 movs r2,#16
 3690 10f6 1A60     	 str r2,[r3]
1414:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_enable_nak_in_interrupt(0);
 3691              	 .loc 6 1414 0
 3692 10f8 064B     	 ldr r3,.L209+8
 3693 10fa 1022     	 movs r2,#16
 3694 10fc 1A60     	 str r2,[r3]
1415:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 3695              	 .loc 6 1415 0
 3696 10fe 7868     	 ldr r0,[r7,#4]
 3697 1100 FFF705F8 	 bl cpu_irq_restore
1416:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3698              	 .loc 6 1416 0
 3699 1104 00BF     	 nop
 3700 1106 0837     	 adds r7,r7,#8
 3701              	.LCFI190:
 3702              	 .cfi_def_cfa_offset 8
 3703 1108 BD46     	 mov sp,r7
 3704              	.LCFI191:
 3705              	 .cfi_def_cfa_register 13
 3706              	 
 3707 110a 80BD     	 pop {r7,pc}
 3708              	.L210:
 3709              	 .align 2
 3710              	.L209:
 3711 110c 00000000 	 .word udd_ep_control_state
 3712 1110 60510A40 	 .word 1074418016
 3713 1114 F0510A40 	 .word 1074418160
 3714              	 .cfi_endproc
 3715              	.LFE280:
 3717              	 .align 1
 3718              	 .syntax unified
 3719              	 .thumb
 3720              	 .thumb_func
 3721              	 .fpu softvfp
 3723              	udd_ctrl_endofrequest:
 3724              	.LFB281:
1417:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1418:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1419:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ctrl_endofrequest(void)
1420:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3725              	 .loc 6 1420 0
 3726              	 .cfi_startproc
 3727              	 
 3728              	 
 3729 1118 80B5     	 push {r7,lr}
 3730              	.LCFI192:
 3731              	 .cfi_def_cfa_offset 8
 3732              	 .cfi_offset 7,-8
 3733              	 .cfi_offset 14,-4
 3734 111a 00AF     	 add r7,sp,#0
 3735              	.LCFI193:
 3736              	 .cfi_def_cfa_register 7
1421:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// If a callback is registered then call it
1422:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (udd_g_ctrlreq.callback) {
 3737              	 .loc 6 1422 0
 3738 111c 044B     	 ldr r3,.L214
 3739 111e 1B69     	 ldr r3,[r3,#16]
 3740 1120 002B     	 cmp r3,#0
 3741 1122 02D0     	 beq .L213
1423:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_g_ctrlreq.callback();
 3742              	 .loc 6 1423 0
 3743 1124 024B     	 ldr r3,.L214
 3744 1126 1B69     	 ldr r3,[r3,#16]
 3745 1128 9847     	 blx r3
 3746              	.LVL15:
 3747              	.L213:
1424:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1425:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3748              	 .loc 6 1425 0
 3749 112a 00BF     	 nop
 3750 112c 80BD     	 pop {r7,pc}
 3751              	.L215:
 3752 112e 00BF     	 .align 2
 3753              	.L214:
 3754 1130 00000000 	 .word udd_g_ctrlreq
 3755              	 .cfi_endproc
 3756              	.LFE281:
 3758              	 .align 1
 3759              	 .syntax unified
 3760              	 .thumb
 3761              	 .thumb_func
 3762              	 .fpu softvfp
 3764              	udd_ctrl_interrupt:
 3765              	.LFB282:
1426:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1427:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1428:../../../platform/sam/drivers/usbc/usbc_device.c **** static bool udd_ctrl_interrupt(void)
1429:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3766              	 .loc 6 1429 0
 3767              	 .cfi_startproc
 3768              	 
 3769              	 
 3770 1134 80B5     	 push {r7,lr}
 3771              	.LCFI194:
 3772              	 .cfi_def_cfa_offset 8
 3773              	 .cfi_offset 7,-8
 3774              	 .cfi_offset 14,-4
 3775 1136 00AF     	 add r7,sp,#0
 3776              	.LCFI195:
 3777              	 .cfi_def_cfa_register 7
1430:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1431:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!Is_udd_endpoint_interrupt(0)) {
 3778              	 .loc 6 1431 0
 3779 1138 274B     	 ldr r3,.L224
 3780 113a 5B68     	 ldr r3,[r3,#4]
 3781 113c 03F48053 	 and r3,r3,#4096
 3782 1140 002B     	 cmp r3,#0
 3783 1142 01D1     	 bne .L217
1432:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return false; // No interrupt events on control endpoint
 3784              	 .loc 6 1432 0
 3785 1144 0023     	 movs r3,#0
 3786 1146 44E0     	 b .L218
 3787              	.L217:
1433:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1434:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1435:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("0: ");
1436:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1437:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// By default disable overflow and underflow interrupt
1438:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_nak_in_interrupt(0);
 3788              	 .loc 6 1438 0
 3789 1148 244B     	 ldr r3,.L224+4
 3790 114a 1022     	 movs r2,#16
 3791 114c 1A60     	 str r2,[r3]
1439:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_nak_out_interrupt(0);
 3792              	 .loc 6 1439 0
 3793 114e 234B     	 ldr r3,.L224+4
 3794 1150 0822     	 movs r2,#8
 3795 1152 1A60     	 str r2,[r3]
1440:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1441:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Search event on control endpoint
1442:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_setup_received(0)) {
 3796              	 .loc 6 1442 0
 3797 1154 224B     	 ldr r3,.L224+8
 3798 1156 1B68     	 ldr r3,[r3]
 3799 1158 03F00403 	 and r3,r3,#4
 3800 115c 002B     	 cmp r3,#0
 3801 115e 03D0     	 beq .L219
1443:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("stup ");
1444:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// SETUP packet received
1445:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_setup_received();
 3802              	 .loc 6 1445 0
 3803 1160 FFF770FD 	 bl udd_ctrl_setup_received
1446:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return true;
 3804              	 .loc 6 1446 0
 3805 1164 0123     	 movs r3,#1
 3806 1166 34E0     	 b .L218
 3807              	.L219:
1447:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1448:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_out_received(0)) {
 3808              	 .loc 6 1448 0
 3809 1168 1D4B     	 ldr r3,.L224+8
 3810 116a 1B68     	 ldr r3,[r3]
 3811 116c 03F00203 	 and r3,r3,#2
 3812 1170 002B     	 cmp r3,#0
 3813 1172 03D0     	 beq .L220
1449:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("out ");
1450:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// OUT packet received
1451:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_out_received();
 3814              	 .loc 6 1451 0
 3815 1174 FFF784FE 	 bl udd_ctrl_out_received
1452:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return true;
 3816              	 .loc 6 1452 0
 3817 1178 0123     	 movs r3,#1
 3818 117a 2AE0     	 b .L218
 3819              	.L220:
1453:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1454:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
 3820              	 .loc 6 1454 0
 3821 117c 184B     	 ldr r3,.L224+8
 3822 117e 1B68     	 ldr r3,[r3]
 3823 1180 03F00103 	 and r3,r3,#1
 3824 1184 002B     	 cmp r3,#0
 3825 1186 09D0     	 beq .L221
 3826              	 .loc 6 1454 0 is_stmt 0 discriminator 1
 3827 1188 164B     	 ldr r3,.L224+12
 3828 118a 1B68     	 ldr r3,[r3]
 3829 118c 03F00103 	 and r3,r3,#1
 3830 1190 002B     	 cmp r3,#0
 3831 1192 03D0     	 beq .L221
1455:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("in ");
1456:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// IN packet sent
1457:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_in_sent();
 3832              	 .loc 6 1457 0 is_stmt 1
 3833 1194 FFF7D4FD 	 bl udd_ctrl_in_sent
1458:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return true;
 3834              	 .loc 6 1458 0
 3835 1198 0123     	 movs r3,#1
 3836 119a 1AE0     	 b .L218
 3837              	.L221:
1459:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1460:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_nak_out(0)) {
 3838              	 .loc 6 1460 0
 3839 119c 104B     	 ldr r3,.L224+8
 3840 119e 1B68     	 ldr r3,[r3]
 3841 11a0 03F00803 	 and r3,r3,#8
 3842 11a4 002B     	 cmp r3,#0
 3843 11a6 06D0     	 beq .L222
1461:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("nako ");
1462:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Overflow on OUT packet
1463:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_nak_out(0);
 3844              	 .loc 6 1463 0
 3845 11a8 0F4B     	 ldr r3,.L224+16
 3846 11aa 0822     	 movs r2,#8
 3847 11ac 1A60     	 str r2,[r3]
1464:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_overflow();
 3848              	 .loc 6 1464 0
 3849 11ae FFF73FFF 	 bl udd_ctrl_overflow
1465:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return true;
 3850              	 .loc 6 1465 0
 3851 11b2 0123     	 movs r3,#1
 3852 11b4 0DE0     	 b .L218
 3853              	.L222:
1466:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1467:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (Is_udd_nak_in(0)) {
 3854              	 .loc 6 1467 0
 3855 11b6 0A4B     	 ldr r3,.L224+8
 3856 11b8 1B68     	 ldr r3,[r3]
 3857 11ba 03F01003 	 and r3,r3,#16
 3858 11be 002B     	 cmp r3,#0
 3859 11c0 06D0     	 beq .L223
1468:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("naki ");
1469:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Underflow on IN packet
1470:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_nak_in(0);
 3860              	 .loc 6 1470 0
 3861 11c2 094B     	 ldr r3,.L224+16
 3862 11c4 1022     	 movs r2,#16
 3863 11c6 1A60     	 str r2,[r3]
1471:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ctrl_underflow();
 3864              	 .loc 6 1471 0
 3865 11c8 FFF712FF 	 bl udd_ctrl_underflow
1472:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return true;
 3866              	 .loc 6 1472 0
 3867 11cc 0123     	 movs r3,#1
 3868 11ce 00E0     	 b .L218
 3869              	.L223:
1473:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1474:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return false;
 3870              	 .loc 6 1474 0
 3871 11d0 0023     	 movs r3,#0
 3872              	.L218:
1475:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 3873              	 .loc 6 1475 0
 3874 11d2 1846     	 mov r0,r3
 3875 11d4 80BD     	 pop {r7,pc}
 3876              	.L225:
 3877 11d6 00BF     	 .align 2
 3878              	.L224:
 3879 11d8 00500A40 	 .word 1074417664
 3880 11dc 20520A40 	 .word 1074418208
 3881 11e0 30510A40 	 .word 1074417968
 3882 11e4 C0510A40 	 .word 1074418112
 3883 11e8 60510A40 	 .word 1074418016
 3884              	 .cfi_endproc
 3885              	.LFE282:
 3887              	 .align 1
 3888              	 .syntax unified
 3889              	 .thumb
 3890              	 .thumb_func
 3891              	 .fpu softvfp
 3893              	udd_ep_trans_done:
 3894              	.LFB283:
1476:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1477:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1478:../../../platform/sam/drivers/usbc/usbc_device.c **** //--------------------------------------------------------
1479:../../../platform/sam/drivers/usbc/usbc_device.c **** //--- INTERNAL ROUTINES TO MANAGED THE BULK/INTERRUPT/ISOCHRONOUS ENDPOINTS
1480:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1481:../../../platform/sam/drivers/usbc/usbc_device.c **** #if (0!=USB_DEVICE_MAX_EP)
1482:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1483:../../../platform/sam/drivers/usbc/usbc_device.c **** static void udd_ep_trans_done(udd_ep_id_t ep)
1484:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 3895              	 .loc 6 1484 0
 3896              	 .cfi_startproc
 3897              	 
 3898              	 
 3899 11ec 90B5     	 push {r4,r7,lr}
 3900              	.LCFI196:
 3901              	 .cfi_def_cfa_offset 12
 3902              	 .cfi_offset 4,-12
 3903              	 .cfi_offset 7,-8
 3904              	 .cfi_offset 14,-4
 3905 11ee 87B0     	 sub sp,sp,#28
 3906              	.LCFI197:
 3907              	 .cfi_def_cfa_offset 40
 3908 11f0 00AF     	 add r7,sp,#0
 3909              	.LCFI198:
 3910              	 .cfi_def_cfa_register 7
 3911 11f2 0346     	 mov r3,r0
 3912 11f4 FB71     	 strb r3,[r7,#7]
1485:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_job_t *ptr_job;
1486:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint16_t ep_size, nb_trans;
1487:../../../platform/sam/drivers/usbc/usbc_device.c **** 	uint16_t next_trans;
1488:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_id_t ep_num;
1489:../../../platform/sam/drivers/usbc/usbc_device.c **** 	irqflags_t flags;
1490:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1491:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ep_num = ep & USB_EP_ADDR_MASK;
 3913              	 .loc 6 1491 0
 3914 11f6 FB79     	 ldrb r3,[r7,#7]
 3915 11f8 03F00F03 	 and r3,r3,#15
 3916 11fc FB74     	 strb r3,[r7,#19]
1492:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ep_size = udd_get_endpoint_size(ep_num);
 3917              	 .loc 6 1492 0
 3918 11fe FB7C     	 ldrb r3,[r7,#19]
 3919 1200 9A00     	 lsls r2,r3,#2
 3920 1202 744B     	 ldr r3,.L244
 3921 1204 1344     	 add r3,r3,r2
 3922 1206 1B68     	 ldr r3,[r3]
 3923 1208 1B09     	 lsrs r3,r3,#4
 3924 120a 03F00703 	 and r3,r3,#7
 3925 120e 0822     	 movs r2,#8
 3926 1210 02FA03F3 	 lsl r3,r2,r3
 3927 1214 3B82     	 strh r3,[r7,#16]
1493:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1494:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Get job corresponding at endpoint
1495:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job = &udd_ep_job[ep_num - 1];
 3928              	 .loc 6 1495 0
 3929 1216 FB7C     	 ldrb r3,[r7,#19]
 3930 1218 5A1E     	 subs r2,r3,#1
 3931 121a 1346     	 mov r3,r2
 3932 121c 9B00     	 lsls r3,r3,#2
 3933 121e 1344     	 add r3,r3,r2
 3934 1220 9B00     	 lsls r3,r3,#2
 3935 1222 6D4A     	 ldr r2,.L244+4
 3936 1224 1344     	 add r3,r3,r2
 3937 1226 FB60     	 str r3,[r7,#12]
1496:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1497:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Disable interrupt of endpoint
1498:../../../platform/sam/drivers/usbc/usbc_device.c **** 	flags = cpu_irq_save();
 3938              	 .loc 6 1498 0
 3939 1228 FEF746FF 	 bl cpu_irq_save
 3940 122c B860     	 str r0,[r7,#8]
1499:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_disable_endpoint_interrupt(ep_num);
 3941              	 .loc 6 1499 0
 3942 122e 6B4A     	 ldr r2,.L244+8
 3943 1230 FB7C     	 ldrb r3,[r7,#19]
 3944 1232 4FF48051 	 mov r1,#4096
 3945 1236 01FA03F3 	 lsl r3,r1,r3
 3946 123a 5361     	 str r3,[r2,#20]
1500:../../../platform/sam/drivers/usbc/usbc_device.c **** 	cpu_irq_restore(flags);
 3947              	 .loc 6 1500 0
 3948 123c B868     	 ldr r0,[r7,#8]
 3949 123e FEF766FF 	 bl cpu_irq_restore
1501:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1502:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (!ptr_job->busy) {
 3950              	 .loc 6 1502 0
 3951 1242 FB68     	 ldr r3,[r7,#12]
 3952 1244 1B7C     	 ldrb r3,[r3,#16]
 3953 1246 03F00103 	 and r3,r3,#1
 3954 124a DBB2     	 uxtb r3,r3
 3955 124c 002B     	 cmp r3,#0
 3956 124e 00F0C681 	 beq .L242
1503:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return; // No job is running, then ignore it (system error)
1504:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1505:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1506:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
 3957              	 .loc 6 1506 0
 3958 1252 97F90730 	 ldrsb r3,[r7,#7]
 3959 1256 002B     	 cmp r3,#0
 3960 1258 80F2CC80 	 bge .L229
1507:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Transfer complete on IN
1508:../../../platform/sam/drivers/usbc/usbc_device.c **** 		nb_trans = udd_udesc_get_buf0_size(ep_num);
 3961              	 .loc 6 1508 0
 3962 125c FB7C     	 ldrb r3,[r7,#19]
 3963 125e 5B00     	 lsls r3,r3,#1
 3964 1260 5F4A     	 ldr r2,.L244+12
 3965 1262 1B01     	 lsls r3,r3,#4
 3966 1264 1344     	 add r3,r3,r2
 3967 1266 5B68     	 ldr r3,[r3,#4]
 3968 1268 C3F30E43 	 ubfx r3,r3,#16,#15
 3969 126c 9BB2     	 uxth r3,r3
 3970 126e FB82     	 strh r3,[r7,#22]
1509:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1510:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Lock emission of new IN packet
1511:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_busy_bank0(ep_num);
 3971              	 .loc 6 1511 0
 3972 1270 FB7C     	 ldrb r3,[r7,#19]
 3973 1272 9A00     	 lsls r2,r3,#2
 3974 1274 5B4B     	 ldr r3,.L244+16
 3975 1276 1344     	 add r3,r3,r2
 3976 1278 4FF08072 	 mov r2,#16777216
 3977 127c 1A60     	 str r2,[r3]
1512:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1513:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Ack interrupt
1514:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_in_send(ep_num);
 3978              	 .loc 6 1514 0
 3979 127e FB7C     	 ldrb r3,[r7,#19]
 3980 1280 9A00     	 lsls r2,r3,#2
 3981 1282 594B     	 ldr r3,.L244+20
 3982 1284 1344     	 add r3,r3,r2
 3983 1286 0122     	 movs r2,#1
 3984 1288 1A60     	 str r2,[r3]
1515:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1516:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (0 == nb_trans) {
 3985              	 .loc 6 1516 0
 3986 128a FB8A     	 ldrh r3,[r7,#22]
 3987 128c 002B     	 cmp r3,#0
 3988 128e 13D1     	 bne .L230
1517:../../../platform/sam/drivers/usbc/usbc_device.c **** 			if (0 == udd_nb_busy_bank(ep_num)) {
 3989              	 .loc 6 1517 0
 3990 1290 FB7C     	 ldrb r3,[r7,#19]
 3991 1292 9A00     	 lsls r2,r3,#2
 3992 1294 554B     	 ldr r3,.L244+24
 3993 1296 1344     	 add r3,r3,r2
 3994 1298 1B68     	 ldr r3,[r3]
 3995 129a 1B0B     	 lsrs r3,r3,#12
 3996 129c 03F00303 	 and r3,r3,#3
 3997 12a0 002B     	 cmp r3,#0
 3998 12a2 09D1     	 bne .L230
1518:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// All byte are transfered than take nb byte requested
1519:../../../platform/sam/drivers/usbc/usbc_device.c **** 				nb_trans = udd_udesc_get_buf0_ctn(ep_num);
 3999              	 .loc 6 1519 0
 4000 12a4 FB7C     	 ldrb r3,[r7,#19]
 4001 12a6 5B00     	 lsls r3,r3,#1
 4002 12a8 4D4A     	 ldr r2,.L244+12
 4003 12aa 1B01     	 lsls r3,r3,#4
 4004 12ac 1344     	 add r3,r3,r2
 4005 12ae 5B68     	 ldr r3,[r3,#4]
 4006 12b0 C3F30E03 	 ubfx r3,r3,#0,#15
 4007 12b4 9BB2     	 uxth r3,r3
 4008 12b6 FB82     	 strh r3,[r7,#22]
 4009              	.L230:
1520:../../../platform/sam/drivers/usbc/usbc_device.c **** 			}
1521:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1522:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Update number of data transfered
1523:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("i%d ", nb_trans);
1524:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->nb_trans += nb_trans;
 4010              	 .loc 6 1524 0
 4011 12b8 FB68     	 ldr r3,[r7,#12]
 4012 12ba DA68     	 ldr r2,[r3,#12]
 4013 12bc FB8A     	 ldrh r3,[r7,#22]
 4014 12be 1A44     	 add r2,r2,r3
 4015 12c0 FB68     	 ldr r3,[r7,#12]
 4016 12c2 DA60     	 str r2,[r3,#12]
1525:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1526:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Need to send other data
1527:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if ((ptr_job->nb_trans != ptr_job->buf_size)
 4017              	 .loc 6 1527 0
 4018 12c4 FB68     	 ldr r3,[r7,#12]
 4019 12c6 DA68     	 ldr r2,[r3,#12]
 4020 12c8 FB68     	 ldr r3,[r7,#12]
 4021 12ca 9B68     	 ldr r3,[r3,#8]
 4022 12cc 9A42     	 cmp r2,r3
 4023 12ce 07D1     	 bne .L231
1528:../../../platform/sam/drivers/usbc/usbc_device.c **** 				|| ptr_job->b_shortpacket) {
 4024              	 .loc 6 1528 0
 4025 12d0 FB68     	 ldr r3,[r7,#12]
 4026 12d2 1B7C     	 ldrb r3,[r3,#16]
 4027 12d4 03F00203 	 and r3,r3,#2
 4028 12d8 DBB2     	 uxtb r3,r3
 4029 12da 002B     	 cmp r3,#0
 4030 12dc 00F06D81 	 beq .L232
 4031              	.L231:
1529:../../../platform/sam/drivers/usbc/usbc_device.c **** 			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
 4032              	 .loc 6 1529 0
 4033 12e0 FB68     	 ldr r3,[r7,#12]
 4034 12e2 9B68     	 ldr r3,[r3,#8]
 4035 12e4 9AB2     	 uxth r2,r3
 4036 12e6 FB68     	 ldr r3,[r7,#12]
 4037 12e8 DB68     	 ldr r3,[r3,#12]
 4038 12ea 9BB2     	 uxth r3,r3
 4039 12ec D31A     	 subs r3,r2,r3
 4040 12ee BB82     	 strh r3,[r7,#20]
1530:../../../platform/sam/drivers/usbc/usbc_device.c **** 			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
 4041              	 .loc 6 1530 0
 4042 12f0 B7F91430 	 ldrsh r3,[r7,#20]
 4043 12f4 002B     	 cmp r3,#0
 4044 12f6 16DA     	 bge .L233
1531:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// The USB hardware support a maximum
1532:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
1533:../../../platform/sam/drivers/usbc/usbc_device.c **** 				next_trans = UDD_ENDPOINT_MAX_TRANS -
1534:../../../platform/sam/drivers/usbc/usbc_device.c **** 						(UDD_ENDPOINT_MAX_TRANS % ep_size);
 4045              	 .loc 6 1534 0
 4046 12f8 3B8A     	 ldrh r3,[r7,#16]
 4047 12fa 47F6FF72 	 movw r2,#32767
 4048 12fe 92FBF3F1 	 sdiv r1,r2,r3
 4049 1302 03FB01F3 	 mul r3,r3,r1
 4050 1306 D31A     	 subs r3,r2,r3
1533:../../../platform/sam/drivers/usbc/usbc_device.c **** 						(UDD_ENDPOINT_MAX_TRANS % ep_size);
 4051              	 .loc 6 1533 0
 4052 1308 9BB2     	 uxth r3,r3
 4053 130a C3F5FF43 	 rsb r3,r3,#32640
 4054 130e 7F33     	 adds r3,r3,#127
 4055 1310 BB82     	 strh r3,[r7,#20]
1535:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_udesc_set_buf0_autozlp(ep_num, false);
 4056              	 .loc 6 1535 0
 4057 1312 FB7C     	 ldrb r3,[r7,#19]
 4058 1314 5B00     	 lsls r3,r3,#1
 4059 1316 324A     	 ldr r2,.L244+12
 4060 1318 1B01     	 lsls r3,r3,#4
 4061 131a 1A44     	 add r2,r2,r3
 4062 131c 5368     	 ldr r3,[r2,#4]
 4063 131e 6FF3DF73 	 bfc r3,#31,#1
 4064 1322 5360     	 str r3,[r2,#4]
 4065 1324 12E0     	 b .L234
 4066              	.L233:
1536:../../../platform/sam/drivers/usbc/usbc_device.c **** 			} else {
1537:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// Need ZLP, if requested and last packet is not a short packet
1538:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_udesc_set_buf0_autozlp(ep_num, ptr_job->b_shortpacket);
 4067              	 .loc 6 1538 0
 4068 1326 FB7C     	 ldrb r3,[r7,#19]
 4069 1328 5B00     	 lsls r3,r3,#1
 4070 132a FA68     	 ldr r2,[r7,#12]
 4071 132c 127C     	 ldrb r2,[r2,#16]
 4072 132e C2F34002 	 ubfx r2,r2,#1,#1
 4073 1332 D1B2     	 uxtb r1,r2
 4074 1334 2A4A     	 ldr r2,.L244+12
 4075 1336 1B01     	 lsls r3,r3,#4
 4076 1338 1A44     	 add r2,r2,r3
 4077 133a 5368     	 ldr r3,[r2,#4]
 4078 133c 61F3DF73 	 bfi r3,r1,#31,#1
 4079 1340 5360     	 str r3,[r2,#4]
1539:../../../platform/sam/drivers/usbc/usbc_device.c **** 				ptr_job->b_shortpacket = false; // No need to request another ZLP
 4080              	 .loc 6 1539 0
 4081 1342 FA68     	 ldr r2,[r7,#12]
 4082 1344 137C     	 ldrb r3,[r2,#16]
 4083 1346 6FF34103 	 bfc r3,#1,#1
 4084 134a 1374     	 strb r3,[r2,#16]
 4085              	.L234:
1540:../../../platform/sam/drivers/usbc/usbc_device.c **** 			}
1541:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1542:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_udesc_set_buf0_ctn(ep_num, next_trans);
 4086              	 .loc 6 1542 0
 4087 134c FB7C     	 ldrb r3,[r7,#19]
 4088 134e 5B00     	 lsls r3,r3,#1
 4089 1350 BA8A     	 ldrh r2,[r7,#20]
 4090 1352 C2F30E02 	 ubfx r2,r2,#0,#15
 4091 1356 91B2     	 uxth r1,r2
 4092 1358 214A     	 ldr r2,.L244+12
 4093 135a 1B01     	 lsls r3,r3,#4
 4094 135c 1A44     	 add r2,r2,r3
 4095 135e 5368     	 ldr r3,[r2,#4]
 4096 1360 61F30E03 	 bfi r3,r1,#0,#15
 4097 1364 5360     	 str r3,[r2,#4]
1543:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_udesc_rst_buf0_size(ep_num);
 4098              	 .loc 6 1543 0
 4099 1366 FB7C     	 ldrb r3,[r7,#19]
 4100 1368 5B00     	 lsls r3,r3,#1
 4101 136a 1D4A     	 ldr r2,.L244+12
 4102 136c 1B01     	 lsls r3,r3,#4
 4103 136e 1A44     	 add r2,r2,r3
 4104 1370 5368     	 ldr r3,[r2,#4]
 4105 1372 6FF31E43 	 bfc r3,#16,#15
 4106 1376 5360     	 str r3,[r2,#4]
1544:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1545:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Link the user buffer directly on USB hardware DMA
1546:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_udesc_set_buf0_addr(ep_num,
 4107              	 .loc 6 1546 0
 4108 1378 FB7C     	 ldrb r3,[r7,#19]
 4109 137a 5B00     	 lsls r3,r3,#1
 4110 137c FA68     	 ldr r2,[r7,#12]
 4111 137e 5168     	 ldr r1,[r2,#4]
 4112 1380 FA68     	 ldr r2,[r7,#12]
 4113 1382 D268     	 ldr r2,[r2,#12]
 4114 1384 0A44     	 add r2,r2,r1
 4115 1386 1649     	 ldr r1,.L244+12
 4116 1388 1B01     	 lsls r3,r3,#4
 4117 138a 0B44     	 add r3,r3,r1
 4118 138c 1A60     	 str r2,[r3]
1547:../../../platform/sam/drivers/usbc/usbc_device.c **** 					&ptr_job->buf[ptr_job->nb_trans]);
1548:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1549:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Start transfer
1550:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_ack_fifocon(ep_num);
 4119              	 .loc 6 1550 0
 4120 138e FB7C     	 ldrb r3,[r7,#19]
 4121 1390 9A00     	 lsls r2,r3,#2
 4122 1392 174B     	 ldr r3,.L244+28
 4123 1394 1344     	 add r3,r3,r2
 4124 1396 4FF48042 	 mov r2,#16384
 4125 139a 1A60     	 str r2,[r3]
1551:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_disable_busy_bank0(ep_num);
 4126              	 .loc 6 1551 0
 4127 139c FB7C     	 ldrb r3,[r7,#19]
 4128 139e 9A00     	 lsls r2,r3,#2
 4129 13a0 134B     	 ldr r3,.L244+28
 4130 13a2 1344     	 add r3,r3,r2
 4131 13a4 4FF08072 	 mov r2,#16777216
 4132 13a8 1A60     	 str r2,[r3]
1552:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1553:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Enable interrupt
1554:../../../platform/sam/drivers/usbc/usbc_device.c **** 			flags = cpu_irq_save();
 4133              	 .loc 6 1554 0
 4134 13aa FEF785FE 	 bl cpu_irq_save
 4135 13ae B860     	 str r0,[r7,#8]
1555:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_enable_in_send_interrupt(ep_num);
 4136              	 .loc 6 1555 0
 4137 13b0 FB7C     	 ldrb r3,[r7,#19]
 4138 13b2 9A00     	 lsls r2,r3,#2
 4139 13b4 0B4B     	 ldr r3,.L244+16
 4140 13b6 1344     	 add r3,r3,r2
 4141 13b8 0122     	 movs r2,#1
 4142 13ba 1A60     	 str r2,[r3]
1556:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_enable_endpoint_interrupt(ep_num);
 4143              	 .loc 6 1556 0
 4144 13bc 074A     	 ldr r2,.L244+8
 4145 13be FB7C     	 ldrb r3,[r7,#19]
 4146 13c0 4FF48051 	 mov r1,#4096
 4147 13c4 01FA03F3 	 lsl r3,r1,r3
 4148 13c8 9361     	 str r3,[r2,#24]
1557:../../../platform/sam/drivers/usbc/usbc_device.c **** 			cpu_irq_restore(flags);
 4149              	 .loc 6 1557 0
 4150 13ca B868     	 ldr r0,[r7,#8]
 4151 13cc FEF79FFE 	 bl cpu_irq_restore
1558:../../../platform/sam/drivers/usbc/usbc_device.c **** 			return;
 4152              	 .loc 6 1558 0
 4153 13d0 08E1     	 b .L226
 4154              	.L245:
 4155 13d2 00BF     	 .align 2
 4156              	.L244:
 4157 13d4 00510A40 	 .word 1074417920
 4158 13d8 00000000 	 .word udd_ep_job
 4159 13dc 00500A40 	 .word 1074417664
 4160 13e0 00000000 	 .word udd_g_ep_table
 4161 13e4 F0510A40 	 .word 1074418160
 4162 13e8 60510A40 	 .word 1074418016
 4163 13ec 30510A40 	 .word 1074417968
 4164 13f0 20520A40 	 .word 1074418208
 4165              	.L229:
1559:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1560:../../../platform/sam/drivers/usbc/usbc_device.c **** 	} else {
1561:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Transfer complete on OUT
1562:../../../platform/sam/drivers/usbc/usbc_device.c **** 		nb_trans = udd_udesc_get_buf0_ctn(ep_num);
 4166              	 .loc 6 1562 0
 4167 13f4 FB7C     	 ldrb r3,[r7,#19]
 4168 13f6 5B00     	 lsls r3,r3,#1
 4169 13f8 7C4A     	 ldr r2,.L246
 4170 13fa 1B01     	 lsls r3,r3,#4
 4171 13fc 1344     	 add r3,r3,r2
 4172 13fe 5B68     	 ldr r3,[r3,#4]
 4173 1400 C3F30E03 	 ubfx r3,r3,#0,#15
 4174 1404 9BB2     	 uxth r3,r3
 4175 1406 FB82     	 strh r3,[r7,#22]
1563:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1564:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Lock reception of new OUT packet
1565:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_enable_busy_bank0(ep_num);
 4176              	 .loc 6 1565 0
 4177 1408 FB7C     	 ldrb r3,[r7,#19]
 4178 140a 9A00     	 lsls r2,r3,#2
 4179 140c 784B     	 ldr r3,.L246+4
 4180 140e 1344     	 add r3,r3,r2
 4181 1410 4FF08072 	 mov r2,#16777216
 4182 1414 1A60     	 str r2,[r3]
1566:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1567:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Ack interrupt
1568:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_out_received(ep_num);
 4183              	 .loc 6 1568 0
 4184 1416 FB7C     	 ldrb r3,[r7,#19]
 4185 1418 9A00     	 lsls r2,r3,#2
 4186 141a 764B     	 ldr r3,.L246+8
 4187 141c 1344     	 add r3,r3,r2
 4188 141e 0222     	 movs r2,#2
 4189 1420 1A60     	 str r2,[r3]
1569:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ack_fifocon(ep_num);
 4190              	 .loc 6 1569 0
 4191 1422 FB7C     	 ldrb r3,[r7,#19]
 4192 1424 9A00     	 lsls r2,r3,#2
 4193 1426 744B     	 ldr r3,.L246+12
 4194 1428 1344     	 add r3,r3,r2
 4195 142a 4FF48042 	 mov r2,#16384
 4196 142e 1A60     	 str r2,[r3]
1570:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1571:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("o%d ", nb_trans);
1572:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1573:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Can be necessary to copy data receive from cache buffer to user buffer
1574:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (ptr_job->b_use_out_cache_buffer) {
 4197              	 .loc 6 1574 0
 4198 1430 FB68     	 ldr r3,[r7,#12]
 4199 1432 1B7C     	 ldrb r3,[r3,#16]
 4200 1434 03F00403 	 and r3,r3,#4
 4201 1438 DBB2     	 uxtb r3,r3
 4202 143a 002B     	 cmp r3,#0
 4203 143c 15D0     	 beq .L235
1575:../../../platform/sam/drivers/usbc/usbc_device.c **** 			memcpy(&ptr_job->buf[ptr_job->nb_trans],
 4204              	 .loc 6 1575 0
 4205 143e FB68     	 ldr r3,[r7,#12]
 4206 1440 5A68     	 ldr r2,[r3,#4]
 4207 1442 FB68     	 ldr r3,[r7,#12]
 4208 1444 DB68     	 ldr r3,[r3,#12]
 4209 1446 D018     	 adds r0,r2,r3
1576:../../../platform/sam/drivers/usbc/usbc_device.c **** 					udd_ep_out_cache_buffer[ep_num - 1],
 4210              	 .loc 6 1576 0
 4211 1448 FB7C     	 ldrb r3,[r7,#19]
 4212 144a 013B     	 subs r3,r3,#1
 4213 144c 9B01     	 lsls r3,r3,#6
 4214 144e 6B4A     	 ldr r2,.L246+16
 4215 1450 9C18     	 adds r4,r3,r2
1577:../../../platform/sam/drivers/usbc/usbc_device.c **** 					ptr_job->buf_size % ep_size);
 4216              	 .loc 6 1577 0
 4217 1452 FB68     	 ldr r3,[r7,#12]
 4218 1454 9B68     	 ldr r3,[r3,#8]
1575:../../../platform/sam/drivers/usbc/usbc_device.c **** 			memcpy(&ptr_job->buf[ptr_job->nb_trans],
 4219              	 .loc 6 1575 0
 4220 1456 3A8A     	 ldrh r2,[r7,#16]
 4221              	 .loc 6 1577 0
 4222 1458 B3FBF2F1 	 udiv r1,r3,r2
 4223 145c 02FB01F2 	 mul r2,r2,r1
 4224 1460 9B1A     	 subs r3,r3,r2
1575:../../../platform/sam/drivers/usbc/usbc_device.c **** 			memcpy(&ptr_job->buf[ptr_job->nb_trans],
 4225              	 .loc 6 1575 0
 4226 1462 1A46     	 mov r2,r3
 4227 1464 2146     	 mov r1,r4
 4228 1466 664B     	 ldr r3,.L246+20
 4229 1468 9847     	 blx r3
 4230              	.LVL16:
 4231              	.L235:
1578:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1579:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1580:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// Update number of data transfered
1581:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->nb_trans += nb_trans;
 4232              	 .loc 6 1581 0
 4233 146a FB68     	 ldr r3,[r7,#12]
 4234 146c DA68     	 ldr r2,[r3,#12]
 4235 146e FB8A     	 ldrh r3,[r7,#22]
 4236 1470 1A44     	 add r2,r2,r3
 4237 1472 FB68     	 ldr r3,[r7,#12]
 4238 1474 DA60     	 str r2,[r3,#12]
1582:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (ptr_job->nb_trans > ptr_job->buf_size) {
 4239              	 .loc 6 1582 0
 4240 1476 FB68     	 ldr r3,[r7,#12]
 4241 1478 DA68     	 ldr r2,[r3,#12]
 4242 147a FB68     	 ldr r3,[r7,#12]
 4243 147c 9B68     	 ldr r3,[r3,#8]
 4244 147e 9A42     	 cmp r2,r3
 4245 1480 03D9     	 bls .L236
1583:../../../platform/sam/drivers/usbc/usbc_device.c **** 			ptr_job->nb_trans = ptr_job->buf_size;
 4246              	 .loc 6 1583 0
 4247 1482 FB68     	 ldr r3,[r7,#12]
 4248 1484 9A68     	 ldr r2,[r3,#8]
 4249 1486 FB68     	 ldr r3,[r7,#12]
 4250 1488 DA60     	 str r2,[r3,#12]
 4251              	.L236:
1584:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1585:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1586:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// If all previous data requested are received and user buffer not full
1587:../../../platform/sam/drivers/usbc/usbc_device.c **** 		// then need to receive other data
1588:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if ((nb_trans == udd_udesc_get_buf0_size(ep_num))
 4252              	 .loc 6 1588 0
 4253 148a FB7C     	 ldrb r3,[r7,#19]
 4254 148c 5B00     	 lsls r3,r3,#1
 4255 148e 574A     	 ldr r2,.L246
 4256 1490 1B01     	 lsls r3,r3,#4
 4257 1492 1344     	 add r3,r3,r2
 4258 1494 5B68     	 ldr r3,[r3,#4]
 4259 1496 C3F30E43 	 ubfx r3,r3,#16,#15
 4260 149a 9BB2     	 uxth r3,r3
 4261 149c 1A46     	 mov r2,r3
 4262 149e FB8A     	 ldrh r3,[r7,#22]
 4263 14a0 9342     	 cmp r3,r2
 4264 14a2 40F08A80 	 bne .L232
1589:../../../platform/sam/drivers/usbc/usbc_device.c **** 			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
 4265              	 .loc 6 1589 0
 4266 14a6 FB68     	 ldr r3,[r7,#12]
 4267 14a8 DA68     	 ldr r2,[r3,#12]
 4268 14aa FB68     	 ldr r3,[r7,#12]
 4269 14ac 9B68     	 ldr r3,[r3,#8]
 4270 14ae 9A42     	 cmp r2,r3
 4271 14b0 00F08380 	 beq .L232
1590:../../../platform/sam/drivers/usbc/usbc_device.c **** 			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
 4272              	 .loc 6 1590 0
 4273 14b4 FB68     	 ldr r3,[r7,#12]
 4274 14b6 9B68     	 ldr r3,[r3,#8]
 4275 14b8 9AB2     	 uxth r2,r3
 4276 14ba FB68     	 ldr r3,[r7,#12]
 4277 14bc DB68     	 ldr r3,[r3,#12]
 4278 14be 9BB2     	 uxth r3,r3
 4279 14c0 D31A     	 subs r3,r2,r3
 4280 14c2 BB82     	 strh r3,[r7,#20]
1591:../../../platform/sam/drivers/usbc/usbc_device.c **** 			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
 4281              	 .loc 6 1591 0
 4282 14c4 B7F91430 	 ldrsh r3,[r7,#20]
 4283 14c8 002B     	 cmp r3,#0
 4284 14ca 0DDA     	 bge .L237
1592:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// The USB hardware support a maximum transfer size
1593:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// of UDD_ENDPOINT_MAX_TRANS Bytes
1594:../../../platform/sam/drivers/usbc/usbc_device.c **** 				next_trans = UDD_ENDPOINT_MAX_TRANS
1595:../../../platform/sam/drivers/usbc/usbc_device.c **** 						- (UDD_ENDPOINT_MAX_TRANS % ep_size);
 4285              	 .loc 6 1595 0
 4286 14cc 3B8A     	 ldrh r3,[r7,#16]
 4287 14ce 47F6FF72 	 movw r2,#32767
 4288 14d2 92FBF3F1 	 sdiv r1,r2,r3
 4289 14d6 03FB01F3 	 mul r3,r3,r1
 4290 14da D31A     	 subs r3,r2,r3
 4291 14dc 9BB2     	 uxth r3,r3
1594:../../../platform/sam/drivers/usbc/usbc_device.c **** 						- (UDD_ENDPOINT_MAX_TRANS % ep_size);
 4292              	 .loc 6 1594 0
 4293 14de C3F5FF43 	 rsb r3,r3,#32640
 4294 14e2 7F33     	 adds r3,r3,#127
 4295 14e4 BB82     	 strh r3,[r7,#20]
 4296 14e6 0AE0     	 b .L238
 4297              	.L237:
1596:../../../platform/sam/drivers/usbc/usbc_device.c **** 			} else {
1597:../../../platform/sam/drivers/usbc/usbc_device.c **** 				next_trans -= next_trans % ep_size;
 4298              	 .loc 6 1597 0
 4299 14e8 BB8A     	 ldrh r3,[r7,#20]
 4300 14ea 3A8A     	 ldrh r2,[r7,#16]
 4301 14ec B3FBF2F1 	 udiv r1,r3,r2
 4302 14f0 02FB01F2 	 mul r2,r2,r1
 4303 14f4 9B1A     	 subs r3,r3,r2
 4304 14f6 9BB2     	 uxth r3,r3
 4305 14f8 BA8A     	 ldrh r2,[r7,#20]
 4306 14fa D31A     	 subs r3,r2,r3
 4307 14fc BB82     	 strh r3,[r7,#20]
 4308              	.L238:
1598:../../../platform/sam/drivers/usbc/usbc_device.c **** 			}
1599:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1600:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_udesc_rst_buf0_ctn(ep_num);
 4309              	 .loc 6 1600 0
 4310 14fe FB7C     	 ldrb r3,[r7,#19]
 4311 1500 5B00     	 lsls r3,r3,#1
 4312 1502 3A4A     	 ldr r2,.L246
 4313 1504 1B01     	 lsls r3,r3,#4
 4314 1506 1A44     	 add r2,r2,r3
 4315 1508 5368     	 ldr r3,[r2,#4]
 4316 150a 6FF30E03 	 bfc r3,#0,#15
 4317 150e 5360     	 str r3,[r2,#4]
1601:../../../platform/sam/drivers/usbc/usbc_device.c **** 			if (next_trans < ep_size) {
 4318              	 .loc 6 1601 0
 4319 1510 BA8A     	 ldrh r2,[r7,#20]
 4320 1512 3B8A     	 ldrh r3,[r7,#16]
 4321 1514 9A42     	 cmp r2,r3
 4322 1516 1DD2     	 bcs .L239
1602:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// Use the cache buffer for Bulk or Interrupt size endpoint
1603:../../../platform/sam/drivers/usbc/usbc_device.c **** 				ptr_job->b_use_out_cache_buffer = true;
 4323              	 .loc 6 1603 0
 4324 1518 FA68     	 ldr r2,[r7,#12]
 4325 151a 137C     	 ldrb r3,[r2,#16]
 4326 151c 43F00403 	 orr r3,r3,#4
 4327 1520 1374     	 strb r3,[r2,#16]
1604:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_udesc_set_buf0_addr(ep_num,
 4328              	 .loc 6 1604 0
 4329 1522 FB7C     	 ldrb r3,[r7,#19]
 4330 1524 5B00     	 lsls r3,r3,#1
 4331 1526 FA7C     	 ldrb r2,[r7,#19]
 4332 1528 013A     	 subs r2,r2,#1
 4333 152a 9201     	 lsls r2,r2,#6
 4334 152c 3349     	 ldr r1,.L246+16
 4335 152e 0A44     	 add r2,r2,r1
 4336 1530 2E49     	 ldr r1,.L246
 4337 1532 1B01     	 lsls r3,r3,#4
 4338 1534 0B44     	 add r3,r3,r1
 4339 1536 1A60     	 str r2,[r3]
1605:../../../platform/sam/drivers/usbc/usbc_device.c **** 						udd_ep_out_cache_buffer[ep_num-1]);
1606:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_udesc_set_buf0_size(ep_num, ep_size);
 4340              	 .loc 6 1606 0
 4341 1538 FB7C     	 ldrb r3,[r7,#19]
 4342 153a 5B00     	 lsls r3,r3,#1
 4343 153c 3A8A     	 ldrh r2,[r7,#16]
 4344 153e C2F30E02 	 ubfx r2,r2,#0,#15
 4345 1542 91B2     	 uxth r1,r2
 4346 1544 294A     	 ldr r2,.L246
 4347 1546 1B01     	 lsls r3,r3,#4
 4348 1548 1A44     	 add r2,r2,r3
 4349 154a 5368     	 ldr r3,[r2,#4]
 4350 154c 61F31E43 	 bfi r3,r1,#16,#15
 4351 1550 5360     	 str r3,[r2,#4]
 4352 1552 17E0     	 b .L240
 4353              	.L239:
1607:../../../platform/sam/drivers/usbc/usbc_device.c **** 			} else {
1608:../../../platform/sam/drivers/usbc/usbc_device.c **** 				// Link the user buffer directly on USB hardware DMA
1609:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_udesc_set_buf0_addr(ep_num, &ptr_job->buf[ptr_job->nb_trans]);
 4354              	 .loc 6 1609 0
 4355 1554 FB7C     	 ldrb r3,[r7,#19]
 4356 1556 5B00     	 lsls r3,r3,#1
 4357 1558 FA68     	 ldr r2,[r7,#12]
 4358 155a 5168     	 ldr r1,[r2,#4]
 4359 155c FA68     	 ldr r2,[r7,#12]
 4360 155e D268     	 ldr r2,[r2,#12]
 4361 1560 0A44     	 add r2,r2,r1
 4362 1562 2249     	 ldr r1,.L246
 4363 1564 1B01     	 lsls r3,r3,#4
 4364 1566 0B44     	 add r3,r3,r1
 4365 1568 1A60     	 str r2,[r3]
1610:../../../platform/sam/drivers/usbc/usbc_device.c **** 				udd_udesc_set_buf0_size(ep_num, next_trans);
 4366              	 .loc 6 1610 0
 4367 156a FB7C     	 ldrb r3,[r7,#19]
 4368 156c 5B00     	 lsls r3,r3,#1
 4369 156e BA8A     	 ldrh r2,[r7,#20]
 4370 1570 C2F30E02 	 ubfx r2,r2,#0,#15
 4371 1574 91B2     	 uxth r1,r2
 4372 1576 1D4A     	 ldr r2,.L246
 4373 1578 1B01     	 lsls r3,r3,#4
 4374 157a 1A44     	 add r2,r2,r3
 4375 157c 5368     	 ldr r3,[r2,#4]
 4376 157e 61F31E43 	 bfi r3,r1,#16,#15
 4377 1582 5360     	 str r3,[r2,#4]
 4378              	.L240:
1611:../../../platform/sam/drivers/usbc/usbc_device.c **** 			}
1612:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Start transfer
1613:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_disable_busy_bank0(ep_num);
 4379              	 .loc 6 1613 0
 4380 1584 FB7C     	 ldrb r3,[r7,#19]
 4381 1586 9A00     	 lsls r2,r3,#2
 4382 1588 1B4B     	 ldr r3,.L246+12
 4383 158a 1344     	 add r3,r3,r2
 4384 158c 4FF08072 	 mov r2,#16777216
 4385 1590 1A60     	 str r2,[r3]
1614:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1615:../../../platform/sam/drivers/usbc/usbc_device.c **** 			// Enable interrupt
1616:../../../platform/sam/drivers/usbc/usbc_device.c **** 			flags = cpu_irq_save();
 4386              	 .loc 6 1616 0
 4387 1592 FEF791FD 	 bl cpu_irq_save
 4388 1596 B860     	 str r0,[r7,#8]
1617:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_enable_out_received_interrupt(ep_num);
 4389              	 .loc 6 1617 0
 4390 1598 FB7C     	 ldrb r3,[r7,#19]
 4391 159a 9A00     	 lsls r2,r3,#2
 4392 159c 144B     	 ldr r3,.L246+4
 4393 159e 1344     	 add r3,r3,r2
 4394 15a0 0222     	 movs r2,#2
 4395 15a2 1A60     	 str r2,[r3]
1618:../../../platform/sam/drivers/usbc/usbc_device.c **** 			udd_enable_endpoint_interrupt(ep_num);
 4396              	 .loc 6 1618 0
 4397 15a4 174A     	 ldr r2,.L246+24
 4398 15a6 FB7C     	 ldrb r3,[r7,#19]
 4399 15a8 4FF48051 	 mov r1,#4096
 4400 15ac 01FA03F3 	 lsl r3,r1,r3
 4401 15b0 9361     	 str r3,[r2,#24]
1619:../../../platform/sam/drivers/usbc/usbc_device.c **** 			cpu_irq_restore(flags);
 4402              	 .loc 6 1619 0
 4403 15b2 B868     	 ldr r0,[r7,#8]
 4404 15b4 FEF7ABFD 	 bl cpu_irq_restore
1620:../../../platform/sam/drivers/usbc/usbc_device.c **** 			return;
 4405              	 .loc 6 1620 0
 4406 15b8 14E0     	 b .L226
 4407              	.L232:
1621:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1622:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1623:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1624:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// Job complete then call callback
1625:../../../platform/sam/drivers/usbc/usbc_device.c **** 	dbg_print("done%x ", ep);
1626:../../../platform/sam/drivers/usbc/usbc_device.c **** 	ptr_job->busy = false;
 4408              	 .loc 6 1626 0
 4409 15ba FA68     	 ldr r2,[r7,#12]
 4410 15bc 137C     	 ldrb r3,[r2,#16]
 4411 15be 6FF30003 	 bfc r3,#0,#1
 4412 15c2 1374     	 strb r3,[r2,#16]
1627:../../../platform/sam/drivers/usbc/usbc_device.c **** 	if (NULL != ptr_job->call_trans) {
 4413              	 .loc 6 1627 0
 4414 15c4 FB68     	 ldr r3,[r7,#12]
 4415 15c6 1B68     	 ldr r3,[r3]
 4416 15c8 002B     	 cmp r3,#0
 4417 15ca 0AD0     	 beq .L243
1628:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
 4418              	 .loc 6 1628 0
 4419 15cc FB68     	 ldr r3,[r7,#12]
 4420 15ce 1B68     	 ldr r3,[r3]
 4421 15d0 FA68     	 ldr r2,[r7,#12]
 4422 15d2 D168     	 ldr r1,[r2,#12]
 4423 15d4 FA79     	 ldrb r2,[r7,#7]
 4424 15d6 0020     	 movs r0,#0
 4425 15d8 9847     	 blx r3
 4426              	.LVL17:
1629:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1630:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return;
 4427              	 .loc 6 1630 0
 4428 15da 00BF     	 nop
 4429 15dc 01E0     	 b .L243
 4430              	.L242:
1503:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
 4431              	 .loc 6 1503 0
 4432 15de 00BF     	 nop
 4433 15e0 00E0     	 b .L226
 4434              	.L243:
 4435              	 .loc 6 1630 0
 4436 15e2 00BF     	 nop
 4437              	.L226:
1631:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 4438              	 .loc 6 1631 0
 4439 15e4 1C37     	 adds r7,r7,#28
 4440              	.LCFI199:
 4441              	 .cfi_def_cfa_offset 12
 4442 15e6 BD46     	 mov sp,r7
 4443              	.LCFI200:
 4444              	 .cfi_def_cfa_register 13
 4445              	 
 4446 15e8 90BD     	 pop {r4,r7,pc}
 4447              	.L247:
 4448 15ea 00BF     	 .align 2
 4449              	.L246:
 4450 15ec 00000000 	 .word udd_g_ep_table
 4451 15f0 F0510A40 	 .word 1074418160
 4452 15f4 60510A40 	 .word 1074418016
 4453 15f8 20520A40 	 .word 1074418208
 4454 15fc 00000000 	 .word udd_ep_out_cache_buffer
 4455 1600 00000000 	 .word memcpy
 4456 1604 00500A40 	 .word 1074417664
 4457              	 .cfi_endproc
 4458              	.LFE283:
 4460              	 .align 1
 4461              	 .syntax unified
 4462              	 .thumb
 4463              	 .thumb_func
 4464              	 .fpu softvfp
 4466              	udd_ep_interrupt:
 4467              	.LFB284:
1632:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1633:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1634:../../../platform/sam/drivers/usbc/usbc_device.c **** static bool udd_ep_interrupt(void)
1635:../../../platform/sam/drivers/usbc/usbc_device.c **** {
 4468              	 .loc 6 1635 0
 4469              	 .cfi_startproc
 4470              	 
 4471              	 
 4472 1608 80B5     	 push {r7,lr}
 4473              	.LCFI201:
 4474              	 .cfi_def_cfa_offset 8
 4475              	 .cfi_offset 7,-8
 4476              	 .cfi_offset 14,-4
 4477 160a 82B0     	 sub sp,sp,#8
 4478              	.LCFI202:
 4479              	 .cfi_def_cfa_offset 16
 4480 160c 00AF     	 add r7,sp,#0
 4481              	.LCFI203:
 4482              	 .cfi_def_cfa_register 7
1636:../../../platform/sam/drivers/usbc/usbc_device.c **** 	udd_ep_id_t ep, ep_addr;
1637:../../../platform/sam/drivers/usbc/usbc_device.c **** 
1638:../../../platform/sam/drivers/usbc/usbc_device.c **** 	// For each endpoint different of control endpoint (0)
1639:../../../platform/sam/drivers/usbc/usbc_device.c **** 	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
 4483              	 .loc 6 1639 0
 4484 160e 0123     	 movs r3,#1
 4485 1610 FB71     	 strb r3,[r7,#7]
 4486 1612 2DE0     	 b .L249
 4487              	.L255:
1640:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (!Is_udd_endpoint_interrupt_enabled(ep)
 4488              	 .loc 6 1640 0
 4489 1614 1A4B     	 ldr r3,.L256
 4490 1616 1A69     	 ldr r2,[r3,#16]
 4491 1618 FB79     	 ldrb r3,[r7,#7]
 4492 161a 4FF48051 	 mov r1,#4096
 4493 161e 01FA03F3 	 lsl r3,r1,r3
 4494 1622 1340     	 ands r3,r3,r2
 4495 1624 002B     	 cmp r3,#0
 4496 1626 09D0     	 beq .L250
1641:../../../platform/sam/drivers/usbc/usbc_device.c **** 				|| !Is_udd_endpoint_interrupt(ep)) {
 4497              	 .loc 6 1641 0
 4498 1628 154B     	 ldr r3,.L256
 4499 162a 5A68     	 ldr r2,[r3,#4]
 4500 162c FB79     	 ldrb r3,[r7,#7]
 4501 162e 4FF48051 	 mov r1,#4096
 4502 1632 01FA03F3 	 lsl r3,r1,r3
 4503 1636 1340     	 ands r3,r3,r2
 4504 1638 002B     	 cmp r3,#0
 4505 163a 03D1     	 bne .L251
 4506              	.L250:
1639:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (!Is_udd_endpoint_interrupt_enabled(ep)
 4507              	 .loc 6 1639 0
 4508 163c FB79     	 ldrb r3,[r7,#7]
 4509 163e 0133     	 adds r3,r3,#1
 4510 1640 FB71     	 strb r3,[r7,#7]
 4511 1642 15E0     	 b .L249
 4512              	.L251:
1642:../../../platform/sam/drivers/usbc/usbc_device.c **** 			continue;
1643:../../../platform/sam/drivers/usbc/usbc_device.c **** 		}
1644:../../../platform/sam/drivers/usbc/usbc_device.c **** 		ep_addr = Is_udd_endpoint_in(ep) ? (ep | USB_EP_DIR_IN) : ep;
 4513              	 .loc 6 1644 0
 4514 1644 FB79     	 ldrb r3,[r7,#7]
 4515 1646 9A00     	 lsls r2,r3,#2
 4516 1648 0E4B     	 ldr r3,.L256+4
 4517 164a 1344     	 add r3,r3,r2
 4518 164c 1B68     	 ldr r3,[r3]
 4519 164e 03F48073 	 and r3,r3,#256
 4520 1652 002B     	 cmp r3,#0
 4521 1654 04D0     	 beq .L252
 4522              	 .loc 6 1644 0 is_stmt 0 discriminator 1
 4523 1656 FB79     	 ldrb r3,[r7,#7]
 4524 1658 63F07F03 	 orn r3,r3,#127
 4525 165c DBB2     	 uxtb r3,r3
 4526 165e 00E0     	 b .L253
 4527              	.L252:
 4528              	 .loc 6 1644 0 discriminator 2
 4529 1660 FB79     	 ldrb r3,[r7,#7]
 4530              	.L253:
 4531              	 .loc 6 1644 0 discriminator 4
 4532 1662 BB71     	 strb r3,[r7,#6]
1645:../../../platform/sam/drivers/usbc/usbc_device.c **** 		dbg_print("%x: ", ep_addr);
1646:../../../platform/sam/drivers/usbc/usbc_device.c **** 		udd_ep_trans_done(ep_addr);
 4533              	 .loc 6 1646 0 is_stmt 1 discriminator 4
 4534 1664 BB79     	 ldrb r3,[r7,#6]
 4535 1666 1846     	 mov r0,r3
 4536 1668 FFF7C0FD 	 bl udd_ep_trans_done
1647:../../../platform/sam/drivers/usbc/usbc_device.c **** 		return true;
 4537              	 .loc 6 1647 0 discriminator 4
 4538 166c 0123     	 movs r3,#1
 4539 166e 03E0     	 b .L254
 4540              	.L249:
1639:../../../platform/sam/drivers/usbc/usbc_device.c **** 		if (!Is_udd_endpoint_interrupt_enabled(ep)
 4541              	 .loc 6 1639 0 discriminator 1
 4542 1670 FB79     	 ldrb r3,[r7,#7]
 4543 1672 032B     	 cmp r3,#3
 4544 1674 CED9     	 bls .L255
1648:../../../platform/sam/drivers/usbc/usbc_device.c **** 	}
1649:../../../platform/sam/drivers/usbc/usbc_device.c **** 	return false;
 4545              	 .loc 6 1649 0
 4546 1676 0023     	 movs r3,#0
 4547              	.L254:
1650:../../../platform/sam/drivers/usbc/usbc_device.c **** }
 4548              	 .loc 6 1650 0
 4549 1678 1846     	 mov r0,r3
 4550 167a 0837     	 adds r7,r7,#8
 4551              	.LCFI204:
 4552              	 .cfi_def_cfa_offset 8
 4553 167c BD46     	 mov sp,r7
 4554              	.LCFI205:
 4555              	 .cfi_def_cfa_register 13
 4556              	 
 4557 167e 80BD     	 pop {r7,pc}
 4558              	.L257:
 4559              	 .align 2
 4560              	.L256:
 4561 1680 00500A40 	 .word 1074417664
 4562 1684 00510A40 	 .word 1074417920
 4563              	 .cfi_endproc
 4564              	.LFE284:
 4566              	 .section .bss.b_shortpacket.9372,"aw",%nobits
 4569              	b_shortpacket.9372:
 4570 0000 00       	 .space 1
 4571              	 .text
 4572              	.Letext0:
 4573              	 .file 8 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 4574              	 .file 9 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 4575              	 .file 10 "../../../platform/sam/utils/cmsis/sam4l/include/sam4lc4b.h"
 4576              	 .file 11 "../../../platform/sam/utils/cmsis/sam4l/source/templates/system_sam4l.h"
 4577              	 .file 12 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_bpm.h"
 4578              	 .file 13 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_pm.h"
 4579              	 .file 14 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_usbc.h"
 4580              	 .file 15 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 4581              	 .file 16 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 4582              	 .file 17 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h"
 4583              	 .file 18 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 4584              	 .file 19 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdlib.h"
 4585              	 .file 20 "../../../platform/sam/utils/compiler.h"
 4586              	 .file 21 "../../../platform/common/services/usb/usb_protocol.h"
 4587              	 .file 22 "../../../platform/common/services/usb/udc/udi.h"
 4588              	 .file 23 "../../../platform/common/services/usb/udc/udc_desc.h"
 4589              	 .file 24 "../../../platform/common/services/usb/udc/udd.h"
 4590              	 .file 25 "../../../platform/common/services/usb/class/cdc/device/udi_cdc.h"
 4591              	 .file 26 "../../../platform/common/utils/stdio/stdio_usb/stdio_usb.h"
 4592              	 .file 27 "../../../platform/sam/drivers/usbc/usbc_device.h"
 4593              	 .file 28 "../../../platform/common/services/sleepmgr/sam4l/sleepmgr.h"
 4594              	 .file 29 "config/config.h"
 4595              	 .file 30 "../../../platform/common/services/clock/sam4l/sysclk.h"
 4596              	 .file 31 "../../../platform/sam/drivers/bpm/bpm.h"
 4597              	 .file 32 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:00000000 usbc_device.c
    {standard input}:15     .text:00000000 $t
    {standard input}:21     .text:00000000 NVIC_EnableIRQ
    {standard input}:67     .text:0000002c $d
    {standard input}:71     .text:00000030 $t
    {standard input}:77     .text:00000030 NVIC_ClearPendingIRQ
    {standard input}:123    .text:00000060 $d
    {standard input}:127    .text:00000064 $t
    {standard input}:133    .text:00000064 NVIC_SetPriority
    {standard input}:198    .text:000000b0 $d
    {standard input}:204    .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:207    .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:212    .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:213    .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:215    .text:000000b8 $t
    {standard input}:221    .text:000000b8 cpu_irq_save
    {standard input}:307    .text:000000ec $d
    {standard input}:311    .text:000000f0 $t
    {standard input}:317    .text:000000f0 cpu_irq_is_enabled_flags
    {standard input}:365    .text:0000010e cpu_irq_restore
    {standard input}:429    .text:00000138 $d
                            *COM*:00000001 n
    {standard input}:435    .bss.tTS:00000000 $d
    {standard input}:438    .bss.tTS:00000000 tTS
    {standard input}:441    .text:0000013c $t
    {standard input}:447    .text:0000013c sleepmgr_lock_mode
    {standard input}:494    .text:00000168 $d
    {standard input}:498    .text:0000016c $t
    {standard input}:504    .text:0000016c sleepmgr_unlock_mode
    {standard input}:550    .text:00000198 $d
    {standard input}:557    .bss.udd_b_idle:00000000 udd_b_idle
    {standard input}:558    .bss.udd_b_idle:00000000 $d
    {standard input}:560    .text:0000019c $t
    {standard input}:566    .text:0000019c udd_sleep_mode
    {standard input}:633    .text:000001e8 $d
    {standard input}:638    .bss.udd_g_ep_table:00000000 $d
    {standard input}:641    .bss.udd_g_ep_table:00000000 udd_g_ep_table
                            *COM*:00000018 udd_g_ctrlreq
    {standard input}:647    .bss.udd_ep_control_state:00000000 udd_ep_control_state
    {standard input}:648    .bss.udd_ep_control_state:00000000 $d
    {standard input}:650    .bss.udd_ctrl_prev_payload_nb_trans:00000000 $d
    {standard input}:653    .bss.udd_ctrl_prev_payload_nb_trans:00000000 udd_ctrl_prev_payload_nb_trans
    {standard input}:656    .bss.udd_ctrl_payload_nb_trans:00000000 $d
    {standard input}:659    .bss.udd_ctrl_payload_nb_trans:00000000 udd_ctrl_payload_nb_trans
                            *COM*:00000040 udd_ctrl_buffer
    {standard input}:663    .bss.udd_ep_job:00000000 $d
    {standard input}:666    .bss.udd_ep_job:00000000 udd_ep_job
                            *COM*:000000c0 udd_ep_out_cache_buffer
    {standard input}:670    .text:000001ec $t
    {standard input}:677    .text:000001ec USBC_Handler
    {standard input}:3764   .text:00001134 udd_ctrl_interrupt
    {standard input}:4466   .text:00001608 udd_ep_interrupt
    {standard input}:2375   .text:00000a24 udd_ep_abort
    {standard input}:2617   .text:00000b6c udd_reset_ep_ctrl
    {standard input}:2719   .text:00000c04 udd_ctrl_init
    {standard input}:897    .text:0000032c $d
    {standard input}:903    .text:00000338 $t
    {standard input}:910    .text:00000338 udd_include_vbus_monitoring
    {standard input}:947    .text:00000346 udd_enable
    {standard input}:1190   .text:000004b4 udd_attach
    {standard input}:1102   .text:00000440 $d
    {standard input}:1114   .text:00000464 $t
    {standard input}:1121   .text:00000464 udd_disable
    {standard input}:1299   .text:00000544 udd_detach
    {standard input}:1178   .text:000004ac $d
    {standard input}:1183   .text:000004b4 $t
    {standard input}:1288   .text:00000540 $d
    {standard input}:1292   .text:00000544 $t
    {standard input}:1340   .text:00000580 $d
    {standard input}:1344   .text:00000584 $t
    {standard input}:1351   .text:00000584 udd_is_high_speed
    {standard input}:1388   .text:00000592 udd_set_address
    {standard input}:1445   .text:000005d4 $d
    {standard input}:1449   .text:000005d8 $t
    {standard input}:1456   .text:000005d8 udd_getaddress
    {standard input}:1490   .text:000005f0 $d
    {standard input}:1494   .text:000005f4 $t
    {standard input}:1501   .text:000005f4 udd_get_frame_number
    {standard input}:1536   .text:00000610 $d
    {standard input}:1540   .text:00000614 $t
    {standard input}:1547   .text:00000614 udd_get_micro_frame_number
    {standard input}:1584   .text:00000622 udd_send_remotewakeup
    {standard input}:1627   .text:0000065c $d
    {standard input}:1632   .text:00000664 $t
    {standard input}:1639   .text:00000664 udd_set_setup_payload
    {standard input}:1684   .text:00000688 $d
    {standard input}:1688   .text:0000068c $t
    {standard input}:1695   .text:0000068c udd_ep_alloc
    {standard input}:1832   .text:00000758 $d
    {standard input}:1838   .text:00000764 $t
    {standard input}:1845   .text:00000764 udd_ep_free
    {standard input}:1892   .text:00000798 $d
    {standard input}:1896   .text:0000079c $t
    {standard input}:1903   .text:0000079c udd_ep_is_halted
    {standard input}:1952   .text:000007cc $d
    {standard input}:1956   .text:000007d0 $t
    {standard input}:1963   .text:000007d0 udd_ep_set_halt
    {standard input}:2021   .text:0000080c $d
    {standard input}:2025   .text:00000810 $t
    {standard input}:2032   .text:00000810 udd_ep_clear_halt
    {standard input}:2147   .text:000008b4 $d
    {standard input}:2156   .text:000008cc $t
    {standard input}:2163   .text:000008cc udd_ep_run
    {standard input}:3893   .text:000011ec udd_ep_trans_done
    {standard input}:2360   .text:00000a10 $d
    {standard input}:2368   .text:00000a24 $t
    {standard input}:2484   .text:00000ac4 $d
    {standard input}:2491   .text:00000ad4 $t
    {standard input}:2498   .text:00000ad4 udd_ep_wait_stall_clear
    {standard input}:2605   .text:00000b60 $d
    {standard input}:2611   .text:00000b6c $t
    {standard input}:2704   .text:00000bec $d
    {standard input}:2713   .text:00000c04 $t
    {standard input}:2771   .text:00000c34 $d
    {standard input}:2778   .text:00000c44 $t
    {standard input}:2784   .text:00000c44 udd_ctrl_setup_received
    {standard input}:3723   .text:00001118 udd_ctrl_endofrequest
    {standard input}:3542   .text:00001068 udd_ctrl_stall_data
    {standard input}:2958   .text:00000d40 udd_ctrl_in_sent
    {standard input}:3589   .text:0000108c udd_ctrl_send_zlp_in
    {standard input}:2940   .text:00000d1c $d
    {standard input}:2952   .text:00000d40 $t
    {standard input}:3663   .text:000010e0 udd_ctrl_send_zlp_out
    {standard input}:3151   .text:00000e50 $d
    {standard input}:4569   .bss.b_shortpacket.9372:00000000 b_shortpacket.9372
    {standard input}:3166   .text:00000e80 $t
    {standard input}:3172   .text:00000e80 udd_ctrl_out_received
    {standard input}:3405   .text:00000fcc $d
    {standard input}:3417   .text:00000ff0 $t
    {standard input}:3423   .text:00000ff0 udd_ctrl_underflow
    {standard input}:3471   .text:00001024 $d
    {standard input}:3477   .text:00001030 $t
    {standard input}:3483   .text:00001030 udd_ctrl_overflow
    {standard input}:3530   .text:0000105c $d
    {standard input}:3536   .text:00001068 $t
    {standard input}:3578   .text:00001084 $d
    {standard input}:3583   .text:0000108c $t
    {standard input}:3650   .text:000010d0 $d
    {standard input}:3657   .text:000010e0 $t
    {standard input}:3711   .text:0000110c $d
    {standard input}:3717   .text:00001118 $t
    {standard input}:3754   .text:00001130 $d
    {standard input}:3758   .text:00001134 $t
    {standard input}:3879   .text:000011d8 $d
    {standard input}:3887   .text:000011ec $t
    {standard input}:4157   .text:000013d4 $d
    {standard input}:4167   .text:000013f4 $t
    {standard input}:4450   .text:000015ec $d
    {standard input}:4460   .text:00001608 $t
    {standard input}:4561   .text:00001680 $d
    {standard input}:4570   .bss.b_shortpacket.9372:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
g_interrupt_enabled
sleepmgr_locks
udc_sof_notify
udc_reset
sysclk_enable_usb
bpm_enable_fast_wakeup
memset
sysclk_disable_usb
udc_process_setup
memcpy
