#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ae2d5371ff0 .scope module, "tb_encoder" "tb_encoder" 2 3;
 .timescale -9 -12;
v0x5ae2d53a3590_0 .var "bit_cnt", 5 0;
v0x5ae2d53a3690_0 .var "clk_spi", 0 0;
v0x5ae2d53a37a0_0 .var "clk_sys", 0 0;
v0x5ae2d53a3840_0 .net "cs_n", 0 0, v0x5ae2d53a12a0_0;  1 drivers
v0x5ae2d53a38e0_0 .net "ddr_n", 0 0, L_0x5ae2d53b69e0;  1 drivers
v0x5ae2d53a3a20_0 .net "ddr_p", 0 0, L_0x5ae2d53b68b0;  1 drivers
v0x5ae2d53a3b10_0 .var "enable", 0 0;
v0x5ae2d53a3bb0_0 .net "frame_count", 7 0, L_0x5ae2d53b6cc0;  1 drivers
v0x5ae2d53a3c50_0 .net "link_active", 0 0, L_0x5ae2d53b6c00;  1 drivers
v0x5ae2d53a3d80_0 .var "miso", 0 0;
v0x5ae2d53a3e20_0 .net "mosi", 0 0, v0x5ae2d53a1cd0_0;  1 drivers
v0x5ae2d53a3f10_0 .var "rst_n", 0 0;
v0x5ae2d53a3fb0_0 .net "sclk", 0 0, L_0x5ae2d53a4140;  1 drivers
v0x5ae2d53a40a0_0 .var "sensor_data", 31 0;
E_0x5ae2d5351260 .event posedge, v0x5ae2d539bdf0_0;
E_0x5ae2d5351f30/0 .event negedge, v0x5ae2d53a12a0_0;
E_0x5ae2d5351f30/1 .event posedge, v0x5ae2d53a1e30_0;
E_0x5ae2d5351f30 .event/or E_0x5ae2d5351f30/0, E_0x5ae2d5351f30/1;
S_0x5ae2d5371ca0 .scope module, "u_dut" "rhs2116_link_encoder" 2 30, 3 17 0, S_0x5ae2d5371ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "cs_n";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "mosi";
    .port_info 7 /INPUT 1 "miso";
    .port_info 8 /OUTPUT 1 "ddr_p";
    .port_info 9 /OUTPUT 1 "ddr_n";
    .port_info 10 /OUTPUT 1 "link_active";
    .port_info 11 /OUTPUT 8 "frame_count";
L_0x5ae2d53b6c00 .functor BUFZ 1, v0x5ae2d53a3b10_0, C4<0>, C4<0>, C4<0>;
L_0x5ae2d53b6cc0 .functor BUFZ 8, L_0x5ae2d53b6500, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5ae2d53a2720_0 .net "clk_spi", 0 0, v0x5ae2d53a3690_0;  1 drivers
v0x5ae2d53a27e0_0 .net "clk_sys", 0 0, v0x5ae2d53a37a0_0;  1 drivers
v0x5ae2d53a2880_0 .net "cs_n", 0 0, v0x5ae2d53a12a0_0;  alias, 1 drivers
v0x5ae2d53a2950_0 .net "ddr_n", 0 0, L_0x5ae2d53b69e0;  alias, 1 drivers
v0x5ae2d53a2a20_0 .net "ddr_p", 0 0, L_0x5ae2d53b68b0;  alias, 1 drivers
v0x5ae2d53a2ac0_0 .net "enable", 0 0, v0x5ae2d53a3b10_0;  1 drivers
v0x5ae2d53a2bb0_0 .net "frame_count", 7 0, L_0x5ae2d53b6cc0;  alias, 1 drivers
v0x5ae2d53a2c50_0 .net "link_active", 0 0, L_0x5ae2d53b6c00;  alias, 1 drivers
v0x5ae2d53a2cf0_0 .net "miso", 0 0, v0x5ae2d53a3d80_0;  1 drivers
v0x5ae2d53a2e20_0 .net "mosi", 0 0, v0x5ae2d53a1cd0_0;  alias, 1 drivers
v0x5ae2d53a2ef0_0 .net "packer_bit", 0 0, v0x5ae2d539e680_0;  1 drivers
v0x5ae2d53a2f90_0 .net "packer_frame_cnt", 7 0, L_0x5ae2d53b6500;  1 drivers
v0x5ae2d53a3030_0 .net "packer_ready", 0 0, L_0x5ae2d53b6ae0;  1 drivers
v0x5ae2d53a3120_0 .net "packer_valid", 0 0, v0x5ae2d539e800_0;  1 drivers
v0x5ae2d53a3210_0 .net "rst_n", 0 0, v0x5ae2d53a3f10_0;  1 drivers
v0x5ae2d53a32b0_0 .net "sclk", 0 0, L_0x5ae2d53a4140;  alias, 1 drivers
v0x5ae2d53a3350_0 .net "spi_data", 31 0, v0x5ae2d53a1440_0;  1 drivers
v0x5ae2d53a33f0_0 .net "spi_valid", 0 0, v0x5ae2d53a15e0_0;  1 drivers
S_0x5ae2d537c450 .scope module, "u_frame_packer" "frame_packer_100m" 3 68, 4 14 0, S_0x5ae2d5371ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "din_valid";
    .port_info 5 /OUTPUT 1 "tx_bit";
    .port_info 6 /OUTPUT 1 "tx_bit_valid";
    .port_info 7 /INPUT 1 "tx_bit_ready";
    .port_info 8 /OUTPUT 8 "frame_count";
P_0x5ae2d531b1b0 .param/l "CRC_POLY" 1 4 37, C4<00000111>;
P_0x5ae2d531b1f0 .param/l "IDLE" 1 4 99, C4<00>;
P_0x5ae2d531b230 .param/l "LOAD" 1 4 100, C4<01>;
P_0x5ae2d531b270 .param/l "SEND" 1 4 101, C4<10>;
P_0x5ae2d531b2b0 .param/l "SYNC_BYTE" 1 4 36, C4<10101010>;
L_0x5ae2d53b63a0 .functor BUFZ 32, v0x5ae2d539c450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ae2d53b6500 .functor BUFZ 8, v0x5ae2d539e240_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5ae2d539d940_0 .var "bit_cnt", 5 0;
o0x7227105a0588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ae2d539da40_0 .net "clk_spi", 0 0, o0x7227105a0588;  0 drivers
v0x5ae2d539db30_0 .net "clk_sys", 0 0, v0x5ae2d53a37a0_0;  alias, 1 drivers
v0x5ae2d539dc30_0 .net "convert_crc", 7 0, L_0x5ae2d53b6410;  1 drivers
v0x5ae2d539dcd0_0 .net "convert_data", 31 0, L_0x5ae2d53b63a0;  1 drivers
v0x5ae2d539dd70_0 .net "din", 31 0, v0x5ae2d53a1440_0;  alias, 1 drivers
v0x5ae2d539de30_0 .net "din_valid", 0 0, v0x5ae2d53a15e0_0;  alias, 1 drivers
v0x5ae2d539df00_0 .net "fifo_dout", 31 0, v0x5ae2d539c450_0;  1 drivers
v0x5ae2d539dfd0_0 .net "fifo_empty", 0 0, L_0x5ae2d53b5870;  1 drivers
v0x5ae2d539e0a0_0 .net "fifo_full", 0 0, L_0x5ae2d53b5d90;  1 drivers
v0x5ae2d539e170_0 .var "fifo_rd_en", 0 0;
v0x5ae2d539e240_0 .var "frame_cnt", 7 0;
v0x5ae2d539e2e0_0 .net "frame_count", 7 0, L_0x5ae2d53b6500;  alias, 1 drivers
v0x5ae2d539e380_0 .net "rst_n", 0 0, v0x5ae2d53a3f10_0;  alias, 1 drivers
v0x5ae2d539e420_0 .var "sending", 0 0;
v0x5ae2d539e4c0_0 .var "shift_reg", 55 0;
v0x5ae2d539e5a0_0 .var "state", 1 0;
v0x5ae2d539e680_0 .var "tx_bit", 0 0;
v0x5ae2d539e740_0 .net "tx_bit_ready", 0 0, L_0x5ae2d53b6ae0;  alias, 1 drivers
v0x5ae2d539e800_0 .var "tx_bit_valid", 0 0;
L_0x5ae2d53b6410 .ufunc/vec4 TD_tb_encoder.u_dut.u_frame_packer.calc_crc8, 8, L_0x5ae2d53b63a0, v0x5ae2d539e240_0 (v0x5ae2d5373250_0, v0x5ae2d537ae30_0) S_0x5ae2d5377150;
S_0x5ae2d5377150 .scope function.vec4.s8, "calc_crc8" "calc_crc8" 4 77, 4 77 0, S_0x5ae2d537c450;
 .timescale -9 -12;
; Variable calc_crc8 is vec4 return value of scope S_0x5ae2d5377150
v0x5ae2d537ae30_0 .var "cnt", 7 0;
v0x5ae2d537aed0_0 .var "crc", 7 0;
v0x5ae2d5373250_0 .var "data", 31 0;
v0x5ae2d53732f0_0 .var/i "i", 31 0;
v0x5ae2d5374680_0 .var "msg", 47 0;
TD_tb_encoder.u_dut.u_frame_packer.calc_crc8 ;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v0x5ae2d537ae30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ae2d5373250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ae2d5374680_0, 0, 48;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ae2d537aed0_0, 0, 8;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0x5ae2d53732f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5ae2d53732f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5ae2d537aed0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5ae2d5374680_0;
    %load/vec4 v0x5ae2d53732f0_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5ae2d537aed0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x5ae2d537aed0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5ae2d537aed0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5ae2d537aed0_0, 0, 8;
T_0.3 ;
    %load/vec4 v0x5ae2d53732f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5ae2d53732f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5ae2d537aed0_0;
    %ret/vec4 0, 0, 8;  Assign to calc_crc8 (store_vec4_to_lval)
    %end;
S_0x5ae2d539a500 .scope module, "u_async_fifo" "async_fifo_generic" 4 50, 5 18 0, S_0x5ae2d537c450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_wr";
    .port_info 1 /INPUT 1 "rst_wr_n";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "clk_rd";
    .port_info 7 /INPUT 1 "rst_rd_n";
    .port_info 8 /OUTPUT 32 "dout";
    .port_info 9 /INPUT 1 "rd_en";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "valid";
P_0x5ae2d539a700 .param/l "ADDR_WIDTH" 0 5 20, +C4<00000000000000000000000000000100>;
P_0x5ae2d539a740 .param/l "ALMOST_FULL_THRESHOLD" 1 5 44, +C4<0000000000000000000000000000000001110>;
P_0x5ae2d539a780 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000000100000>;
P_0x5ae2d539a7c0 .param/l "FIFO_DEPTH" 1 5 43, +C4<000000000000000000000000000000010000>;
P_0x5ae2d539a800 .param/l "PTR_WIDTH" 1 5 42, +C4<000000000000000000000000000000101>;
L_0x5ae2d5371030 .functor AND 1, v0x5ae2d53a15e0_0, L_0x5ae2d53b4a60, C4<1>, C4<1>;
L_0x5ae2d5374560 .functor XOR 5, L_0x5ae2d53b4f80, L_0x5ae2d53b4d70, C4<00000>, C4<00000>;
L_0x5ae2d5325210 .functor AND 1, v0x5ae2d539e170_0, L_0x5ae2d53b5110, C4<1>, C4<1>;
L_0x5ae2d5350140 .functor XOR 5, L_0x5ae2d53b56a0, L_0x5ae2d53b5470, C4<00000>, C4<00000>;
L_0x5ae2d53b5a70 .functor NOT 2, L_0x5ae2d53b5910, C4<00>, C4<00>, C4<00>;
L_0x5ae2d53b6330 .functor BUFZ 1, v0x5ae2d539ce20_0, C4<0>, C4<0>, C4<0>;
v0x5ae2d5374720_0 .net *"_ivl_1", 0 0, L_0x5ae2d53b4a60;  1 drivers
v0x5ae2d539abb0_0 .net *"_ivl_12", 4 0, L_0x5ae2d53b4f80;  1 drivers
v0x5ae2d539ac90_0 .net *"_ivl_14", 3 0, L_0x5ae2d53b4e60;  1 drivers
L_0x722710557378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539ad80_0 .net *"_ivl_16", 0 0, L_0x722710557378;  1 drivers
v0x5ae2d539ae60_0 .net *"_ivl_21", 0 0, L_0x5ae2d53b5110;  1 drivers
v0x5ae2d539af70_0 .net *"_ivl_23", 0 0, L_0x5ae2d5325210;  1 drivers
L_0x7227105573c0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539b030_0 .net/2u *"_ivl_24", 4 0, L_0x7227105573c0;  1 drivers
L_0x722710557408 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539b110_0 .net/2u *"_ivl_26", 4 0, L_0x722710557408;  1 drivers
v0x5ae2d539b1f0_0 .net *"_ivl_28", 4 0, L_0x5ae2d53b52e0;  1 drivers
v0x5ae2d539b2d0_0 .net *"_ivl_3", 0 0, L_0x5ae2d5371030;  1 drivers
v0x5ae2d539b390_0 .net *"_ivl_32", 4 0, L_0x5ae2d53b56a0;  1 drivers
v0x5ae2d539b470_0 .net *"_ivl_34", 3 0, L_0x5ae2d53b55b0;  1 drivers
L_0x722710557450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539b550_0 .net *"_ivl_36", 0 0, L_0x722710557450;  1 drivers
L_0x7227105572e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539b630_0 .net/2u *"_ivl_4", 4 0, L_0x7227105572e8;  1 drivers
v0x5ae2d539b710_0 .net *"_ivl_43", 1 0, L_0x5ae2d53b5910;  1 drivers
v0x5ae2d539b7f0_0 .net *"_ivl_44", 1 0, L_0x5ae2d53b5a70;  1 drivers
v0x5ae2d539b8d0_0 .net *"_ivl_47", 2 0, L_0x5ae2d53b5b30;  1 drivers
v0x5ae2d539b9b0_0 .net *"_ivl_48", 4 0, L_0x5ae2d53b5bd0;  1 drivers
L_0x722710557498 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539ba90_0 .net/2u *"_ivl_54", 4 0, L_0x722710557498;  1 drivers
L_0x722710557330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539bb70_0 .net/2u *"_ivl_6", 4 0, L_0x722710557330;  1 drivers
v0x5ae2d539bc50_0 .net *"_ivl_8", 4 0, L_0x5ae2d53b4be0;  1 drivers
v0x5ae2d539bd30_0 .net "almost_full", 0 0, L_0x5ae2d53b6160;  1 drivers
v0x5ae2d539bdf0_0 .net "clk_rd", 0 0, v0x5ae2d53a37a0_0;  alias, 1 drivers
v0x5ae2d539beb0_0 .net "clk_wr", 0 0, o0x7227105a0588;  alias, 0 drivers
v0x5ae2d539bf70_0 .net "din", 31 0, v0x5ae2d53a1440_0;  alias, 1 drivers
v0x5ae2d539c050_0 .net "dout", 31 0, v0x5ae2d539c450_0;  alias, 1 drivers
v0x5ae2d539c130_0 .net "empty", 0 0, L_0x5ae2d53b5870;  alias, 1 drivers
v0x5ae2d539c1f0_0 .net "full", 0 0, L_0x5ae2d53b5d90;  alias, 1 drivers
v0x5ae2d539c2b0_0 .var/i "i", 31 0;
v0x5ae2d539c390 .array "mem", 15 0, 31 0;
v0x5ae2d539c450_0 .var "rd_data_reg", 31 0;
v0x5ae2d539c530_0 .net "rd_en", 0 0, v0x5ae2d539e170_0;  1 drivers
v0x5ae2d539c5f0_0 .var "rd_gray_wr1", 4 0;
v0x5ae2d539c8e0_0 .var "rd_gray_wr2", 4 0;
v0x5ae2d539c9c0_0 .var "rd_ptr_bin", 4 0;
v0x5ae2d539caa0_0 .net "rd_ptr_bin_next", 4 0, L_0x5ae2d53b5470;  1 drivers
v0x5ae2d539cb80_0 .var "rd_ptr_bin_wr", 4 0;
v0x5ae2d539cc60_0 .var "rd_ptr_gray", 4 0;
v0x5ae2d539cd40_0 .net "rd_ptr_gray_next", 4 0, L_0x5ae2d5350140;  1 drivers
v0x5ae2d539ce20_0 .var "rd_valid_reg", 0 0;
v0x5ae2d539cee0_0 .net "rst_rd_n", 0 0, v0x5ae2d53a3f10_0;  alias, 1 drivers
v0x5ae2d539cfa0_0 .net "rst_wr_n", 0 0, v0x5ae2d53a3f10_0;  alias, 1 drivers
v0x5ae2d539d040_0 .net "used_words_wr", 4 0, L_0x5ae2d53b5ed0;  1 drivers
v0x5ae2d539d100_0 .net "valid", 0 0, L_0x5ae2d53b6330;  1 drivers
v0x5ae2d539d1c0_0 .net "wr_en", 0 0, v0x5ae2d53a15e0_0;  alias, 1 drivers
v0x5ae2d539d280_0 .var "wr_gray_rd1", 4 0;
v0x5ae2d539d360_0 .var "wr_gray_rd2", 4 0;
v0x5ae2d539d440_0 .var "wr_ptr_bin", 4 0;
v0x5ae2d539d520_0 .net "wr_ptr_bin_next", 4 0, L_0x5ae2d53b4d70;  1 drivers
v0x5ae2d539d600_0 .var "wr_ptr_gray", 4 0;
v0x5ae2d539d6e0_0 .net "wr_ptr_gray_next", 4 0, L_0x5ae2d5374560;  1 drivers
E_0x5ae2d53516b0 .event anyedge, v0x5ae2d539c8e0_0, v0x5ae2d539cb80_0;
E_0x5ae2d5352710/0 .event negedge, v0x5ae2d539cee0_0;
E_0x5ae2d5352710/1 .event posedge, v0x5ae2d539bdf0_0;
E_0x5ae2d5352710 .event/or E_0x5ae2d5352710/0, E_0x5ae2d5352710/1;
E_0x5ae2d5308270/0 .event negedge, v0x5ae2d539cee0_0;
E_0x5ae2d5308270/1 .event posedge, v0x5ae2d539beb0_0;
E_0x5ae2d5308270 .event/or E_0x5ae2d5308270/0, E_0x5ae2d5308270/1;
L_0x5ae2d53b4a60 .reduce/nor L_0x5ae2d53b5d90;
L_0x5ae2d53b4be0 .functor MUXZ 5, L_0x722710557330, L_0x7227105572e8, L_0x5ae2d5371030, C4<>;
L_0x5ae2d53b4d70 .arith/sum 5, v0x5ae2d539d440_0, L_0x5ae2d53b4be0;
L_0x5ae2d53b4e60 .part L_0x5ae2d53b4d70, 1, 4;
L_0x5ae2d53b4f80 .concat [ 4 1 0 0], L_0x5ae2d53b4e60, L_0x722710557378;
L_0x5ae2d53b5110 .reduce/nor L_0x5ae2d53b5870;
L_0x5ae2d53b52e0 .functor MUXZ 5, L_0x722710557408, L_0x7227105573c0, L_0x5ae2d5325210, C4<>;
L_0x5ae2d53b5470 .arith/sum 5, v0x5ae2d539c9c0_0, L_0x5ae2d53b52e0;
L_0x5ae2d53b55b0 .part L_0x5ae2d53b5470, 1, 4;
L_0x5ae2d53b56a0 .concat [ 4 1 0 0], L_0x5ae2d53b55b0, L_0x722710557450;
L_0x5ae2d53b5870 .cmp/eq 5, v0x5ae2d539cc60_0, v0x5ae2d539d360_0;
L_0x5ae2d53b5910 .part v0x5ae2d539d360_0, 3, 2;
L_0x5ae2d53b5b30 .part v0x5ae2d539d360_0, 0, 3;
L_0x5ae2d53b5bd0 .concat [ 3 2 0 0], L_0x5ae2d53b5b30, L_0x5ae2d53b5a70;
L_0x5ae2d53b5d90 .cmp/eq 5, L_0x5ae2d5374560, L_0x5ae2d53b5bd0;
L_0x5ae2d53b5ed0 .arith/sub 5, v0x5ae2d539d440_0, v0x5ae2d539cb80_0;
L_0x5ae2d53b6160 .cmp/ge 5, L_0x5ae2d53b5ed0, L_0x722710557498;
S_0x5ae2d539ea30 .scope module, "u_manchester" "manchester_encoder_100m" 3 82, 6 15 0, S_0x5ae2d5371ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_en";
    .port_info 3 /INPUT 1 "bit_in";
    .port_info 4 /INPUT 1 "bit_valid";
    .port_info 5 /OUTPUT 1 "bit_ready";
    .port_info 6 /OUTPUT 1 "ddr_p";
    .port_info 7 /OUTPUT 1 "ddr_n";
L_0x5ae2d53b6700 .functor NOT 1, v0x5ae2d539e680_0, C4<0>, C4<0>, C4<0>;
L_0x5ae2d53b69e0 .functor NOT 1, L_0x5ae2d53b68b0, C4<0>, C4<0>, C4<0>;
L_0x7227105574e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539ed00_0 .net/2u *"_ivl_0", 1 0, L_0x7227105574e0;  1 drivers
L_0x722710557570 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539ede0_0 .net/2u *"_ivl_14", 1 0, L_0x722710557570;  1 drivers
v0x5ae2d539eec0_0 .net *"_ivl_4", 0 0, L_0x5ae2d53b6700;  1 drivers
v0x5ae2d539ef80_0 .net *"_ivl_6", 0 0, L_0x5ae2d53b6770;  1 drivers
L_0x722710557528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ae2d539f060_0 .net/2u *"_ivl_8", 0 0, L_0x722710557528;  1 drivers
v0x5ae2d539f190_0 .net "bit_in", 0 0, v0x5ae2d539e680_0;  alias, 1 drivers
v0x5ae2d539f230_0 .net "bit_ready", 0 0, L_0x5ae2d53b6ae0;  alias, 1 drivers
v0x5ae2d539f300_0 .net "bit_valid", 0 0, v0x5ae2d539e800_0;  alias, 1 drivers
v0x5ae2d539f3d0_0 .net "clk_sys", 0 0, v0x5ae2d53a37a0_0;  alias, 1 drivers
v0x5ae2d539f470_0 .net "ddr_n", 0 0, L_0x5ae2d53b69e0;  alias, 1 drivers
v0x5ae2d539f510_0 .net "ddr_p", 0 0, L_0x5ae2d53b68b0;  alias, 1 drivers
v0x5ae2d539f5b0_0 .net "first_half", 0 0, L_0x5ae2d53b6610;  1 drivers
v0x5ae2d539f650_0 .var "half_cnt", 1 0;
v0x5ae2d539f730_0 .net "rst_n", 0 0, v0x5ae2d53a3f10_0;  alias, 1 drivers
v0x5ae2d539f7d0_0 .net "tx_en", 0 0, v0x5ae2d53a3b10_0;  alias, 1 drivers
L_0x5ae2d53b6610 .cmp/gt 2, L_0x7227105574e0, v0x5ae2d539f650_0;
L_0x5ae2d53b6770 .functor MUXZ 1, L_0x5ae2d53b6700, v0x5ae2d539e680_0, L_0x5ae2d53b6610, C4<>;
L_0x5ae2d53b68b0 .functor MUXZ 1, L_0x722710557528, L_0x5ae2d53b6770, v0x5ae2d53a3b10_0, C4<>;
L_0x5ae2d53b6ae0 .cmp/eq 2, v0x5ae2d539f650_0, L_0x722710557570;
S_0x5ae2d539f9e0 .scope module, "u_spi_master" "spi_master_rhs2116" 3 47, 7 19 0, S_0x5ae2d5371ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_spi";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "cs_n";
    .port_info 4 /OUTPUT 1 "sclk";
    .port_info 5 /OUTPUT 1 "mosi";
    .port_info 6 /INPUT 1 "miso";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "data_valid";
P_0x5ae2d539fb70 .param/l "CMD_CONVERT" 1 7 38, C4<00>;
P_0x5ae2d539fbb0 .param/l "CMD_PADDING" 1 7 39, C4<0000000000000000>;
P_0x5ae2d539fbf0 .param/l "DISCARD_FRAMES" 1 7 41, C4<00000010>;
P_0x5ae2d539fc30 .param/l "DONE" 1 7 97, C4<100>;
P_0x5ae2d539fc70 .param/l "GAP" 1 7 96, C4<011>;
P_0x5ae2d539fcb0 .param/l "GAP_CYCLES" 1 7 40, C4<001111>;
P_0x5ae2d539fcf0 .param/l "IDLE" 1 7 93, C4<000>;
P_0x5ae2d539fd30 .param/l "LOAD" 1 7 94, C4<001>;
P_0x5ae2d539fd70 .param/l "SCLK_DIV_MAX" 1 7 42, C4<11>;
P_0x5ae2d539fdb0 .param/l "SCLK_FALLING_EDGE" 1 7 44, C4<11>;
P_0x5ae2d539fdf0 .param/l "SCLK_RISING_EDGE" 1 7 43, C4<01>;
P_0x5ae2d539fe30 .param/l "XFER" 1 7 95, C4<010>;
L_0x5ae2d5363f30 .functor BUFZ 1, v0x5ae2d53a18d0_0, C4<0>, C4<0>, C4<0>;
L_0x7227105570a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a05a0_0 .net/2u *"_ivl_12", 1 0, L_0x7227105570a8;  1 drivers
L_0x7227105570f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a06a0_0 .net/2u *"_ivl_14", 0 0, L_0x7227105570f0;  1 drivers
L_0x722710557138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0780_0 .net/2u *"_ivl_16", 0 0, L_0x722710557138;  1 drivers
L_0x722710557180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0840_0 .net/2u *"_ivl_18", 0 0, L_0x722710557180;  1 drivers
L_0x7227105571c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0920_0 .net/2u *"_ivl_20", 0 0, L_0x7227105571c8;  1 drivers
L_0x722710557210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0a50_0 .net/2u *"_ivl_22", 3 0, L_0x722710557210;  1 drivers
L_0x722710557258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0b30_0 .net/2u *"_ivl_24", 15 0, L_0x722710557258;  1 drivers
v0x5ae2d53a0c10_0 .net *"_ivl_26", 29 0, L_0x5ae2d53b45f0;  1 drivers
L_0x7227105572a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0cf0_0 .net *"_ivl_31", 1 0, L_0x7227105572a0;  1 drivers
L_0x722710557018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0e60_0 .net/2u *"_ivl_4", 1 0, L_0x722710557018;  1 drivers
L_0x722710557060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5ae2d53a0f40_0 .net/2u *"_ivl_8", 1 0, L_0x722710557060;  1 drivers
v0x5ae2d53a1020_0 .var "bit_cnt", 5 0;
v0x5ae2d53a1100_0 .net "clk_spi", 0 0, v0x5ae2d53a3690_0;  alias, 1 drivers
v0x5ae2d53a11c0_0 .net "convert_cmd", 31 0, L_0x5ae2d53b4920;  1 drivers
v0x5ae2d53a12a0_0 .var "cs_n", 0 0;
v0x5ae2d53a1360_0 .var "curr_chan", 3 0;
v0x5ae2d53a1440_0 .var "data_out", 31 0;
v0x5ae2d53a1500_0 .var "data_out_reg", 31 0;
v0x5ae2d53a15e0_0 .var "data_valid", 0 0;
v0x5ae2d53a16d0_0 .var "data_valid_reg", 0 0;
v0x5ae2d53a1790_0 .net "enable", 0 0, v0x5ae2d53a3b10_0;  alias, 1 drivers
v0x5ae2d53a1830_0 .var "enable_spi1", 0 0;
v0x5ae2d53a18d0_0 .var "enable_spi2", 0 0;
v0x5ae2d53a1990_0 .net "enable_sync", 0 0, L_0x5ae2d5363f30;  1 drivers
v0x5ae2d53a1a50_0 .var "frame_cnt", 7 0;
v0x5ae2d53a1b30_0 .var "gap_cnt", 5 0;
v0x5ae2d53a1c10_0 .net "miso", 0 0, v0x5ae2d53a3d80_0;  alias, 1 drivers
v0x5ae2d53a1cd0_0 .var "mosi", 0 0;
v0x5ae2d53a1d90_0 .net "rst_n", 0 0, v0x5ae2d53a3f10_0;  alias, 1 drivers
v0x5ae2d53a1e30_0 .net "sclk", 0 0, L_0x5ae2d53a4140;  alias, 1 drivers
v0x5ae2d53a1ef0_0 .var "sclk_cnt", 1 0;
v0x5ae2d53a1fd0_0 .net "sclk_falling", 0 0, L_0x5ae2d53a41e0;  1 drivers
v0x5ae2d53a2090_0 .net "sclk_rising", 0 0, L_0x5ae2d53a4320;  1 drivers
v0x5ae2d53a2360_0 .var "shifter_rx", 31 0;
v0x5ae2d53a2440_0 .var "shifter_tx", 31 0;
v0x5ae2d53a2520_0 .var "state", 2 0;
E_0x5ae2d53812b0/0 .event negedge, v0x5ae2d539cee0_0;
E_0x5ae2d53812b0/1 .event posedge, v0x5ae2d53a1100_0;
E_0x5ae2d53812b0 .event/or E_0x5ae2d53812b0/0, E_0x5ae2d53812b0/1;
E_0x5ae2d53a0540 .event posedge, v0x5ae2d53a1100_0;
L_0x5ae2d53a4140 .part v0x5ae2d53a1ef0_0, 1, 1;
L_0x5ae2d53a41e0 .cmp/eq 2, v0x5ae2d53a1ef0_0, L_0x722710557018;
L_0x5ae2d53a4320 .cmp/eq 2, v0x5ae2d53a1ef0_0, L_0x722710557060;
LS_0x5ae2d53b45f0_0_0 .concat [ 16 4 4 1], L_0x722710557258, v0x5ae2d53a1360_0, L_0x722710557210, L_0x7227105571c8;
LS_0x5ae2d53b45f0_0_4 .concat [ 1 1 1 2], L_0x722710557180, L_0x722710557138, L_0x7227105570f0, L_0x7227105570a8;
L_0x5ae2d53b45f0 .concat [ 25 5 0 0], LS_0x5ae2d53b45f0_0_0, LS_0x5ae2d53b45f0_0_4;
L_0x5ae2d53b4920 .concat [ 30 2 0 0], L_0x5ae2d53b45f0, L_0x7227105572a0;
    .scope S_0x5ae2d539f9e0;
T_1 ;
    %wait E_0x5ae2d53a0540;
    %load/vec4 v0x5ae2d53a1790_0;
    %assign/vec4 v0x5ae2d53a1830_0, 0;
    %load/vec4 v0x5ae2d53a1830_0;
    %assign/vec4 v0x5ae2d53a18d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ae2d539f9e0;
T_2 ;
    %wait E_0x5ae2d53812b0;
    %load/vec4 v0x5ae2d53a1d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d53a1ef0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ae2d53a1ef0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5ae2d53a1ef0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ae2d539f9e0;
T_3 ;
    %wait E_0x5ae2d53812b0;
    %load/vec4 v0x5ae2d53a1d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ae2d53a2520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d53a12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a1cd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d53a1020_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d53a1b30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ae2d53a1360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ae2d53a1a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae2d53a2440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae2d53a2360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae2d53a1500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a16d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae2d53a1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a15e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a16d0_0, 0;
    %load/vec4 v0x5ae2d53a2520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ae2d53a2520_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d53a12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a1cd0_0, 0;
    %load/vec4 v0x5ae2d53a1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5ae2d53a2520_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a12a0_0, 0;
    %load/vec4 v0x5ae2d53a11c0_0;
    %assign/vec4 v0x5ae2d53a2440_0, 0;
    %load/vec4 v0x5ae2d53a11c0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x5ae2d53a1cd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d53a1020_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5ae2d53a2520_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a12a0_0, 0;
    %load/vec4 v0x5ae2d53a1fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5ae2d53a2360_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x5ae2d53a1c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ae2d53a2360_0, 0;
    %load/vec4 v0x5ae2d53a1020_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x5ae2d53a2360_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x5ae2d53a1c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ae2d53a1500_0, 0;
    %load/vec4 v0x5ae2d53a1a50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ae2d53a1a50_0, 0;
    %load/vec4 v0x5ae2d53a1a50_0;
    %cmpi/u 2, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d53a16d0_0, 0;
T_3.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5ae2d53a2520_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5ae2d53a1020_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5ae2d53a1020_0, 0;
T_3.13 ;
T_3.10 ;
    %load/vec4 v0x5ae2d53a2090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.18, 9;
    %load/vec4 v0x5ae2d53a1020_0;
    %cmpi/u 31, 0, 6;
    %flag_get/vec4 5;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5ae2d53a2440_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x5ae2d53a1cd0_0, 0;
    %load/vec4 v0x5ae2d53a2440_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a2440_0, 0;
T_3.16 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d53a12a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a1cd0_0, 0;
    %load/vec4 v0x5ae2d53a1b30_0;
    %cmpi/u 15, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.19, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d53a1b30_0, 0;
    %load/vec4 v0x5ae2d53a1360_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ae2d53a1360_0, 0;
    %load/vec4 v0x5ae2d53a1990_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %assign/vec4 v0x5ae2d53a2520_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5ae2d53a1b30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5ae2d53a1b30_0, 0;
T_3.20 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5ae2d53a1500_0;
    %assign/vec4 v0x5ae2d53a1440_0, 0;
    %load/vec4 v0x5ae2d53a16d0_0;
    %assign/vec4 v0x5ae2d53a15e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ae2d539a500;
T_4 ;
    %wait E_0x5ae2d5308270;
    %load/vec4 v0x5ae2d539cfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539d600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ae2d539d520_0;
    %assign/vec4 v0x5ae2d539d440_0, 0;
    %load/vec4 v0x5ae2d539d6e0_0;
    %assign/vec4 v0x5ae2d539d600_0, 0;
    %load/vec4 v0x5ae2d539d1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x5ae2d539c1f0_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5ae2d539bf70_0;
    %load/vec4 v0x5ae2d539d440_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ae2d539c390, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ae2d539a500;
T_5 ;
    %wait E_0x5ae2d5352710;
    %load/vec4 v0x5ae2d539cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539c9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539cc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae2d539c450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539ce20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ae2d539caa0_0;
    %assign/vec4 v0x5ae2d539c9c0_0, 0;
    %load/vec4 v0x5ae2d539cd40_0;
    %assign/vec4 v0x5ae2d539cc60_0, 0;
    %load/vec4 v0x5ae2d539c530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x5ae2d539c130_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5ae2d539c9c0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5ae2d539c390, 4;
    %assign/vec4 v0x5ae2d539c450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d539ce20_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539ce20_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ae2d539a500;
T_6 ;
    %wait E_0x5ae2d5308270;
    %load/vec4 v0x5ae2d539cfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539c5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539c8e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5ae2d539cc60_0;
    %assign/vec4 v0x5ae2d539c5f0_0, 0;
    %load/vec4 v0x5ae2d539c5f0_0;
    %assign/vec4 v0x5ae2d539c8e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ae2d539a500;
T_7 ;
    %wait E_0x5ae2d5352710;
    %load/vec4 v0x5ae2d539cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539d280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae2d539d360_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ae2d539d600_0;
    %assign/vec4 v0x5ae2d539d280_0, 0;
    %load/vec4 v0x5ae2d539d280_0;
    %assign/vec4 v0x5ae2d539d360_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ae2d539a500;
T_8 ;
    %wait E_0x5ae2d53516b0;
    %load/vec4 v0x5ae2d539c8e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ae2d539cb80_0, 4, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5ae2d539c2b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5ae2d539c2b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5ae2d539cb80_0;
    %load/vec4 v0x5ae2d539c2b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x5ae2d539c8e0_0;
    %load/vec4 v0x5ae2d539c2b0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5ae2d539c2b0_0;
    %store/vec4 v0x5ae2d539cb80_0, 4, 1;
    %load/vec4 v0x5ae2d539c2b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5ae2d539c2b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ae2d537c450;
T_9 ;
    %wait E_0x5ae2d5352710;
    %load/vec4 v0x5ae2d539e380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d539e5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ae2d539e240_0, 0;
    %pushi/vec4 0, 0, 56;
    %assign/vec4 v0x5ae2d539e4c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d539d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e170_0, 0;
    %load/vec4 v0x5ae2d539e5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d539e5a0_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5ae2d539dfd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0x5ae2d539e740_0;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5ae2d539e5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d539e170_0, 0;
T_9.7 ;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v0x5ae2d539e240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ae2d539dcd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ae2d539dc30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ae2d539e4c0_0, 0;
    %load/vec4 v0x5ae2d539e240_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ae2d539e240_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d539d940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d539e420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5ae2d539e5a0_0, 0;
    %vpi_call 4 140 "$display", "Frame Packer: Sending frame %h, data %h, crc %h", v0x5ae2d539e240_0, v0x5ae2d539dcd0_0, v0x5ae2d539dc30_0 {0 0 0};
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5ae2d539e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x5ae2d539e4c0_0;
    %parti/s 1, 55, 7;
    %assign/vec4 v0x5ae2d539e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ae2d539e800_0, 0;
    %load/vec4 v0x5ae2d539e4c0_0;
    %parti/s 55, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e4c0_0, 0;
    %load/vec4 v0x5ae2d539d940_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5ae2d539d940_0, 0;
    %load/vec4 v0x5ae2d539d940_0;
    %cmpi/e 55, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d539e420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d539e5a0_0, 0;
T_9.12 ;
T_9.10 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ae2d539ea30;
T_10 ;
    %wait E_0x5ae2d5352710;
    %load/vec4 v0x5ae2d539f730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d539f650_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5ae2d539f7d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.5, 10;
    %load/vec4 v0x5ae2d539f300_0;
    %and;
T_10.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v0x5ae2d539f230_0;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5ae2d539f650_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5ae2d539f7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.8, 9;
    %load/vec4 v0x5ae2d539f650_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5ae2d539f650_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5ae2d539f650_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5ae2d539f7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.11, 9;
    %load/vec4 v0x5ae2d539f650_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d539f650_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ae2d539f650_0, 0;
T_10.10 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ae2d5371ff0;
T_11 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5ae2d53a40a0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x5ae2d5371ff0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae2d53a3690_0, 0, 1;
T_12.0 ;
    %delay 7813, 0;
    %load/vec4 v0x5ae2d53a3690_0;
    %inv;
    %store/vec4 v0x5ae2d53a3690_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5ae2d5371ff0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae2d53a37a0_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ae2d53a37a0_0;
    %inv;
    %store/vec4 v0x5ae2d53a37a0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5ae2d5371ff0;
T_14 ;
    %wait E_0x5ae2d5351f30;
    %load/vec4 v0x5ae2d53a3840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5ae2d53a40a0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x5ae2d53a3590_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5ae2d53a3d80_0, 0;
    %load/vec4 v0x5ae2d53a3590_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5ae2d53a3590_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ae2d53a3d80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5ae2d53a3590_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ae2d5371ff0;
T_15 ;
    %vpi_call 2 60 "$dumpfile", "tb_encoder.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ae2d5371ff0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae2d53a3f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae2d53a3b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae2d53a3d80_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae2d53a3f10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae2d53a3b10_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ae2d5351260;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_encoder.v";
    "../rhs2116_link_encoder.v";
    "../frame_packer_100m.v";
    "../async_fifo_generic.v";
    "../manchester_encoder_100m.v";
    "../spi_master_rhs2116.v";
