

================================================================
== Synthesis Summary Report of 'svm'
================================================================
+ General Information: 
    * Date:           Sun May 11 12:54:41 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        svm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |            |            |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ svm                            |     -|  0.02|    11366|  5.683e+04|         -|    11367|     -|        no|  20 (~0%)|  55 (~0%)|  5202 (~0%)|  4046 (~0%)|    -|
    | + svm_Pipeline_VITIS_LOOP_16_1  |     -|  0.02|    11353|  5.676e+04|         -|    11353|     -|        no|  20 (~0%)|  13 (~0%)|  2225 (~0%)|  2744 (~0%)|    -|
    |  o VITIS_LOOP_16_1              |    II|  3.65|    11351|  5.676e+04|       129|        9|  1248|       yes|         -|         -|           -|           -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| test_vector_address0 | 5        |
| test_vector_address1 | 5        |
| test_vector_q0       | 32       |
| test_vector_q1       | 32       |
+----------------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| test_vector | in        | float*   |
| return      | out       | int      |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| test_vector | test_vector_address0 | port    | offset   |
| test_vector | test_vector_ce0      | port    |          |
| test_vector | test_vector_q0       | port    |          |
| test_vector | test_vector_address1 | port    | offset   |
| test_vector | test_vector_ce1      | port    |          |
| test_vector | test_vector_q1       | port    |          |
| return      | ap_return            | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+------------+------+---------+---------+
| + svm                                    | 55  |        |            |      |         |         |
|   fmul_32ns_32ns_32_4_max_dsp_1_U35      | 3   |        | diff_1_4   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U36      | 3   |        | diff_1_5   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U37      | 3   |        | diff_1_6   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U38      | 3   |        | diff_1_7   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U39      | 3   |        | diff_1_8   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U40      | 3   |        | diff_1_9   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U41      | 3   |        | diff_1_s   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U42      | 3   |        | diff_1_1   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U43      | 3   |        | diff_1_2   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U44      | 3   |        | diff_1_3   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | diff_1_10  | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U46      | 3   |        | diff_1_11  | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U47      | 3   |        | diff_1_12  | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U48      | 3   |        | diff_1_13  | fmul | maxdsp  | 3       |
|  + svm_Pipeline_VITIS_LOOP_16_1          | 13  |        |            |      |         |         |
|    add_ln16_fu_360_p2                    | -   |        | add_ln16   | add  | fabric  | 0       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | diff       | fsub | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | norma_1    | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | diff_s     | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_1  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | diff_2     | fsub | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | norma_1_2  | fadd | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | diff_3     | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_3  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_4  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_5  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_6  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_7  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | norma_1_8  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | norma_1_9  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | norma_1_s  | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | norma_1_10 | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | norma_1_11 | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | norma_1_12 | fsub | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | norma_1_13 | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | norma_1_14 | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | norma_1_15 | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | norma_1_16 | fadd | fulldsp | 4       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U6     | 7   |        | tmp        | fexp | fulldsp | 7       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3     | 2   |        | dc         | fadd | fulldsp | 4       |
|    add_ln346_fu_427_p2                   | -   |        | add_ln346  | add  | fabric  | 0       |
|    sub_ln1512_fu_441_p2                  | -   |        | sub_ln1512 | sub  | fabric  | 0       |
|    result_V_2_fu_509_p2                  | -   |        | result_V_2 | sub  | fabric  | 0       |
+------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+---------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+---------------------------------+------+------+--------+---------------+---------+------+---------+
| + svm                           | 20   | 0    |        |               |         |      |         |
|  + svm_Pipeline_VITIS_LOOP_16_1 | 20   | 0    |        |               |         |      |         |
|    sup_vectors_0_U              | 4    | -    |        | sup_vectors_0 | rom_1p  | auto | 1       |
|    sup_vectors_1_U              | 4    | -    |        | sup_vectors_1 | rom_1p  | auto | 1       |
|    sup_vectors_2_U              | 4    | -    |        | sup_vectors_2 | rom_1p  | auto | 1       |
|    sup_vectors_3_U              | 4    | -    |        | sup_vectors_3 | rom_1p  | auto | 1       |
|    sv_coeff_U                   | 4    | -    |        | sv_coeff      | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

