{"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/signed(size:)","interfaceLanguage":"swift"},"kind":"symbol","abstract":[{"type":"text","text":"Signed type ("},{"type":"codeVoice","code":"signed"},{"type":"text","text":")."}],"schemaVersion":{"patch":0,"major":0,"minor":3},"sections":[],"metadata":{"modules":[{"name":"VHDLParsing"}],"role":"symbol","title":"RangedType.signed(size:)","symbolKind":"case","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"signed","kind":"identifier"},{"text":"(","kind":"text"},{"text":"size","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"roleHeading":"Case","externalID":"s:11VHDLParsing10RangedTypeO6signedyAcA10VectorSizeO_tcACmF"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"signed"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize"},{"kind":"text","text":")"}],"platforms":["Linux"]}]}],"variants":[{"paths":["\/documentation\/vhdlparsing\/rangedtype\/signed(size:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/RangedType/signed(size:)":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/signed(size:)","abstract":[{"text":"Signed type (","type":"text"},{"code":"signed","type":"codeVoice"},{"type":"text","text":")."}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"signed"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier","text":"VectorSize"},{"text":")","kind":"text"}],"title":"RangedType.signed(size:)","kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype\/signed(size:)","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"}}}