;Program compiled by Great Cow BASIC (0.98.<<>> 2021-02-09 (Windows 64 bit)) for Microchip PIC-AS
;Need help? See the GCBASIC forums at http://sourceforge.net/projects/gcbasic/forums,
;check the documentation or email evan+picas at anobium  dot co dot uk.

;********************************************************************************


;Set up the assembler options (Chip type, clock source, other bits and pieces)
;PROCESSOR   18F16Q41
 PAGEWIDTH   132
 RADIX       DEC
 TITLE       "D:\GCB@Syn39\GreatCowBasic\Demos\vendor_boards\microchip_low_pin_count_demo_board\pickit2_board\18f16q41\300_using_clc.S"
 SUBTITLE    "02-10-2021"

; Reverse lookup file
; C:\Program Files\Microchip\xc8\v2.31\pic\include\proc\pic18f16q41.inc

 #include <xc.inc>

;********************************************************************************
;Explicit PIC-AS constants to resolve the crazyness of the PIC-AS syntax
;These are therefore the same as MPASM
#define BANKED b
#define ACCESS a
#define UPPER low highword

;********************************************************************************
;Explicit CONFIG
 CONFIG  CP = OFF
 CONFIG  WRTSAF = OFF
 CONFIG  WRTD = OFF
 CONFIG  WRTB = OFF
 CONFIG  WDTE = OFF
 CONFIG  XINST = OFF
 CONFIG  LVP = OFF
 CONFIG  MVECEN = OFF
 CONFIG  MCLRE = INTMCLR
 CONFIG  FCMEN = ON
 CONFIG  CLKOUTEN = OFF
 CONFIG  RSTOSC = HFINTOSC_1MHZ
 CONFIG  FEXTOSC = OFF
;Inferred CONFIG
 CONFIG  BBEN=ON
 CONFIG  BBSIZE=BBSIZE_512
 CONFIG  BOREN=OFF
 CONFIG  BORV=VBOR_2P85
 CONFIG  CSWEN=ON
 CONFIG  DEBUG=OFF
 CONFIG  FCMENP=OFF
 CONFIG  FCMENS=OFF
 CONFIG  IVT1WAY=OFF
 CONFIG  LPBOREN=ON
 CONFIG  PPS1WAY=OFF
 CONFIG  PR1WAY=OFF
 CONFIG  PWRTS=PWRT_1
 CONFIG  SAFEN=ON
 CONFIG  STVREN=OFF
 CONFIG  WDTCCS=LFINTOSC
 CONFIG  WDTCPS=WDTCPS_0
 CONFIG  WDTCWS=WDTCWS_0
 CONFIG  WRTAPP=ON
 CONFIG  WRTC=ON
 CONFIG  ZCD=ON


;********************************************************************************

 PSECT   RESETVEC,delta=1, abs
 RESETVEC:
;VECTORS
	ORG	0
	GOTO	BASPROGRAMSTART
	ORG	8
	RETFIE

;********************************************************************************

;START OF PROGRAM MEMORY PAGE 0
	ORG	12
BASPROGRAMSTART:
;CALL INITIALISATION ROUTINES
	RCALL	INITSYS
	RCALL	INITPPS

;START OF THE MAIN PROGRAM
;Generated by PIC PPS Tool for Great Cow Basic
;PPS Tool version: 0.0.6.1
;PinManager data: v1.79.0
;Generated for 18F16Q41
;
;Template comment at the start of the config file
;
;#define PPSToolPart 18F16Q41
;Template comment at the end of the config file
;Set the CLC1
;SLCT 0;
;CLCSELECT = 0x00
	CLRF	CLCSELECT,BANKED
;G1POL not_inverted; G2POL not_inverted; G3POL not_inverted; G4POL not_inverted; POL not_inverted;
;CLCnPOL = 0x00
;A2: ASM Source was:  CLRF CLCNPOL,BANKED
;A4: ASM Source was:  CLRF CLCNPOL,BANKED
	CLRF	CLCnPOL,BANKED
;D1S CLCIN0 (CLCIN0PPS)
;CLCnSEL0 = 0x00
;A2: ASM Source was:  CLRF CLCNSEL0,BANKED
;A4: ASM Source was:  CLRF CLCNSEL0,BANKED
	CLRF	CLCnSEL0,BANKED
;D2S CLCIN0 (CLCIN0PPS)
;CLCnSEL1 = 0x00;
;A2: ASM Source was:  CLRF CLCNSEL1,BANKED
;A4: ASM Source was:  CLRF CLCNSEL1,BANKED
	CLRF	CLCnSEL1,BANKED
;D3S CLCIN0 (CLCIN0PPS)
;CLCnSEL2 = 0x00
;A2: ASM Source was:  CLRF CLCNSEL2,BANKED
;A4: ASM Source was:  CLRF CLCNSEL2,BANKED
	CLRF	CLCnSEL2,BANKED
;D4S CLCIN0 (CLCIN0PPS)
;CLCnSEL3 = 0x00
;A2: ASM Source was:  CLRF CLCNSEL3,BANKED
;A4: ASM Source was:  CLRF CLCNSEL3,BANKED
	CLRF	CLCnSEL3,BANKED
;G1D3N disabled; G1D2N disabled; G1D4N disabled; G1D1T disabled; G1D3T disabled; G1D2T disabled; G1D4T disabled; G1D1N enabled
;CLCnGLS0 = 0x01
	MOVLW	1
;A2: ASM Source was:  MOVWF CLCNGLS0,BANKED
;A4: ASM Source was:  MOVWF CLCNGLS0,BANKED
	MOVWF	CLCnGLS0,BANKED
;G2D2N disabled; G2D1N disabled; G2D4N disabled; G2D3N disabled; G2D2T disabled; G2D1T disabled; G2D4T disabled; G2D3T disabled
;CLCnGLS1 = 0x00
;A2: ASM Source was:  CLRF CLCNGLS1,BANKED
;A4: ASM Source was:  CLRF CLCNGLS1,BANKED
	CLRF	CLCnGLS1,BANKED
;G3D1N disabled; G3D2N disabled; G3D3N disabled; G3D4N disabled; G3D1T disabled; G3D2T disabled; G3D3T disabled; G3D4T disabled
;CLCnGLS2 = 0x00
;A2: ASM Source was:  CLRF CLCNGLS2,BANKED
;A4: ASM Source was:  CLRF CLCNGLS2,BANKED
	CLRF	CLCnGLS2,BANKED
;G4D1N disabled; G4D2N disabled; G4D3N disabled; G4D4N disabled; G4D1T disabled; G4D2T disabled; G4D3T disabled; G4D4N disabled
;CLCnGLS3 = 0x00
;A2: ASM Source was:  CLRF CLCNGLS3,BANKED
;A4: ASM Source was:  CLRF CLCNGLS3,BANKED
	CLRF	CLCnGLS3,BANKED
;CLC1OUT 0
;CLCDATA = 0x00
	CLRF	CLCDATA,BANKED
;EN enabled; INTN disabled; INTP disabled; MODE OR-XOR
;CLCnCON = 0x81
	MOVLW	129
;A2: ASM Source was:  MOVWF CLCNCON,BANKED
;A4: ASM Source was:  MOVWF CLCNCON,BANKED
	MOVWF	CLCnCON,BANKED
;Define constants to make things easier. We can reuse these at any time.
;#DEFINE LEDPORT LATC
;Dir     RC0         Out
	BCF	TRISC,0,ACCESS
;Dir     RC1         Out
	BCF	TRISC,1,ACCESS
;Dir     RC2         Out
	BCF	TRISC,2,ACCESS
;Dir     RC3         Out
	BCF	TRISC,3,ACCESS
;#DEFINE POTENTIOMETER PORTA.0
;Dir     POTENTIOMETER In
	BSF	TRISA,0,ACCESS
;#DEFINE SWITCHIN      PORTA.3
;Dir     SWITCHIN      In
	BSF	TRISA,3,ACCESS
;*******************************************************************************
;Main code start here....
;Do
SYSDOLOOP_S1:
;Loop
	BRA	SYSDOLOOP_S1
SYSDOLOOP_E1:
BASPROGRAMEND:
	SLEEP
	BRA	BASPROGRAMEND

;********************************************************************************

;SOURCE: 300_USING_CLC.GCB (18)
INITPPS:
;CLCIN0PPS = 0x03  ' RA3->CLC1:CLCIN0
	MOVLW	3
BANKSEL	CLCIN0PPS
	MOVWF	CLCIN0PPS,BANKED
;RC1PPS = 0x01     ' RC1->CLC1:CLC1
	MOVLW	1
	MOVWF	RC1PPS,BANKED
;RC2PPS = 0x01     ' RC2->CLC1:CLC1
	MOVLW	1
	MOVWF	RC2PPS,BANKED
;RC0PPS = 0x01     ' RC0->CLC1:CLC1
	MOVLW	1
	MOVWF	RC0PPS,BANKED
;RC3PPS = 0x01     ' RC3->CLC1:CLC1
	MOVLW	1
	MOVWF	RC3PPS,BANKED
	BANKSEL	0
	RETURN

;********************************************************************************

;SOURCE: SYSTEM.H (129)
INITSYS:
;asm showdebug This code block sets the internal oscillator to ChipMHz
;asm showdebug Default settings for microcontrollers with _OSCCON1_
;Default OSCCON1 typically, NOSC HFINTOSC; NDIV 1 - Common as this simply sets the HFINTOSC
;OSCCON1 = 0x60
	MOVLW	96
	MOVWF	OSCCON1,BANKED
;Default value typically, CSWHOLD may proceed; SOSCPWR Low power
;OSCCON3 = 0x00
	CLRF	OSCCON3,BANKED
;Default value typically, MFOEN disabled; LFOEN disabled; ADOEN disabled; SOSCEN disabled; EXTOEN disabled; HFOEN disabled
;OSCEN = 0x00
	CLRF	OSCEN,BANKED
;Default value
;OSCTUNE = 0x00
	CLRF	OSCTUNE,BANKED
;asm showdebug The MCU is a chip family ChipFamily
;Section supports many MCUs, 18FxxK40, 18FxxK42 etc that have NDIV3 bit
;asm showdebug OSCCON type is 101
;Clear NDIV3:0
;NDIV3 = 0
;A8: ASM Source was:  BCF OSCCON1,NDIV3,BANKED
	BCF	OSCCON1,3,BANKED
;NDIV2 = 0
;A8: ASM Source was:  BCF OSCCON1,NDIV2,BANKED
	BCF	OSCCON1,2,BANKED
;NDIV1 = 0
;A8: ASM Source was:  BCF OSCCON1,NDIV1,BANKED
	BCF	OSCCON1,1,BANKED
;NDIV0 = 0
;A8: ASM Source was:  BCF OSCCON1,NDIV0,BANKED
	BCF	OSCCON1,0,BANKED
;OSCFRQ = 0b00001000  '64mhz
	MOVLW	8
	MOVWF	OSCFRQ,BANKED
;asm showdebug _Complete_the_chip_setup_of_BSR,ADCs,ANSEL_and_other_key_setup_registers_or_register_bits
;Clear BSR on ChipFamily16 MCUs
;BSR = 0
	CLRF	BSR,ACCESS
;Clear TBLPTRU on MCUs with this bit as this must be zero
;TBLPTRU = 0
	CLRF	TBLPTRU,ACCESS
;Ensure all ports are set for digital I/O and, turn off A/D
;SET ADFM OFF
BANKSEL	ADCON0
;A8: ASM Source was:  BCF ADCON0,ADFM0,BANKED
	BCF	ADCON0,2,BANKED
;Switch off A/D Var(ADCON0)
;SET ADCON0.ADON OFF
;A8: ASM Source was:  BCF ADCON0,ADON,BANKED
	BCF	ADCON0,7,BANKED
;ANSELA = 0
BANKSEL	ANSELA
	CLRF	ANSELA,BANKED
;ANSELB = 0
	CLRF	ANSELB,BANKED
;ANSELC = 0
	CLRF	ANSELC,BANKED
;Set comparator register bits for many MCUs with register CM2CON0
;C2EN = 0
BANKSEL	CM2CON0
;A8: ASM Source was:  BCF CM2CON0,C2EN,BANKED
	BCF	CM2CON0,7,BANKED
;C1EN = 0
;A8: ASM Source was:  BCF CM1CON0,C1EN,BANKED
	BCF	CM1CON0,7,BANKED
;
;'Turn off all ports
;PORTA = 0
	CLRF	PORTA,ACCESS
;PORTB = 0
	CLRF	PORTB,ACCESS
;PORTC = 0
	CLRF	PORTC,ACCESS
	RETURN

;********************************************************************************

	ALIGN	2;X2
;
; Declare Power-On-Reset entry point
;
 END     RESETVEC
