{
	"version": "1.0",
	"modules": {
		"rfdc_ex": {
			"proto_instances": {
				"/ADC_DDR_DMA/S_AXIS0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk0"},
						"ARESETN": { "actual": "s_axis_aresetn0"},
						"TDATA": { "actual": "S_AXIS0_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS0_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS0_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk0"},
						"ARESETN": { "actual": "s_axis_aresetn0"},
						"TDATA": { "actual": "S_AXIS1_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS1_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS1_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk2"},
						"ARESETN": { "actual": "s_axis_aresetn2"},
						"TDATA": { "actual": "S_AXIS10_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS10_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS10_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk2"},
						"ARESETN": { "actual": "s_axis_aresetn2"},
						"TDATA": { "actual": "S_AXIS11_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS11_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS11_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk3"},
						"ARESETN": { "actual": "s_axis_aresetn3"},
						"TDATA": { "actual": "S_AXIS12_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS12_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS12_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk3"},
						"ARESETN": { "actual": "s_axis_aresetn3"},
						"TDATA": { "actual": "S_AXIS13_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS13_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS13_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS14": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk3"},
						"ARESETN": { "actual": "s_axis_aresetn3"},
						"TDATA": { "actual": "S_AXIS14_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS14_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS14_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS15": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk3"},
						"ARESETN": { "actual": "s_axis_aresetn3"},
						"TDATA": { "actual": "S_AXIS15_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS15_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS15_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk0"},
						"ARESETN": { "actual": "s_axis_aresetn0"},
						"TDATA": { "actual": "S_AXIS2_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS2_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS2_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk0"},
						"ARESETN": { "actual": "s_axis_aresetn0"},
						"TDATA": { "actual": "S_AXIS3_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS3_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS3_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS4": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk1"},
						"ARESETN": { "actual": "s_axis_aresetn1"},
						"TDATA": { "actual": "S_AXIS4_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS4_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS4_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS5": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk1"},
						"ARESETN": { "actual": "s_axis_aresetn1"},
						"TDATA": { "actual": "S_AXIS5_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS5_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS5_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS6": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk1"},
						"ARESETN": { "actual": "s_axis_aresetn1"},
						"TDATA": { "actual": "S_AXIS6_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS6_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS6_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS7": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk1"},
						"ARESETN": { "actual": "s_axis_aresetn1"},
						"TDATA": { "actual": "S_AXIS7_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS7_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS7_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS8": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk2"},
						"ARESETN": { "actual": "s_axis_aresetn2"},
						"TDATA": { "actual": "S_AXIS8_tdata[191:0]"},
						"TREADY": { "actual": "S_AXIS8_tready[0:0]"},
						"TVALID": { "actual": "S_AXIS8_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/S_AXIS9": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk2"},
						"ARESETN": { "actual": "s_axis_aresetn2"},
						"TDATA": { "actual": "S_AXIS9_tdata[383:192]"},
						"TREADY": { "actual": "S_AXIS9_tready[1:1]"},
						"TVALID": { "actual": "S_AXIS9_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/S_AXI_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "S_AXI_CTRL_araddr"},
						"ARESETN": { "actual": "plclk0_aresetn"},
						"ARREADY": { "actual": "S_AXI_CTRL_arready"},
						"ARVALID": { "actual": "S_AXI_CTRL_arvalid"},
						"AWADDR": { "actual": "S_AXI_CTRL_awaddr"},
						"AWREADY": { "actual": "S_AXI_CTRL_awready"},
						"AWVALID": { "actual": "S_AXI_CTRL_awvalid"},
						"BREADY": { "actual": "S_AXI_CTRL_bready"},
						"BRESP": { "actual": "S_AXI_CTRL_bresp"},
						"BVALID": { "actual": "S_AXI_CTRL_bvalid"},
						"RDATA": { "actual": "S_AXI_CTRL_rdata"},
						"RREADY": { "actual": "S_AXI_CTRL_rready"},
						"RRESP": { "actual": "S_AXI_CTRL_rresp"},
						"RVALID": { "actual": "S_AXI_CTRL_rvalid"},
						"WDATA": { "actual": "S_AXI_CTRL_wdata"},
						"WREADY": { "actual": "S_AXI_CTRL_wready"},
						"WVALID": { "actual": "S_AXI_CTRL_wvalid"}
					}
				},
				"/ADC_DDR_DMA/S_AXI_SG_ADC": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "S_AXI_SG_ADC_araddr"},
						"ARBURST": { "actual": "S_AXI_SG_ADC_arburst"},
						"ARCACHE": { "actual": "S_AXI_SG_ADC_arcache"},
						"ARLEN": { "actual": "S_AXI_SG_ADC_arlen"},
						"ARPROT": { "actual": "S_AXI_SG_ADC_arprot"},
						"ARREADY": { "actual": "S_AXI_SG_ADC_arready"},
						"ARSIZE": { "actual": "S_AXI_SG_ADC_arsize"},
						"ARVALID": { "actual": "S_AXI_SG_ADC_arvalid"},
						"AWADDR": { "actual": "S_AXI_SG_ADC_awaddr"},
						"AWBURST": { "actual": "S_AXI_SG_ADC_awburst"},
						"AWCACHE": { "actual": "S_AXI_SG_ADC_awcache"},
						"AWLEN": { "actual": "S_AXI_SG_ADC_awlen"},
						"AWPROT": { "actual": "S_AXI_SG_ADC_awprot"},
						"AWREADY": { "actual": "S_AXI_SG_ADC_awready"},
						"AWSIZE": { "actual": "S_AXI_SG_ADC_awsize"},
						"AWVALID": { "actual": "S_AXI_SG_ADC_awvalid"},
						"BREADY": { "actual": "S_AXI_SG_ADC_bready"},
						"BRESP": { "actual": "S_AXI_SG_ADC_bresp"},
						"BVALID": { "actual": "S_AXI_SG_ADC_bvalid"},
						"RDATA": { "actual": "S_AXI_SG_ADC_rdata"},
						"RLAST": { "actual": "S_AXI_SG_ADC_rlast"},
						"RREADY": { "actual": "S_AXI_SG_ADC_rready"},
						"RRESP": { "actual": "S_AXI_SG_ADC_rresp"},
						"RVALID": { "actual": "S_AXI_SG_ADC_rvalid"},
						"WDATA": { "actual": "S_AXI_SG_ADC_wdata"},
						"WLAST": { "actual": "S_AXI_SG_ADC_wlast"},
						"WREADY": { "actual": "S_AXI_SG_ADC_wready"},
						"WSTRB": { "actual": "S_AXI_SG_ADC_wstrb"},
						"WVALID": { "actual": "S_AXI_SG_ADC_wvalid"}
					}
				},
				"/ADC_DDR_DMA/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/ADC_DDR_DMA/axi_dma_0/M_AXI_SG": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "m_axi_sg_araddr"},
						"ARBURST": { "actual": "m_axi_sg_arburst"},
						"ARCACHE": { "actual": "m_axi_sg_arcache"},
						"ARLEN": { "actual": "m_axi_sg_arlen"},
						"ARPROT": { "actual": "m_axi_sg_arprot"},
						"ARREADY": { "actual": "m_axi_sg_arready"},
						"ARSIZE": { "actual": "m_axi_sg_arsize"},
						"ARVALID": { "actual": "m_axi_sg_arvalid"},
						"AWADDR": { "actual": "m_axi_sg_awaddr"},
						"AWBURST": { "actual": "m_axi_sg_awburst"},
						"AWCACHE": { "actual": "m_axi_sg_awcache"},
						"AWLEN": { "actual": "m_axi_sg_awlen"},
						"AWPROT": { "actual": "m_axi_sg_awprot"},
						"AWREADY": { "actual": "m_axi_sg_awready"},
						"AWSIZE": { "actual": "m_axi_sg_awsize"},
						"AWVALID": { "actual": "m_axi_sg_awvalid"},
						"BREADY": { "actual": "m_axi_sg_bready"},
						"BRESP": { "actual": "m_axi_sg_bresp"},
						"BVALID": { "actual": "m_axi_sg_bvalid"},
						"RDATA": { "actual": "m_axi_sg_rdata"},
						"RLAST": { "actual": "m_axi_sg_rlast"},
						"RREADY": { "actual": "m_axi_sg_rready"},
						"RRESP": { "actual": "m_axi_sg_rresp"},
						"RVALID": { "actual": "m_axi_sg_rvalid"},
						"WDATA": { "actual": "m_axi_sg_wdata"},
						"WLAST": { "actual": "m_axi_sg_wlast"},
						"WREADY": { "actual": "m_axi_sg_wready"},
						"WSTRB": { "actual": "m_axi_sg_wstrb"},
						"WVALID": { "actual": "m_axi_sg_wvalid"}
					}
				},
				"/ADC_DDR_DMA/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s01/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s01/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s01/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1011/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1011/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1011/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1213/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1213/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1213/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1415/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1415/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s1415/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s23/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s23/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s23/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s45/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s45/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s45/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s67/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s67/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s67/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s89/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s89/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_comb_s89/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:192]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M00_AXIS_ACLK"},
						"ARESETN": { "actual": "M00_AXIS_ARESETN"},
						"TDATA": { "actual": "M00_AXIS_tdata"},
						"TKEEP": { "actual": "M00_AXIS_tkeep"},
						"TREADY": { "actual": "M00_AXIS_tready"},
						"TVALID": { "actual": "M00_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S00_AXIS_ACLK"},
						"ARESETN": { "actual": "S00_AXIS_ARESETN"},
						"TDATA": { "actual": "S00_AXIS_tdata"},
						"TREADY": { "actual": "S00_AXIS_tready"},
						"TVALID": { "actual": "S00_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S01_AXIS_ACLK"},
						"ARESETN": { "actual": "S01_AXIS_ARESETN"},
						"TDATA": { "actual": "S01_AXIS_tdata"},
						"TREADY": { "actual": "S01_AXIS_tready"},
						"TVALID": { "actual": "S01_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S02_AXIS_ACLK"},
						"ARESETN": { "actual": "S02_AXIS_ARESETN"},
						"TDATA": { "actual": "S02_AXIS_tdata"},
						"TREADY": { "actual": "S02_AXIS_tready"},
						"TVALID": { "actual": "S02_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S03_AXIS_ACLK"},
						"ARESETN": { "actual": "S03_AXIS_ARESETN"},
						"TDATA": { "actual": "S03_AXIS_tdata"},
						"TREADY": { "actual": "S03_AXIS_tready"},
						"TVALID": { "actual": "S03_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S04_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S04_AXIS_ACLK"},
						"ARESETN": { "actual": "S04_AXIS_ARESETN"},
						"TDATA": { "actual": "S04_AXIS_tdata"},
						"TREADY": { "actual": "S04_AXIS_tready"},
						"TVALID": { "actual": "S04_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S05_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S05_AXIS_ACLK"},
						"ARESETN": { "actual": "S05_AXIS_ARESETN"},
						"TDATA": { "actual": "S05_AXIS_tdata"},
						"TREADY": { "actual": "S05_AXIS_tready"},
						"TVALID": { "actual": "S05_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S06_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S06_AXIS_ACLK"},
						"ARESETN": { "actual": "S06_AXIS_ARESETN"},
						"TDATA": { "actual": "S06_AXIS_tdata"},
						"TREADY": { "actual": "S06_AXIS_tready"},
						"TVALID": { "actual": "S06_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S07_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S07_AXIS_ACLK"},
						"ARESETN": { "actual": "S07_AXIS_ARESETN"},
						"TDATA": { "actual": "S07_AXIS_tdata"},
						"TREADY": { "actual": "S07_AXIS_tready"},
						"TVALID": { "actual": "S07_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/S_AXI_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXI_CTRL_ACLK"},
						"ARADDR": { "actual": "S_AXI_CTRL_araddr"},
						"ARESETN": { "actual": "S_AXI_CTRL_ARESETN"},
						"ARREADY": { "actual": "S_AXI_CTRL_arready"},
						"ARVALID": { "actual": "S_AXI_CTRL_arvalid"},
						"AWADDR": { "actual": "S_AXI_CTRL_awaddr"},
						"AWREADY": { "actual": "S_AXI_CTRL_awready"},
						"AWVALID": { "actual": "S_AXI_CTRL_awvalid"},
						"BREADY": { "actual": "S_AXI_CTRL_bready"},
						"BRESP": { "actual": "S_AXI_CTRL_bresp"},
						"BVALID": { "actual": "S_AXI_CTRL_bvalid"},
						"RDATA": { "actual": "S_AXI_CTRL_rdata"},
						"RREADY": { "actual": "S_AXI_CTRL_rready"},
						"RRESP": { "actual": "S_AXI_CTRL_rresp"},
						"RVALID": { "actual": "S_AXI_CTRL_rvalid"},
						"WDATA": { "actual": "S_AXI_CTRL_wdata"},
						"WREADY": { "actual": "S_AXI_CTRL_wready"},
						"WVALID": { "actual": "S_AXI_CTRL_wvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TKEEP": { "actual": "M_AXIS_tkeep"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/auto_us/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/auto_us/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/m00_data_fifo/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/m00_data_fifo/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/m00_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/m00_couplers/m00_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s00_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s00_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s00_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s00_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s00_couplers/s00_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s00_couplers/s00_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s01_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s01_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s01_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s01_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s01_couplers/s01_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s01_couplers/s01_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s02_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s02_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s02_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s02_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s02_couplers/s02_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s02_couplers/s02_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s03_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s03_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s03_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s03_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s03_couplers/s03_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s03_couplers/s03_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s04_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s04_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s04_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s04_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s04_couplers/s04_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s04_couplers/s04_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s05_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s05_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s05_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s05_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s05_couplers/s05_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s05_couplers/s05_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s06_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s06_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s06_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s06_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s06_couplers/s06_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s06_couplers/s06_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s07_couplers/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXIS_ACLK"},
						"ARESETN": { "actual": "M_AXIS_ARESETN"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TREADY": { "actual": "M_AXIS_tready"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s07_couplers/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXIS_ACLK"},
						"ARESETN": { "actual": "S_AXIS_ARESETN"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s07_couplers/auto_cc/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s07_couplers/auto_cc/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s07_couplers/s07_regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/s07_couplers/s07_regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[383:0]"},
						"TREADY": { "actual": "m_axis_tready[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[767:384]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[1151:768]"},
						"TREADY": { "actual": "s_axis_tready[2:2]"},
						"TVALID": { "actual": "s_axis_tvalid[2:2]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[1535:1152]"},
						"TREADY": { "actual": "s_axis_tready[3:3]"},
						"TVALID": { "actual": "s_axis_tvalid[3:3]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S04_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[1919:1536]"},
						"TREADY": { "actual": "s_axis_tready[4:4]"},
						"TVALID": { "actual": "s_axis_tvalid[4:4]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S05_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[2303:1920]"},
						"TREADY": { "actual": "s_axis_tready[5:5]"},
						"TVALID": { "actual": "s_axis_tvalid[5:5]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S06_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[2687:2304]"},
						"TREADY": { "actual": "s_axis_tready[6:6]"},
						"TVALID": { "actual": "s_axis_tvalid[6:6]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S07_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[3071:2688]"},
						"TREADY": { "actual": "s_axis_tready[7:7]"},
						"TVALID": { "actual": "s_axis_tvalid[7:7]"}
					}
				},
				"/ADC_DDR_DMA/axis_inter_adc/xbar/S_AXI_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_ctrl_aclk"},
						"ARADDR": { "actual": "s_axi_ctrl_araddr"},
						"ARESETN": { "actual": "s_axi_ctrl_aresetn"},
						"ARREADY": { "actual": "s_axi_ctrl_arready"},
						"ARVALID": { "actual": "s_axi_ctrl_arvalid"},
						"AWADDR": { "actual": "s_axi_ctrl_awaddr"},
						"AWREADY": { "actual": "s_axi_ctrl_awready"},
						"AWVALID": { "actual": "s_axi_ctrl_awvalid"},
						"BREADY": { "actual": "s_axi_ctrl_bready"},
						"BRESP": { "actual": "s_axi_ctrl_bresp"},
						"BVALID": { "actual": "s_axi_ctrl_bvalid"},
						"RDATA": { "actual": "s_axi_ctrl_rdata"},
						"RREADY": { "actual": "s_axi_ctrl_rready"},
						"RRESP": { "actual": "s_axi_ctrl_rresp"},
						"RVALID": { "actual": "s_axi_ctrl_rvalid"},
						"WDATA": { "actual": "s_axi_ctrl_wdata"},
						"WREADY": { "actual": "s_axi_ctrl_wready"},
						"WVALID": { "actual": "s_axi_ctrl_wvalid"}
					}
				},
				"/ADC_DDR_DMA/ddr4_adc/C0_DDR4_S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "c0_ddr4_ui_clk"},
						"ARADDR": { "actual": "c0_ddr4_s_axi_araddr"},
						"ARBURST": { "actual": "c0_ddr4_s_axi_arburst"},
						"ARCACHE": { "actual": "c0_ddr4_s_axi_arcache"},
						"ARESETN": { "actual": "c0_ddr4_aresetn"},
						"ARID": { "actual": "c0_ddr4_s_axi_arid"},
						"ARLEN": { "actual": "c0_ddr4_s_axi_arlen"},
						"ARLOCK": { "actual": "c0_ddr4_s_axi_arlock"},
						"ARPROT": { "actual": "c0_ddr4_s_axi_arprot"},
						"ARQOS": { "actual": "c0_ddr4_s_axi_arqos"},
						"ARREADY": { "actual": "c0_ddr4_s_axi_arready"},
						"ARSIZE": { "actual": "c0_ddr4_s_axi_arsize"},
						"ARVALID": { "actual": "c0_ddr4_s_axi_arvalid"},
						"AWADDR": { "actual": "c0_ddr4_s_axi_awaddr"},
						"AWBURST": { "actual": "c0_ddr4_s_axi_awburst"},
						"AWCACHE": { "actual": "c0_ddr4_s_axi_awcache"},
						"AWID": { "actual": "c0_ddr4_s_axi_awid"},
						"AWLEN": { "actual": "c0_ddr4_s_axi_awlen"},
						"AWLOCK": { "actual": "c0_ddr4_s_axi_awlock"},
						"AWPROT": { "actual": "c0_ddr4_s_axi_awprot"},
						"AWQOS": { "actual": "c0_ddr4_s_axi_awqos"},
						"AWREADY": { "actual": "c0_ddr4_s_axi_awready"},
						"AWSIZE": { "actual": "c0_ddr4_s_axi_awsize"},
						"AWVALID": { "actual": "c0_ddr4_s_axi_awvalid"},
						"BID": { "actual": "c0_ddr4_s_axi_bid"},
						"BREADY": { "actual": "c0_ddr4_s_axi_bready"},
						"BRESP": { "actual": "c0_ddr4_s_axi_bresp"},
						"BVALID": { "actual": "c0_ddr4_s_axi_bvalid"},
						"RDATA": { "actual": "c0_ddr4_s_axi_rdata"},
						"RID": { "actual": "c0_ddr4_s_axi_rid"},
						"RLAST": { "actual": "c0_ddr4_s_axi_rlast"},
						"RREADY": { "actual": "c0_ddr4_s_axi_rready"},
						"RRESP": { "actual": "c0_ddr4_s_axi_rresp"},
						"RVALID": { "actual": "c0_ddr4_s_axi_rvalid"},
						"WDATA": { "actual": "c0_ddr4_s_axi_wdata"},
						"WLAST": { "actual": "c0_ddr4_s_axi_wlast"},
						"WREADY": { "actual": "c0_ddr4_s_axi_wready"},
						"WSTRB": { "actual": "c0_ddr4_s_axi_wstrb"},
						"WVALID": { "actual": "c0_ddr4_s_axi_wvalid"}
					}
				},
				"/ADC_DDR_DMA/s00_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "s00_axi_araddr"},
						"ARESETN": { "actual": "plclk0_aresetn"},
						"ARPROT": { "actual": "s00_axi_arprot"},
						"ARREADY": { "actual": "s00_axi_arready"},
						"ARVALID": { "actual": "s00_axi_arvalid"},
						"AWADDR": { "actual": "s00_axi_awaddr"},
						"AWPROT": { "actual": "s00_axi_awprot"},
						"AWREADY": { "actual": "s00_axi_awready"},
						"AWVALID": { "actual": "s00_axi_awvalid"},
						"BREADY": { "actual": "s00_axi_bready"},
						"BRESP": { "actual": "s00_axi_bresp"},
						"BVALID": { "actual": "s00_axi_bvalid"},
						"RDATA": { "actual": "s00_axi_rdata"},
						"RREADY": { "actual": "s00_axi_rready"},
						"RRESP": { "actual": "s00_axi_rresp"},
						"RVALID": { "actual": "s00_axi_rvalid"},
						"WDATA": { "actual": "s00_axi_wdata"},
						"WREADY": { "actual": "s00_axi_wready"},
						"WSTRB": { "actual": "s00_axi_wstrb"},
						"WVALID": { "actual": "s00_axi_wvalid"}
					}
				},
				"/ADC_DDR_DMA/s_axi_dma_adc": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "s_axi_dma_adc_araddr"},
						"ARESETN": { "actual": "plclk0_aresetn"},
						"ARREADY": { "actual": "s_axi_dma_adc_arready"},
						"ARVALID": { "actual": "s_axi_dma_adc_arvalid"},
						"AWADDR": { "actual": "s_axi_dma_adc_awaddr"},
						"AWREADY": { "actual": "s_axi_dma_adc_awready"},
						"AWVALID": { "actual": "s_axi_dma_adc_awvalid"},
						"BREADY": { "actual": "s_axi_dma_adc_bready"},
						"BRESP": { "actual": "s_axi_dma_adc_bresp"},
						"BVALID": { "actual": "s_axi_dma_adc_bvalid"},
						"RDATA": { "actual": "s_axi_dma_adc_rdata"},
						"RREADY": { "actual": "s_axi_dma_adc_rready"},
						"RRESP": { "actual": "s_axi_dma_adc_rresp"},
						"RVALID": { "actual": "s_axi_dma_adc_rvalid"},
						"WDATA": { "actual": "s_axi_dma_adc_wdata"},
						"WREADY": { "actual": "s_axi_dma_adc_wready"},
						"WVALID": { "actual": "s_axi_dma_adc_wvalid"}
					}
				},
				"/ADC_DDR_DMA/s_axi_ps_adc_ddr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "s_axi_ps_adc_ddr_araddr"},
						"ARBURST": { "actual": "s_axi_ps_adc_ddr_arburst"},
						"ARCACHE": { "actual": "s_axi_ps_adc_ddr_arcache"},
						"ARID": { "actual": "s_axi_ps_adc_ddr_arid"},
						"ARLEN": { "actual": "s_axi_ps_adc_ddr_arlen"},
						"ARLOCK": { "actual": "s_axi_ps_adc_ddr_arlock"},
						"ARPROT": { "actual": "s_axi_ps_adc_ddr_arprot"},
						"ARQOS": { "actual": "s_axi_ps_adc_ddr_arqos"},
						"ARREADY": { "actual": "s_axi_ps_adc_ddr_arready"},
						"ARSIZE": { "actual": "s_axi_ps_adc_ddr_arsize"},
						"ARUSER": { "actual": "s_axi_ps_adc_ddr_aruser"},
						"ARVALID": { "actual": "s_axi_ps_adc_ddr_arvalid"},
						"AWADDR": { "actual": "s_axi_ps_adc_ddr_awaddr"},
						"AWBURST": { "actual": "s_axi_ps_adc_ddr_awburst"},
						"AWCACHE": { "actual": "s_axi_ps_adc_ddr_awcache"},
						"AWID": { "actual": "s_axi_ps_adc_ddr_awid"},
						"AWLEN": { "actual": "s_axi_ps_adc_ddr_awlen"},
						"AWLOCK": { "actual": "s_axi_ps_adc_ddr_awlock"},
						"AWPROT": { "actual": "s_axi_ps_adc_ddr_awprot"},
						"AWQOS": { "actual": "s_axi_ps_adc_ddr_awqos"},
						"AWREADY": { "actual": "s_axi_ps_adc_ddr_awready"},
						"AWSIZE": { "actual": "s_axi_ps_adc_ddr_awsize"},
						"AWUSER": { "actual": "s_axi_ps_adc_ddr_awuser"},
						"AWVALID": { "actual": "s_axi_ps_adc_ddr_awvalid"},
						"BID": { "actual": "s_axi_ps_adc_ddr_bid"},
						"BREADY": { "actual": "s_axi_ps_adc_ddr_bready"},
						"BRESP": { "actual": "s_axi_ps_adc_ddr_bresp"},
						"BUSER": { "actual": "s_axi_ps_adc_ddr_buser"},
						"BVALID": { "actual": "s_axi_ps_adc_ddr_bvalid"},
						"RDATA": { "actual": "s_axi_ps_adc_ddr_rdata"},
						"RID": { "actual": "s_axi_ps_adc_ddr_rid"},
						"RLAST": { "actual": "s_axi_ps_adc_ddr_rlast"},
						"RREADY": { "actual": "s_axi_ps_adc_ddr_rready"},
						"RRESP": { "actual": "s_axi_ps_adc_ddr_rresp"},
						"RUSER": { "actual": "s_axi_ps_adc_ddr_ruser"},
						"RVALID": { "actual": "s_axi_ps_adc_ddr_rvalid"},
						"WDATA": { "actual": "s_axi_ps_adc_ddr_wdata"},
						"WLAST": { "actual": "s_axi_ps_adc_ddr_wlast"},
						"WREADY": { "actual": "s_axi_ps_adc_ddr_wready"},
						"WSTRB": { "actual": "s_axi_ps_adc_ddr_wstrb"},
						"WUSER": { "actual": "s_axi_ps_adc_ddr_wuser"},
						"WVALID": { "actual": "s_axi_ps_adc_ddr_wvalid"}
					}
				},
				"/ADC_DDR_DMA/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARBURST": { "actual": "M00_AXI_arburst"},
						"ARCACHE": { "actual": "M00_AXI_arcache"},
						"ARLEN": { "actual": "M00_AXI_arlen"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARQOS": { "actual": "M00_AXI_arqos"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize"},
						"ARUSER": { "actual": "M00_AXI_aruser"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWBURST": { "actual": "M00_AXI_awburst"},
						"AWCACHE": { "actual": "M00_AXI_awcache"},
						"AWLEN": { "actual": "M00_AXI_awlen"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot"},
						"AWQOS": { "actual": "M00_AXI_awqos"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize"},
						"AWUSER": { "actual": "M00_AXI_awuser"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/ADC_DDR_DMA/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/ADC_DDR_DMA/smartconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARID": { "actual": "S01_AXI_arid"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARUSER": { "actual": "S01_AXI_aruser"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWUSER": { "actual": "S01_AXI_awuser"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BUSER": { "actual": "S01_AXI_buser"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RUSER": { "actual": "S01_AXI_ruser"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WUSER": { "actual": "S01_AXI_wuser"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/ADC_DDR_DMA/tlast_gen_v1_0_0/m_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "arstn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/ADC_DDR_DMA/tlast_gen_v1_0_0/s00_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s00_axi_aclk"},
						"ARADDR": { "actual": "s00_axi_araddr"},
						"ARESETN": { "actual": "s00_axi_aresetn"},
						"ARPROT": { "actual": "s00_axi_arprot"},
						"ARREADY": { "actual": "s00_axi_arready"},
						"ARVALID": { "actual": "s00_axi_arvalid"},
						"AWADDR": { "actual": "s00_axi_awaddr"},
						"AWPROT": { "actual": "s00_axi_awprot"},
						"AWREADY": { "actual": "s00_axi_awready"},
						"AWVALID": { "actual": "s00_axi_awvalid"},
						"BREADY": { "actual": "s00_axi_bready"},
						"BRESP": { "actual": "s00_axi_bresp"},
						"BVALID": { "actual": "s00_axi_bvalid"},
						"RDATA": { "actual": "s00_axi_rdata"},
						"RREADY": { "actual": "s00_axi_rready"},
						"RRESP": { "actual": "s00_axi_rresp"},
						"RVALID": { "actual": "s00_axi_rvalid"},
						"WDATA": { "actual": "s00_axi_wdata"},
						"WREADY": { "actual": "s00_axi_wready"},
						"WSTRB": { "actual": "s00_axi_wstrb"},
						"WVALID": { "actual": "s00_axi_wvalid"}
					}
				},
				"/ADC_DDR_DMA/tlast_gen_v1_0_0/s_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "arstn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M00_AXIS_tdata[255:0]"},
						"TVALID": { "actual": "M00_AXIS_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M00_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M00_AXIS1_tdata[255:0]"},
						"TVALID": { "actual": "M00_AXIS1_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M00_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M00_AXIS2_tdata[255:0]"},
						"TVALID": { "actual": "M00_AXIS2_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M00_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M00_AXIS3_tdata[255:0]"},
						"TVALID": { "actual": "M00_AXIS3_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M01_AXIS_tdata[511:256]"},
						"TVALID": { "actual": "M01_AXIS_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M01_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M01_AXIS1_tdata[511:256]"},
						"TVALID": { "actual": "M01_AXIS1_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M01_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M01_AXIS2_tdata[511:256]"},
						"TVALID": { "actual": "M01_AXIS2_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M01_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M01_AXIS3_tdata[511:256]"},
						"TVALID": { "actual": "M01_AXIS3_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M02_AXIS_tdata[767:512]"},
						"TVALID": { "actual": "M02_AXIS_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M02_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M02_AXIS1_tdata[767:512]"},
						"TVALID": { "actual": "M02_AXIS1_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M02_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M02_AXIS2_tdata[767:512]"},
						"TVALID": { "actual": "M02_AXIS2_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M02_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M02_AXIS3_tdata[767:512]"},
						"TVALID": { "actual": "M02_AXIS3_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M03_AXIS_tdata[1023:768]"},
						"TVALID": { "actual": "M03_AXIS_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M03_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M03_AXIS1_tdata[1023:768]"},
						"TVALID": { "actual": "M03_AXIS1_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M03_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M03_AXIS2_tdata[1023:768]"},
						"TVALID": { "actual": "M03_AXIS2_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/M03_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M03_AXIS3_tdata[1023:768]"},
						"TVALID": { "actual": "M03_AXIS3_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TKEEP": { "actual": "S_AXIS_tkeep"},
						"TLAST": { "actual": "S_AXIS_tlast"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/S_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "S_AXIS1_tdata"},
						"TKEEP": { "actual": "S_AXIS1_tkeep"},
						"TLAST": { "actual": "S_AXIS1_tlast"},
						"TVALID": { "actual": "S_AXIS1_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/S_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "S_AXIS2_tdata"},
						"TKEEP": { "actual": "S_AXIS2_tkeep"},
						"TLAST": { "actual": "S_AXIS2_tlast"},
						"TVALID": { "actual": "S_AXIS2_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/S_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "S_AXIS3_tdata"},
						"TKEEP": { "actual": "S_AXIS3_tkeep"},
						"TLAST": { "actual": "S_AXIS3_tlast"},
						"TVALID": { "actual": "S_AXIS3_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_0/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:0]"},
						"TKEEP": { "actual": "m_axis_tkeep[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_0/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:256]"},
						"TKEEP": { "actual": "m_axis_tkeep[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_0/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[767:512]"},
						"TKEEP": { "actual": "m_axis_tkeep[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_0/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[1023:768]"},
						"TKEEP": { "actual": "m_axis_tkeep[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_0/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_1/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:0]"},
						"TKEEP": { "actual": "m_axis_tkeep[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_1/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:256]"},
						"TKEEP": { "actual": "m_axis_tkeep[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_1/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[767:512]"},
						"TKEEP": { "actual": "m_axis_tkeep[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_1/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[1023:768]"},
						"TKEEP": { "actual": "m_axis_tkeep[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_1/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_2/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:0]"},
						"TKEEP": { "actual": "m_axis_tkeep[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_2/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:256]"},
						"TKEEP": { "actual": "m_axis_tkeep[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_2/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[767:512]"},
						"TKEEP": { "actual": "m_axis_tkeep[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_2/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[1023:768]"},
						"TKEEP": { "actual": "m_axis_tkeep[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_2/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_3/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:0]"},
						"TKEEP": { "actual": "m_axis_tkeep[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_3/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:256]"},
						"TKEEP": { "actual": "m_axis_tkeep[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_3/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[767:512]"},
						"TKEEP": { "actual": "m_axis_tkeep[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_3/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[1023:768]"},
						"TKEEP": { "actual": "m_axis_tkeep[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/Broadcast_stg2/axis_inter_dac_stg2_3/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M_AXIS_tdata"},
						"TKEEP": { "actual": "M_AXIS_tkeep"},
						"TLAST": { "actual": "M_AXIS_tlast"},
						"TVALID": { "actual": "M_AXIS_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/M_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M_AXIS1_tdata"},
						"TKEEP": { "actual": "M_AXIS1_tkeep"},
						"TLAST": { "actual": "M_AXIS1_tlast"},
						"TVALID": { "actual": "M_AXIS1_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/M_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M_AXIS2_tdata"},
						"TKEEP": { "actual": "M_AXIS2_tkeep"},
						"TLAST": { "actual": "M_AXIS2_tlast"},
						"TVALID": { "actual": "M_AXIS2_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/M_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M_AXIS3_tdata"},
						"TKEEP": { "actual": "M_AXIS3_tkeep"},
						"TLAST": { "actual": "M_AXIS3_tlast"},
						"TVALID": { "actual": "M_AXIS3_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "S_AXIS_tdata"},
						"TKEEP": { "actual": "S_AXIS_tkeep"},
						"TLAST": { "actual": "S_AXIS_tlast"},
						"TREADY": { "actual": "S_AXIS_tready"},
						"TVALID": { "actual": "S_AXIS_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/S_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "S_AXIS1_tdata"},
						"TKEEP": { "actual": "S_AXIS1_tkeep"},
						"TLAST": { "actual": "S_AXIS1_tlast"},
						"TREADY": { "actual": "S_AXIS1_tready"},
						"TVALID": { "actual": "S_AXIS1_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/S_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "S_AXIS2_tdata"},
						"TKEEP": { "actual": "S_AXIS2_tkeep"},
						"TLAST": { "actual": "S_AXIS2_tlast"},
						"TREADY": { "actual": "S_AXIS2_tready"},
						"TVALID": { "actual": "S_AXIS2_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/S_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "S_AXIS3_tdata"},
						"TKEEP": { "actual": "S_AXIS3_tkeep"},
						"TLAST": { "actual": "S_AXIS3_tlast"},
						"TREADY": { "actual": "S_AXIS3_tready"},
						"TVALID": { "actual": "S_AXIS3_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile0/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile0/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile0M_AXIS_Regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile0M_AXIS_Regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile1/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile1/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile1M_AXIS_Regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile1M_AXIS_Regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile2/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile2/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile2M_AXIS_Regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile2M_AXIS_Regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile3/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_aclk"},
						"ARESETN": { "actual": "m_axis_aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile3/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"ARESETN": { "actual": "s_axis_aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile3M_AXIS_Regslice/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/Clock_Crossing/axis_CC_tile3M_AXIS_Regslice/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M_AXIS0_tdata[255:0]"},
						"TVALID": { "actual": "M_AXIS0_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M_AXIS1_tdata[511:256]"},
						"TVALID": { "actual": "M_AXIS1_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M_AXIS10_tdata[767:512]"},
						"TVALID": { "actual": "M_AXIS10_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M_AXIS11_tdata[1023:768]"},
						"TVALID": { "actual": "M_AXIS11_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M_AXIS12_tdata[255:0]"},
						"TVALID": { "actual": "M_AXIS12_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M_AXIS13_tdata[511:256]"},
						"TVALID": { "actual": "M_AXIS13_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS14": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M_AXIS14_tdata[767:512]"},
						"TVALID": { "actual": "M_AXIS14_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS15": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac3"},
						"ARESETN": { "actual": "locked_dac3"},
						"TDATA": { "actual": "M_AXIS15_tdata[1023:768]"},
						"TVALID": { "actual": "M_AXIS15_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M_AXIS2_tdata[767:512]"},
						"TVALID": { "actual": "M_AXIS2_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac0"},
						"ARESETN": { "actual": "locked_dac0"},
						"TDATA": { "actual": "M_AXIS3_tdata[1023:768]"},
						"TVALID": { "actual": "M_AXIS3_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS4": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M_AXIS4_tdata[255:0]"},
						"TVALID": { "actual": "M_AXIS4_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS5": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M_AXIS5_tdata[511:256]"},
						"TVALID": { "actual": "M_AXIS5_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS6": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M_AXIS6_tdata[767:512]"},
						"TVALID": { "actual": "M_AXIS6_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS7": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac1"},
						"ARESETN": { "actual": "locked_dac1"},
						"TDATA": { "actual": "M_AXIS7_tdata[1023:768]"},
						"TVALID": { "actual": "M_AXIS7_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS8": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M_AXIS8_tdata[255:0]"},
						"TVALID": { "actual": "M_AXIS8_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/M_AXIS9": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axis_clk_dac2"},
						"ARESETN": { "actual": "locked_dac2"},
						"TDATA": { "actual": "M_AXIS9_tdata[511:256]"},
						"TVALID": { "actual": "M_AXIS9_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/S_AXI_DMA_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ps_clk"},
						"ARADDR": { "actual": "S_AXI_DMA_CTRL_araddr"},
						"ARESETN": { "actual": "dma_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_DMA_CTRL_arready"},
						"ARVALID": { "actual": "S_AXI_DMA_CTRL_arvalid"},
						"AWADDR": { "actual": "S_AXI_DMA_CTRL_awaddr"},
						"AWREADY": { "actual": "S_AXI_DMA_CTRL_awready"},
						"AWVALID": { "actual": "S_AXI_DMA_CTRL_awvalid"},
						"BREADY": { "actual": "S_AXI_DMA_CTRL_bready"},
						"BRESP": { "actual": "S_AXI_DMA_CTRL_bresp"},
						"BVALID": { "actual": "S_AXI_DMA_CTRL_bvalid"},
						"RDATA": { "actual": "S_AXI_DMA_CTRL_rdata"},
						"RREADY": { "actual": "S_AXI_DMA_CTRL_rready"},
						"RRESP": { "actual": "S_AXI_DMA_CTRL_rresp"},
						"RVALID": { "actual": "S_AXI_DMA_CTRL_rvalid"},
						"WDATA": { "actual": "S_AXI_DMA_CTRL_wdata"},
						"WREADY": { "actual": "S_AXI_DMA_CTRL_wready"},
						"WVALID": { "actual": "S_AXI_DMA_CTRL_wvalid"}
					}
				},
				"/DAC_DDR_DMA/S_AXI_PS_DDR": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ps_clk"},
						"ARADDR": { "actual": "S_AXI_PS_DDR_araddr"},
						"ARBURST": { "actual": "S_AXI_PS_DDR_arburst"},
						"ARCACHE": { "actual": "S_AXI_PS_DDR_arcache"},
						"ARID": { "actual": "S_AXI_PS_DDR_arid"},
						"ARLEN": { "actual": "S_AXI_PS_DDR_arlen"},
						"ARLOCK": { "actual": "S_AXI_PS_DDR_arlock"},
						"ARPROT": { "actual": "S_AXI_PS_DDR_arprot"},
						"ARQOS": { "actual": "S_AXI_PS_DDR_arqos"},
						"ARREADY": { "actual": "S_AXI_PS_DDR_arready"},
						"ARSIZE": { "actual": "S_AXI_PS_DDR_arsize"},
						"ARUSER": { "actual": "S_AXI_PS_DDR_aruser"},
						"ARVALID": { "actual": "S_AXI_PS_DDR_arvalid"},
						"AWADDR": { "actual": "S_AXI_PS_DDR_awaddr"},
						"AWBURST": { "actual": "S_AXI_PS_DDR_awburst"},
						"AWCACHE": { "actual": "S_AXI_PS_DDR_awcache"},
						"AWID": { "actual": "S_AXI_PS_DDR_awid"},
						"AWLEN": { "actual": "S_AXI_PS_DDR_awlen"},
						"AWLOCK": { "actual": "S_AXI_PS_DDR_awlock"},
						"AWPROT": { "actual": "S_AXI_PS_DDR_awprot"},
						"AWQOS": { "actual": "S_AXI_PS_DDR_awqos"},
						"AWREADY": { "actual": "S_AXI_PS_DDR_awready"},
						"AWSIZE": { "actual": "S_AXI_PS_DDR_awsize"},
						"AWUSER": { "actual": "S_AXI_PS_DDR_awuser"},
						"AWVALID": { "actual": "S_AXI_PS_DDR_awvalid"},
						"BID": { "actual": "S_AXI_PS_DDR_bid"},
						"BREADY": { "actual": "S_AXI_PS_DDR_bready"},
						"BRESP": { "actual": "S_AXI_PS_DDR_bresp"},
						"BUSER": { "actual": "S_AXI_PS_DDR_buser"},
						"BVALID": { "actual": "S_AXI_PS_DDR_bvalid"},
						"RDATA": { "actual": "S_AXI_PS_DDR_rdata"},
						"RID": { "actual": "S_AXI_PS_DDR_rid"},
						"RLAST": { "actual": "S_AXI_PS_DDR_rlast"},
						"RREADY": { "actual": "S_AXI_PS_DDR_rready"},
						"RRESP": { "actual": "S_AXI_PS_DDR_rresp"},
						"RUSER": { "actual": "S_AXI_PS_DDR_ruser"},
						"RVALID": { "actual": "S_AXI_PS_DDR_rvalid"},
						"WDATA": { "actual": "S_AXI_PS_DDR_wdata"},
						"WLAST": { "actual": "S_AXI_PS_DDR_wlast"},
						"WREADY": { "actual": "S_AXI_PS_DDR_wready"},
						"WSTRB": { "actual": "S_AXI_PS_DDR_wstrb"},
						"WUSER": { "actual": "S_AXI_PS_DDR_wuser"},
						"WVALID": { "actual": "S_AXI_PS_DDR_wvalid"}
					}
				},
				"/DAC_DDR_DMA/S_AXI_SG_DAC": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ps_clk"},
						"ARADDR": { "actual": "S_AXI_SG_DAC_araddr"},
						"ARBURST": { "actual": "S_AXI_SG_DAC_arburst"},
						"ARCACHE": { "actual": "S_AXI_SG_DAC_arcache"},
						"ARLEN": { "actual": "S_AXI_SG_DAC_arlen"},
						"ARPROT": { "actual": "S_AXI_SG_DAC_arprot"},
						"ARREADY": { "actual": "S_AXI_SG_DAC_arready"},
						"ARSIZE": { "actual": "S_AXI_SG_DAC_arsize"},
						"ARVALID": { "actual": "S_AXI_SG_DAC_arvalid"},
						"AWADDR": { "actual": "S_AXI_SG_DAC_awaddr"},
						"AWBURST": { "actual": "S_AXI_SG_DAC_awburst"},
						"AWCACHE": { "actual": "S_AXI_SG_DAC_awcache"},
						"AWLEN": { "actual": "S_AXI_SG_DAC_awlen"},
						"AWPROT": { "actual": "S_AXI_SG_DAC_awprot"},
						"AWREADY": { "actual": "S_AXI_SG_DAC_awready"},
						"AWSIZE": { "actual": "S_AXI_SG_DAC_awsize"},
						"AWVALID": { "actual": "S_AXI_SG_DAC_awvalid"},
						"BREADY": { "actual": "S_AXI_SG_DAC_bready"},
						"BRESP": { "actual": "S_AXI_SG_DAC_bresp"},
						"BVALID": { "actual": "S_AXI_SG_DAC_bvalid"},
						"RDATA": { "actual": "S_AXI_SG_DAC_rdata"},
						"RLAST": { "actual": "S_AXI_SG_DAC_rlast"},
						"RREADY": { "actual": "S_AXI_SG_DAC_rready"},
						"RRESP": { "actual": "S_AXI_SG_DAC_rresp"},
						"RVALID": { "actual": "S_AXI_SG_DAC_rvalid"},
						"WDATA": { "actual": "S_AXI_SG_DAC_wdata"},
						"WLAST": { "actual": "S_AXI_SG_DAC_wlast"},
						"WREADY": { "actual": "S_AXI_SG_DAC_wready"},
						"WSTRB": { "actual": "S_AXI_SG_DAC_wstrb"},
						"WVALID": { "actual": "S_AXI_SG_DAC_wvalid"}
					}
				},
				"/DAC_DDR_DMA/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/DAC_DDR_DMA/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/DAC_DDR_DMA/axi_dma_0/M_AXI_SG": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_sg_aclk"},
						"ARADDR": { "actual": "m_axi_sg_araddr"},
						"ARBURST": { "actual": "m_axi_sg_arburst"},
						"ARCACHE": { "actual": "m_axi_sg_arcache"},
						"ARLEN": { "actual": "m_axi_sg_arlen"},
						"ARPROT": { "actual": "m_axi_sg_arprot"},
						"ARREADY": { "actual": "m_axi_sg_arready"},
						"ARSIZE": { "actual": "m_axi_sg_arsize"},
						"ARVALID": { "actual": "m_axi_sg_arvalid"},
						"AWADDR": { "actual": "m_axi_sg_awaddr"},
						"AWBURST": { "actual": "m_axi_sg_awburst"},
						"AWCACHE": { "actual": "m_axi_sg_awcache"},
						"AWLEN": { "actual": "m_axi_sg_awlen"},
						"AWPROT": { "actual": "m_axi_sg_awprot"},
						"AWREADY": { "actual": "m_axi_sg_awready"},
						"AWSIZE": { "actual": "m_axi_sg_awsize"},
						"AWVALID": { "actual": "m_axi_sg_awvalid"},
						"BREADY": { "actual": "m_axi_sg_bready"},
						"BRESP": { "actual": "m_axi_sg_bresp"},
						"BVALID": { "actual": "m_axi_sg_bvalid"},
						"RDATA": { "actual": "m_axi_sg_rdata"},
						"RLAST": { "actual": "m_axi_sg_rlast"},
						"RREADY": { "actual": "m_axi_sg_rready"},
						"RRESP": { "actual": "m_axi_sg_rresp"},
						"RVALID": { "actual": "m_axi_sg_rvalid"},
						"WDATA": { "actual": "m_axi_sg_wdata"},
						"WLAST": { "actual": "m_axi_sg_wlast"},
						"WREADY": { "actual": "m_axi_sg_wready"},
						"WSTRB": { "actual": "m_axi_sg_wstrb"},
						"WVALID": { "actual": "m_axi_sg_wvalid"}
					}
				},
				"/DAC_DDR_DMA/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/DAC_DDR_DMA/axis_inter_dac_stg1/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:0]"},
						"TKEEP": { "actual": "m_axis_tkeep[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TREADY": { "actual": "m_axis_tready[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/DAC_DDR_DMA/axis_inter_dac_stg1/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:256]"},
						"TKEEP": { "actual": "m_axis_tkeep[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TREADY": { "actual": "m_axis_tready[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/DAC_DDR_DMA/axis_inter_dac_stg1/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[767:512]"},
						"TKEEP": { "actual": "m_axis_tkeep[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TREADY": { "actual": "m_axis_tready[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/DAC_DDR_DMA/axis_inter_dac_stg1/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[1023:768]"},
						"TKEEP": { "actual": "m_axis_tkeep[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TREADY": { "actual": "m_axis_tready[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/DAC_DDR_DMA/axis_inter_dac_stg1/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/DAC_DDR_DMA/broadcast_interconnect/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARBURST": { "actual": "M00_AXI_arburst"},
						"ARCACHE": { "actual": "M00_AXI_arcache"},
						"ARLEN": { "actual": "M00_AXI_arlen"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARQOS": { "actual": "M00_AXI_arqos"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize"},
						"ARUSER": { "actual": "M00_AXI_aruser"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWBURST": { "actual": "M00_AXI_awburst"},
						"AWCACHE": { "actual": "M00_AXI_awcache"},
						"AWLEN": { "actual": "M00_AXI_awlen"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot"},
						"AWQOS": { "actual": "M00_AXI_awqos"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize"},
						"AWUSER": { "actual": "M00_AXI_awuser"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/DAC_DDR_DMA/broadcast_interconnect/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/DAC_DDR_DMA/broadcast_interconnect/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARID": { "actual": "S01_AXI_arid"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARUSER": { "actual": "S01_AXI_aruser"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWUSER": { "actual": "S01_AXI_awuser"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BUSER": { "actual": "S01_AXI_buser"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RUSER": { "actual": "S01_AXI_ruser"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WUSER": { "actual": "S01_AXI_wuser"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/DAC_DDR_DMA/ddr4_0/C0_DDR4_S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "c0_ddr4_ui_clk"},
						"ARADDR": { "actual": "c0_ddr4_s_axi_araddr"},
						"ARBURST": { "actual": "c0_ddr4_s_axi_arburst"},
						"ARCACHE": { "actual": "c0_ddr4_s_axi_arcache"},
						"ARESETN": { "actual": "c0_ddr4_aresetn"},
						"ARID": { "actual": "c0_ddr4_s_axi_arid"},
						"ARLEN": { "actual": "c0_ddr4_s_axi_arlen"},
						"ARLOCK": { "actual": "c0_ddr4_s_axi_arlock"},
						"ARPROT": { "actual": "c0_ddr4_s_axi_arprot"},
						"ARQOS": { "actual": "c0_ddr4_s_axi_arqos"},
						"ARREADY": { "actual": "c0_ddr4_s_axi_arready"},
						"ARSIZE": { "actual": "c0_ddr4_s_axi_arsize"},
						"ARVALID": { "actual": "c0_ddr4_s_axi_arvalid"},
						"AWADDR": { "actual": "c0_ddr4_s_axi_awaddr"},
						"AWBURST": { "actual": "c0_ddr4_s_axi_awburst"},
						"AWCACHE": { "actual": "c0_ddr4_s_axi_awcache"},
						"AWID": { "actual": "c0_ddr4_s_axi_awid"},
						"AWLEN": { "actual": "c0_ddr4_s_axi_awlen"},
						"AWLOCK": { "actual": "c0_ddr4_s_axi_awlock"},
						"AWPROT": { "actual": "c0_ddr4_s_axi_awprot"},
						"AWQOS": { "actual": "c0_ddr4_s_axi_awqos"},
						"AWREADY": { "actual": "c0_ddr4_s_axi_awready"},
						"AWSIZE": { "actual": "c0_ddr4_s_axi_awsize"},
						"AWVALID": { "actual": "c0_ddr4_s_axi_awvalid"},
						"BID": { "actual": "c0_ddr4_s_axi_bid"},
						"BREADY": { "actual": "c0_ddr4_s_axi_bready"},
						"BRESP": { "actual": "c0_ddr4_s_axi_bresp"},
						"BVALID": { "actual": "c0_ddr4_s_axi_bvalid"},
						"RDATA": { "actual": "c0_ddr4_s_axi_rdata"},
						"RID": { "actual": "c0_ddr4_s_axi_rid"},
						"RLAST": { "actual": "c0_ddr4_s_axi_rlast"},
						"RREADY": { "actual": "c0_ddr4_s_axi_rready"},
						"RRESP": { "actual": "c0_ddr4_s_axi_rresp"},
						"RVALID": { "actual": "c0_ddr4_s_axi_rvalid"},
						"WDATA": { "actual": "c0_ddr4_s_axi_wdata"},
						"WLAST": { "actual": "c0_ddr4_s_axi_wlast"},
						"WREADY": { "actual": "c0_ddr4_s_axi_wready"},
						"WSTRB": { "actual": "c0_ddr4_s_axi_wstrb"},
						"WVALID": { "actual": "c0_ddr4_s_axi_wvalid"}
					}
				},
				"/PS_Subsystem/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M02_AXI_araddr"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M03_AXI_araddr"},
						"ARBURST": { "actual": "M03_AXI_arburst"},
						"ARCACHE": { "actual": "M03_AXI_arcache"},
						"ARID": { "actual": "M03_AXI_arid"},
						"ARLEN": { "actual": "M03_AXI_arlen"},
						"ARLOCK": { "actual": "M03_AXI_arlock"},
						"ARPROT": { "actual": "M03_AXI_arprot"},
						"ARQOS": { "actual": "M03_AXI_arqos"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize"},
						"ARUSER": { "actual": "M03_AXI_aruser"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr"},
						"AWBURST": { "actual": "M03_AXI_awburst"},
						"AWCACHE": { "actual": "M03_AXI_awcache"},
						"AWID": { "actual": "M03_AXI_awid"},
						"AWLEN": { "actual": "M03_AXI_awlen"},
						"AWLOCK": { "actual": "M03_AXI_awlock"},
						"AWPROT": { "actual": "M03_AXI_awprot"},
						"AWQOS": { "actual": "M03_AXI_awqos"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize"},
						"AWUSER": { "actual": "M03_AXI_awuser"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BID": { "actual": "M03_AXI_bid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp"},
						"BUSER": { "actual": "M03_AXI_buser"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata"},
						"RID": { "actual": "M03_AXI_rid"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp"},
						"RUSER": { "actual": "M03_AXI_ruser"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb"},
						"WUSER": { "actual": "M03_AXI_wuser"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M05_AXI_araddr"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M06_AXI_araddr"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M07_AXI_araddr"},
						"ARPROT": { "actual": "M07_AXI_arprot"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr"},
						"AWPROT": { "actual": "M07_AXI_awprot"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M09_AXI_araddr"},
						"ARBURST": { "actual": "M09_AXI_arburst"},
						"ARCACHE": { "actual": "M09_AXI_arcache"},
						"ARID": { "actual": "M09_AXI_arid"},
						"ARLEN": { "actual": "M09_AXI_arlen"},
						"ARLOCK": { "actual": "M09_AXI_arlock"},
						"ARPROT": { "actual": "M09_AXI_arprot"},
						"ARQOS": { "actual": "M09_AXI_arqos"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARSIZE": { "actual": "M09_AXI_arsize"},
						"ARUSER": { "actual": "M09_AXI_aruser"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr"},
						"AWBURST": { "actual": "M09_AXI_awburst"},
						"AWCACHE": { "actual": "M09_AXI_awcache"},
						"AWID": { "actual": "M09_AXI_awid"},
						"AWLEN": { "actual": "M09_AXI_awlen"},
						"AWLOCK": { "actual": "M09_AXI_awlock"},
						"AWPROT": { "actual": "M09_AXI_awprot"},
						"AWQOS": { "actual": "M09_AXI_awqos"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWSIZE": { "actual": "M09_AXI_awsize"},
						"AWUSER": { "actual": "M09_AXI_awuser"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BID": { "actual": "M09_AXI_bid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp"},
						"BUSER": { "actual": "M09_AXI_buser"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata"},
						"RID": { "actual": "M09_AXI_rid"},
						"RLAST": { "actual": "M09_AXI_rlast"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp"},
						"RUSER": { "actual": "M09_AXI_ruser"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata"},
						"WLAST": { "actual": "M09_AXI_wlast"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb"},
						"WUSER": { "actual": "M09_AXI_wuser"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARBURST": { "actual": "M_AXI_arburst"},
						"ARCACHE": { "actual": "M_AXI_arcache"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARID": { "actual": "M_AXI_arid"},
						"ARLEN": { "actual": "M_AXI_arlen"},
						"ARLOCK": { "actual": "M_AXI_arlock"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARQOS": { "actual": "M_AXI_arqos"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr"},
						"AWBURST": { "actual": "M_AXI_awburst"},
						"AWCACHE": { "actual": "M_AXI_awcache"},
						"AWID": { "actual": "M_AXI_awid"},
						"AWLEN": { "actual": "M_AXI_awlen"},
						"AWLOCK": { "actual": "M_AXI_awlock"},
						"AWPROT": { "actual": "M_AXI_awprot"},
						"AWQOS": { "actual": "M_AXI_awqos"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BID": { "actual": "M_AXI_bid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RID": { "actual": "M_AXI_rid"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/M_AXI_HPM1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_HPM1_FPD_araddr"},
						"ARBURST": { "actual": "M_AXI_HPM1_FPD_arburst"},
						"ARCACHE": { "actual": "M_AXI_HPM1_FPD_arcache"},
						"ARID": { "actual": "M_AXI_HPM1_FPD_arid"},
						"ARLEN": { "actual": "M_AXI_HPM1_FPD_arlen"},
						"ARLOCK": { "actual": "M_AXI_HPM1_FPD_arlock"},
						"ARPROT": { "actual": "M_AXI_HPM1_FPD_arprot"},
						"ARQOS": { "actual": "M_AXI_HPM1_FPD_arqos"},
						"ARREADY": { "actual": "M_AXI_HPM1_FPD_arready"},
						"ARSIZE": { "actual": "M_AXI_HPM1_FPD_arsize"},
						"ARUSER": { "actual": "M_AXI_HPM1_FPD_aruser"},
						"ARVALID": { "actual": "M_AXI_HPM1_FPD_arvalid"},
						"AWADDR": { "actual": "M_AXI_HPM1_FPD_awaddr"},
						"AWBURST": { "actual": "M_AXI_HPM1_FPD_awburst"},
						"AWCACHE": { "actual": "M_AXI_HPM1_FPD_awcache"},
						"AWID": { "actual": "M_AXI_HPM1_FPD_awid"},
						"AWLEN": { "actual": "M_AXI_HPM1_FPD_awlen"},
						"AWLOCK": { "actual": "M_AXI_HPM1_FPD_awlock"},
						"AWPROT": { "actual": "M_AXI_HPM1_FPD_awprot"},
						"AWQOS": { "actual": "M_AXI_HPM1_FPD_awqos"},
						"AWREADY": { "actual": "M_AXI_HPM1_FPD_awready"},
						"AWSIZE": { "actual": "M_AXI_HPM1_FPD_awsize"},
						"AWUSER": { "actual": "M_AXI_HPM1_FPD_awuser"},
						"AWVALID": { "actual": "M_AXI_HPM1_FPD_awvalid"},
						"BID": { "actual": "M_AXI_HPM1_FPD_bid"},
						"BREADY": { "actual": "M_AXI_HPM1_FPD_bready"},
						"BRESP": { "actual": "M_AXI_HPM1_FPD_bresp"},
						"BVALID": { "actual": "M_AXI_HPM1_FPD_bvalid"},
						"RDATA": { "actual": "M_AXI_HPM1_FPD_rdata"},
						"RID": { "actual": "M_AXI_HPM1_FPD_rid"},
						"RLAST": { "actual": "M_AXI_HPM1_FPD_rlast"},
						"RREADY": { "actual": "M_AXI_HPM1_FPD_rready"},
						"RRESP": { "actual": "M_AXI_HPM1_FPD_rresp"},
						"RVALID": { "actual": "M_AXI_HPM1_FPD_rvalid"},
						"WDATA": { "actual": "M_AXI_HPM1_FPD_wdata"},
						"WLAST": { "actual": "M_AXI_HPM1_FPD_wlast"},
						"WREADY": { "actual": "M_AXI_HPM1_FPD_wready"},
						"WSTRB": { "actual": "M_AXI_HPM1_FPD_wstrb"},
						"WVALID": { "actual": "M_AXI_HPM1_FPD_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr"},
						"ARPROT": { "actual": "M01_AXI_arprot"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr"},
						"AWPROT": { "actual": "M01_AXI_awprot"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr"},
						"ARPROT": { "actual": "M02_AXI_arprot"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr"},
						"AWPROT": { "actual": "M02_AXI_awprot"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr"},
						"ARBURST": { "actual": "M03_AXI_arburst"},
						"ARCACHE": { "actual": "M03_AXI_arcache"},
						"ARID": { "actual": "M03_AXI_arid"},
						"ARLEN": { "actual": "M03_AXI_arlen"},
						"ARLOCK": { "actual": "M03_AXI_arlock"},
						"ARPROT": { "actual": "M03_AXI_arprot"},
						"ARQOS": { "actual": "M03_AXI_arqos"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize"},
						"ARUSER": { "actual": "M03_AXI_aruser"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr"},
						"AWBURST": { "actual": "M03_AXI_awburst"},
						"AWCACHE": { "actual": "M03_AXI_awcache"},
						"AWID": { "actual": "M03_AXI_awid"},
						"AWLEN": { "actual": "M03_AXI_awlen"},
						"AWLOCK": { "actual": "M03_AXI_awlock"},
						"AWPROT": { "actual": "M03_AXI_awprot"},
						"AWQOS": { "actual": "M03_AXI_awqos"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize"},
						"AWUSER": { "actual": "M03_AXI_awuser"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BID": { "actual": "M03_AXI_bid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp"},
						"BUSER": { "actual": "M03_AXI_buser"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata"},
						"RID": { "actual": "M03_AXI_rid"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp"},
						"RUSER": { "actual": "M03_AXI_ruser"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb"},
						"WUSER": { "actual": "M03_AXI_wuser"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr"},
						"ARPROT": { "actual": "M04_AXI_arprot"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr"},
						"AWPROT": { "actual": "M04_AXI_awprot"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr"},
						"ARPROT": { "actual": "M05_AXI_arprot"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr"},
						"AWPROT": { "actual": "M05_AXI_awprot"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr"},
						"ARPROT": { "actual": "M06_AXI_arprot"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr"},
						"AWPROT": { "actual": "M06_AXI_awprot"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr"},
						"ARPROT": { "actual": "M07_AXI_arprot"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr"},
						"AWPROT": { "actual": "M07_AXI_awprot"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr"},
						"ARPROT": { "actual": "M08_AXI_arprot"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr"},
						"AWPROT": { "actual": "M08_AXI_awprot"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr"},
						"ARBURST": { "actual": "M09_AXI_arburst"},
						"ARCACHE": { "actual": "M09_AXI_arcache"},
						"ARID": { "actual": "M09_AXI_arid"},
						"ARLEN": { "actual": "M09_AXI_arlen"},
						"ARLOCK": { "actual": "M09_AXI_arlock"},
						"ARPROT": { "actual": "M09_AXI_arprot"},
						"ARQOS": { "actual": "M09_AXI_arqos"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARSIZE": { "actual": "M09_AXI_arsize"},
						"ARUSER": { "actual": "M09_AXI_aruser"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr"},
						"AWBURST": { "actual": "M09_AXI_awburst"},
						"AWCACHE": { "actual": "M09_AXI_awcache"},
						"AWID": { "actual": "M09_AXI_awid"},
						"AWLEN": { "actual": "M09_AXI_awlen"},
						"AWLOCK": { "actual": "M09_AXI_awlock"},
						"AWPROT": { "actual": "M09_AXI_awprot"},
						"AWQOS": { "actual": "M09_AXI_awqos"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWSIZE": { "actual": "M09_AXI_awsize"},
						"AWUSER": { "actual": "M09_AXI_awuser"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BID": { "actual": "M09_AXI_bid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp"},
						"BUSER": { "actual": "M09_AXI_buser"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata"},
						"RID": { "actual": "M09_AXI_rid"},
						"RLAST": { "actual": "M09_AXI_rlast"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp"},
						"RUSER": { "actual": "M09_AXI_ruser"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata"},
						"WLAST": { "actual": "M09_AXI_wlast"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb"},
						"WUSER": { "actual": "M09_AXI_wuser"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr"},
						"ARPROT": { "actual": "M10_AXI_arprot"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr"},
						"AWPROT": { "actual": "M10_AXI_awprot"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/PS_AXI_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARID": { "actual": "S00_AXI_arid"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARUSER": { "actual": "S00_AXI_aruser"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWID": { "actual": "S00_AXI_awid"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWUSER": { "actual": "S00_AXI_awuser"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RID": { "actual": "S00_AXI_rid"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/PS_Subsystem/S_AXI_HPC0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_HPC0_FPD_araddr"},
						"ARBURST": { "actual": "S_AXI_HPC0_FPD_arburst"},
						"ARCACHE": { "actual": "S_AXI_HPC0_FPD_arcache"},
						"ARLEN": { "actual": "S_AXI_HPC0_FPD_arlen"},
						"ARPROT": { "actual": "S_AXI_HPC0_FPD_arprot"},
						"ARREADY": { "actual": "S_AXI_HPC0_FPD_arready"},
						"ARSIZE": { "actual": "S_AXI_HPC0_FPD_arsize"},
						"ARVALID": { "actual": "S_AXI_HPC0_FPD_arvalid"},
						"AWADDR": { "actual": "S_AXI_HPC0_FPD_awaddr"},
						"AWBURST": { "actual": "S_AXI_HPC0_FPD_awburst"},
						"AWCACHE": { "actual": "S_AXI_HPC0_FPD_awcache"},
						"AWLEN": { "actual": "S_AXI_HPC0_FPD_awlen"},
						"AWPROT": { "actual": "S_AXI_HPC0_FPD_awprot"},
						"AWREADY": { "actual": "S_AXI_HPC0_FPD_awready"},
						"AWSIZE": { "actual": "S_AXI_HPC0_FPD_awsize"},
						"AWVALID": { "actual": "S_AXI_HPC0_FPD_awvalid"},
						"BREADY": { "actual": "S_AXI_HPC0_FPD_bready"},
						"BRESP": { "actual": "S_AXI_HPC0_FPD_bresp"},
						"BVALID": { "actual": "S_AXI_HPC0_FPD_bvalid"},
						"RDATA": { "actual": "S_AXI_HPC0_FPD_rdata"},
						"RLAST": { "actual": "S_AXI_HPC0_FPD_rlast"},
						"RREADY": { "actual": "S_AXI_HPC0_FPD_rready"},
						"RRESP": { "actual": "S_AXI_HPC0_FPD_rresp"},
						"RVALID": { "actual": "S_AXI_HPC0_FPD_rvalid"},
						"WDATA": { "actual": "S_AXI_HPC0_FPD_wdata"},
						"WLAST": { "actual": "S_AXI_HPC0_FPD_wlast"},
						"WREADY": { "actual": "S_AXI_HPC0_FPD_wready"},
						"WSTRB": { "actual": "S_AXI_HPC0_FPD_wstrb"},
						"WVALID": { "actual": "S_AXI_HPC0_FPD_wvalid"}
					}
				},
				"/PS_Subsystem/S_AXI_HPC1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_HPC1_FPD_araddr"},
						"ARBURST": { "actual": "S_AXI_HPC1_FPD_arburst"},
						"ARCACHE": { "actual": "S_AXI_HPC1_FPD_arcache"},
						"ARLEN": { "actual": "S_AXI_HPC1_FPD_arlen"},
						"ARPROT": { "actual": "S_AXI_HPC1_FPD_arprot"},
						"ARREADY": { "actual": "S_AXI_HPC1_FPD_arready"},
						"ARSIZE": { "actual": "S_AXI_HPC1_FPD_arsize"},
						"ARVALID": { "actual": "S_AXI_HPC1_FPD_arvalid"},
						"AWADDR": { "actual": "S_AXI_HPC1_FPD_awaddr"},
						"AWBURST": { "actual": "S_AXI_HPC1_FPD_awburst"},
						"AWCACHE": { "actual": "S_AXI_HPC1_FPD_awcache"},
						"AWLEN": { "actual": "S_AXI_HPC1_FPD_awlen"},
						"AWPROT": { "actual": "S_AXI_HPC1_FPD_awprot"},
						"AWREADY": { "actual": "S_AXI_HPC1_FPD_awready"},
						"AWSIZE": { "actual": "S_AXI_HPC1_FPD_awsize"},
						"AWVALID": { "actual": "S_AXI_HPC1_FPD_awvalid"},
						"BREADY": { "actual": "S_AXI_HPC1_FPD_bready"},
						"BRESP": { "actual": "S_AXI_HPC1_FPD_bresp"},
						"BVALID": { "actual": "S_AXI_HPC1_FPD_bvalid"},
						"RDATA": { "actual": "S_AXI_HPC1_FPD_rdata"},
						"RLAST": { "actual": "S_AXI_HPC1_FPD_rlast"},
						"RREADY": { "actual": "S_AXI_HPC1_FPD_rready"},
						"RRESP": { "actual": "S_AXI_HPC1_FPD_rresp"},
						"RVALID": { "actual": "S_AXI_HPC1_FPD_rvalid"},
						"WDATA": { "actual": "S_AXI_HPC1_FPD_wdata"},
						"WLAST": { "actual": "S_AXI_HPC1_FPD_wlast"},
						"WREADY": { "actual": "S_AXI_HPC1_FPD_wready"},
						"WSTRB": { "actual": "S_AXI_HPC1_FPD_wstrb"},
						"WVALID": { "actual": "S_AXI_HPC1_FPD_wvalid"}
					}
				},
				"/PS_Subsystem/axi_gpio_adc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS_Subsystem/axi_gpio_dac/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS_Subsystem/axi_gpio_mts/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS_Subsystem/axi_gpio_spi_mux/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS_Subsystem/jtag_axi_0/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWID": { "actual": "m_axi_awid"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BID": { "actual": "m_axi_bid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RID": { "actual": "m_axi_rid"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/PS_Subsystem/zynq_ps/M_AXI_HPM0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm0_fpd_aclk"},
						"ARADDR": { "actual": "maxigp0_araddr"},
						"ARBURST": { "actual": "maxigp0_arburst"},
						"ARCACHE": { "actual": "maxigp0_arcache"},
						"ARID": { "actual": "maxigp0_arid"},
						"ARLEN": { "actual": "maxigp0_arlen"},
						"ARLOCK": { "actual": "maxigp0_arlock"},
						"ARPROT": { "actual": "maxigp0_arprot"},
						"ARQOS": { "actual": "maxigp0_arqos"},
						"ARREADY": { "actual": "maxigp0_arready"},
						"ARSIZE": { "actual": "maxigp0_arsize"},
						"ARUSER": { "actual": "maxigp0_aruser"},
						"ARVALID": { "actual": "maxigp0_arvalid"},
						"AWADDR": { "actual": "maxigp0_awaddr"},
						"AWBURST": { "actual": "maxigp0_awburst"},
						"AWCACHE": { "actual": "maxigp0_awcache"},
						"AWID": { "actual": "maxigp0_awid"},
						"AWLEN": { "actual": "maxigp0_awlen"},
						"AWLOCK": { "actual": "maxigp0_awlock"},
						"AWPROT": { "actual": "maxigp0_awprot"},
						"AWQOS": { "actual": "maxigp0_awqos"},
						"AWREADY": { "actual": "maxigp0_awready"},
						"AWSIZE": { "actual": "maxigp0_awsize"},
						"AWUSER": { "actual": "maxigp0_awuser"},
						"AWVALID": { "actual": "maxigp0_awvalid"},
						"BID": { "actual": "maxigp0_bid"},
						"BREADY": { "actual": "maxigp0_bready"},
						"BRESP": { "actual": "maxigp0_bresp"},
						"BVALID": { "actual": "maxigp0_bvalid"},
						"RDATA": { "actual": "maxigp0_rdata"},
						"RID": { "actual": "maxigp0_rid"},
						"RLAST": { "actual": "maxigp0_rlast"},
						"RREADY": { "actual": "maxigp0_rready"},
						"RRESP": { "actual": "maxigp0_rresp"},
						"RVALID": { "actual": "maxigp0_rvalid"},
						"WDATA": { "actual": "maxigp0_wdata"},
						"WLAST": { "actual": "maxigp0_wlast"},
						"WREADY": { "actual": "maxigp0_wready"},
						"WSTRB": { "actual": "maxigp0_wstrb"},
						"WVALID": { "actual": "maxigp0_wvalid"}
					}
				},
				"/PS_Subsystem/zynq_ps/M_AXI_HPM1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm1_fpd_aclk"},
						"ARADDR": { "actual": "maxigp1_araddr"},
						"ARBURST": { "actual": "maxigp1_arburst"},
						"ARCACHE": { "actual": "maxigp1_arcache"},
						"ARID": { "actual": "maxigp1_arid"},
						"ARLEN": { "actual": "maxigp1_arlen"},
						"ARLOCK": { "actual": "maxigp1_arlock"},
						"ARPROT": { "actual": "maxigp1_arprot"},
						"ARQOS": { "actual": "maxigp1_arqos"},
						"ARREADY": { "actual": "maxigp1_arready"},
						"ARSIZE": { "actual": "maxigp1_arsize"},
						"ARUSER": { "actual": "maxigp1_aruser"},
						"ARVALID": { "actual": "maxigp1_arvalid"},
						"AWADDR": { "actual": "maxigp1_awaddr"},
						"AWBURST": { "actual": "maxigp1_awburst"},
						"AWCACHE": { "actual": "maxigp1_awcache"},
						"AWID": { "actual": "maxigp1_awid"},
						"AWLEN": { "actual": "maxigp1_awlen"},
						"AWLOCK": { "actual": "maxigp1_awlock"},
						"AWPROT": { "actual": "maxigp1_awprot"},
						"AWQOS": { "actual": "maxigp1_awqos"},
						"AWREADY": { "actual": "maxigp1_awready"},
						"AWSIZE": { "actual": "maxigp1_awsize"},
						"AWUSER": { "actual": "maxigp1_awuser"},
						"AWVALID": { "actual": "maxigp1_awvalid"},
						"BID": { "actual": "maxigp1_bid"},
						"BREADY": { "actual": "maxigp1_bready"},
						"BRESP": { "actual": "maxigp1_bresp"},
						"BVALID": { "actual": "maxigp1_bvalid"},
						"RDATA": { "actual": "maxigp1_rdata"},
						"RID": { "actual": "maxigp1_rid"},
						"RLAST": { "actual": "maxigp1_rlast"},
						"RREADY": { "actual": "maxigp1_rready"},
						"RRESP": { "actual": "maxigp1_rresp"},
						"RVALID": { "actual": "maxigp1_rvalid"},
						"WDATA": { "actual": "maxigp1_wdata"},
						"WLAST": { "actual": "maxigp1_wlast"},
						"WREADY": { "actual": "maxigp1_wready"},
						"WSTRB": { "actual": "maxigp1_wstrb"},
						"WVALID": { "actual": "maxigp1_wvalid"}
					}
				},
				"/PS_Subsystem/zynq_ps/S_AXI_HPC0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihpc0_fpd_aclk"},
						"ARADDR": { "actual": "saxigp0_araddr"},
						"ARBURST": { "actual": "saxigp0_arburst"},
						"ARCACHE": { "actual": "saxigp0_arcache"},
						"ARID": { "actual": "saxigp0_arid"},
						"ARLEN": { "actual": "saxigp0_arlen"},
						"ARLOCK": { "actual": "saxigp0_arlock"},
						"ARPROT": { "actual": "saxigp0_arprot"},
						"ARQOS": { "actual": "saxigp0_arqos"},
						"ARREADY": { "actual": "saxigp0_arready"},
						"ARSIZE": { "actual": "saxigp0_arsize"},
						"ARUSER": { "actual": "saxigp0_aruser"},
						"ARVALID": { "actual": "saxigp0_arvalid"},
						"AWADDR": { "actual": "saxigp0_awaddr"},
						"AWBURST": { "actual": "saxigp0_awburst"},
						"AWCACHE": { "actual": "saxigp0_awcache"},
						"AWID": { "actual": "saxigp0_awid"},
						"AWLEN": { "actual": "saxigp0_awlen"},
						"AWLOCK": { "actual": "saxigp0_awlock"},
						"AWPROT": { "actual": "saxigp0_awprot"},
						"AWQOS": { "actual": "saxigp0_awqos"},
						"AWREADY": { "actual": "saxigp0_awready"},
						"AWSIZE": { "actual": "saxigp0_awsize"},
						"AWUSER": { "actual": "saxigp0_awuser"},
						"AWVALID": { "actual": "saxigp0_awvalid"},
						"BID": { "actual": "saxigp0_bid"},
						"BREADY": { "actual": "saxigp0_bready"},
						"BRESP": { "actual": "saxigp0_bresp"},
						"BVALID": { "actual": "saxigp0_bvalid"},
						"RDATA": { "actual": "saxigp0_rdata"},
						"RID": { "actual": "saxigp0_rid"},
						"RLAST": { "actual": "saxigp0_rlast"},
						"RREADY": { "actual": "saxigp0_rready"},
						"RRESP": { "actual": "saxigp0_rresp"},
						"RVALID": { "actual": "saxigp0_rvalid"},
						"WDATA": { "actual": "saxigp0_wdata"},
						"WLAST": { "actual": "saxigp0_wlast"},
						"WREADY": { "actual": "saxigp0_wready"},
						"WSTRB": { "actual": "saxigp0_wstrb"},
						"WVALID": { "actual": "saxigp0_wvalid"}
					}
				},
				"/PS_Subsystem/zynq_ps/S_AXI_HPC1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihpc1_fpd_aclk"},
						"ARADDR": { "actual": "saxigp1_araddr"},
						"ARBURST": { "actual": "saxigp1_arburst"},
						"ARCACHE": { "actual": "saxigp1_arcache"},
						"ARID": { "actual": "saxigp1_arid"},
						"ARLEN": { "actual": "saxigp1_arlen"},
						"ARLOCK": { "actual": "saxigp1_arlock"},
						"ARPROT": { "actual": "saxigp1_arprot"},
						"ARQOS": { "actual": "saxigp1_arqos"},
						"ARREADY": { "actual": "saxigp1_arready"},
						"ARSIZE": { "actual": "saxigp1_arsize"},
						"ARUSER": { "actual": "saxigp1_aruser"},
						"ARVALID": { "actual": "saxigp1_arvalid"},
						"AWADDR": { "actual": "saxigp1_awaddr"},
						"AWBURST": { "actual": "saxigp1_awburst"},
						"AWCACHE": { "actual": "saxigp1_awcache"},
						"AWID": { "actual": "saxigp1_awid"},
						"AWLEN": { "actual": "saxigp1_awlen"},
						"AWLOCK": { "actual": "saxigp1_awlock"},
						"AWPROT": { "actual": "saxigp1_awprot"},
						"AWQOS": { "actual": "saxigp1_awqos"},
						"AWREADY": { "actual": "saxigp1_awready"},
						"AWSIZE": { "actual": "saxigp1_awsize"},
						"AWUSER": { "actual": "saxigp1_awuser"},
						"AWVALID": { "actual": "saxigp1_awvalid"},
						"BID": { "actual": "saxigp1_bid"},
						"BREADY": { "actual": "saxigp1_bready"},
						"BRESP": { "actual": "saxigp1_bresp"},
						"BVALID": { "actual": "saxigp1_bvalid"},
						"RDATA": { "actual": "saxigp1_rdata"},
						"RID": { "actual": "saxigp1_rid"},
						"RLAST": { "actual": "saxigp1_rlast"},
						"RREADY": { "actual": "saxigp1_rready"},
						"RRESP": { "actual": "saxigp1_rresp"},
						"RVALID": { "actual": "saxigp1_rvalid"},
						"WDATA": { "actual": "saxigp1_wdata"},
						"WLAST": { "actual": "saxigp1_wlast"},
						"WREADY": { "actual": "saxigp1_wready"},
						"WSTRB": { "actual": "saxigp1_wstrb"},
						"WVALID": { "actual": "saxigp1_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_adc0/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_adc1/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_adc2/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_adc3/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_dac0/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_dac1/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_dac2/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/clk_wiz_dac3/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WSTRB": { "actual": "s_axi_lite_wstrb"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite1_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite1_arready"},
						"ARVALID": { "actual": "s_axi_lite1_arvalid"},
						"AWADDR": { "actual": "s_axi_lite1_awaddr"},
						"AWREADY": { "actual": "s_axi_lite1_awready"},
						"AWVALID": { "actual": "s_axi_lite1_awvalid"},
						"BREADY": { "actual": "s_axi_lite1_bready"},
						"BRESP": { "actual": "s_axi_lite1_bresp"},
						"BVALID": { "actual": "s_axi_lite1_bvalid"},
						"RDATA": { "actual": "s_axi_lite1_rdata"},
						"RREADY": { "actual": "s_axi_lite1_rready"},
						"RRESP": { "actual": "s_axi_lite1_rresp"},
						"RVALID": { "actual": "s_axi_lite1_rvalid"},
						"WDATA": { "actual": "s_axi_lite1_wdata"},
						"WREADY": { "actual": "s_axi_lite1_wready"},
						"WSTRB": { "actual": "s_axi_lite1_wstrb"},
						"WVALID": { "actual": "s_axi_lite1_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite2_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite2_arready"},
						"ARVALID": { "actual": "s_axi_lite2_arvalid"},
						"AWADDR": { "actual": "s_axi_lite2_awaddr"},
						"AWREADY": { "actual": "s_axi_lite2_awready"},
						"AWVALID": { "actual": "s_axi_lite2_awvalid"},
						"BREADY": { "actual": "s_axi_lite2_bready"},
						"BRESP": { "actual": "s_axi_lite2_bresp"},
						"BVALID": { "actual": "s_axi_lite2_bvalid"},
						"RDATA": { "actual": "s_axi_lite2_rdata"},
						"RREADY": { "actual": "s_axi_lite2_rready"},
						"RRESP": { "actual": "s_axi_lite2_rresp"},
						"RVALID": { "actual": "s_axi_lite2_rvalid"},
						"WDATA": { "actual": "s_axi_lite2_wdata"},
						"WREADY": { "actual": "s_axi_lite2_wready"},
						"WSTRB": { "actual": "s_axi_lite2_wstrb"},
						"WVALID": { "actual": "s_axi_lite2_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite3_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite3_arready"},
						"ARVALID": { "actual": "s_axi_lite3_arvalid"},
						"AWADDR": { "actual": "s_axi_lite3_awaddr"},
						"AWREADY": { "actual": "s_axi_lite3_awready"},
						"AWVALID": { "actual": "s_axi_lite3_awvalid"},
						"BREADY": { "actual": "s_axi_lite3_bready"},
						"BRESP": { "actual": "s_axi_lite3_bresp"},
						"BVALID": { "actual": "s_axi_lite3_bvalid"},
						"RDATA": { "actual": "s_axi_lite3_rdata"},
						"RREADY": { "actual": "s_axi_lite3_rready"},
						"RRESP": { "actual": "s_axi_lite3_rresp"},
						"RVALID": { "actual": "s_axi_lite3_rvalid"},
						"WDATA": { "actual": "s_axi_lite3_wdata"},
						"WREADY": { "actual": "s_axi_lite3_wready"},
						"WSTRB": { "actual": "s_axi_lite3_wstrb"},
						"WVALID": { "actual": "s_axi_lite3_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite4_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite4_arready"},
						"ARVALID": { "actual": "s_axi_lite4_arvalid"},
						"AWADDR": { "actual": "s_axi_lite4_awaddr"},
						"AWREADY": { "actual": "s_axi_lite4_awready"},
						"AWVALID": { "actual": "s_axi_lite4_awvalid"},
						"BREADY": { "actual": "s_axi_lite4_bready"},
						"BRESP": { "actual": "s_axi_lite4_bresp"},
						"BVALID": { "actual": "s_axi_lite4_bvalid"},
						"RDATA": { "actual": "s_axi_lite4_rdata"},
						"RREADY": { "actual": "s_axi_lite4_rready"},
						"RRESP": { "actual": "s_axi_lite4_rresp"},
						"RVALID": { "actual": "s_axi_lite4_rvalid"},
						"WDATA": { "actual": "s_axi_lite4_wdata"},
						"WREADY": { "actual": "s_axi_lite4_wready"},
						"WSTRB": { "actual": "s_axi_lite4_wstrb"},
						"WVALID": { "actual": "s_axi_lite4_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite5_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite5_arready"},
						"ARVALID": { "actual": "s_axi_lite5_arvalid"},
						"AWADDR": { "actual": "s_axi_lite5_awaddr"},
						"AWREADY": { "actual": "s_axi_lite5_awready"},
						"AWVALID": { "actual": "s_axi_lite5_awvalid"},
						"BREADY": { "actual": "s_axi_lite5_bready"},
						"BRESP": { "actual": "s_axi_lite5_bresp"},
						"BVALID": { "actual": "s_axi_lite5_bvalid"},
						"RDATA": { "actual": "s_axi_lite5_rdata"},
						"RREADY": { "actual": "s_axi_lite5_rready"},
						"RRESP": { "actual": "s_axi_lite5_rresp"},
						"RVALID": { "actual": "s_axi_lite5_rvalid"},
						"WDATA": { "actual": "s_axi_lite5_wdata"},
						"WREADY": { "actual": "s_axi_lite5_wready"},
						"WSTRB": { "actual": "s_axi_lite5_wstrb"},
						"WVALID": { "actual": "s_axi_lite5_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite6_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite6_arready"},
						"ARVALID": { "actual": "s_axi_lite6_arvalid"},
						"AWADDR": { "actual": "s_axi_lite6_awaddr"},
						"AWREADY": { "actual": "s_axi_lite6_awready"},
						"AWVALID": { "actual": "s_axi_lite6_awvalid"},
						"BREADY": { "actual": "s_axi_lite6_bready"},
						"BRESP": { "actual": "s_axi_lite6_bresp"},
						"BVALID": { "actual": "s_axi_lite6_bvalid"},
						"RDATA": { "actual": "s_axi_lite6_rdata"},
						"RREADY": { "actual": "s_axi_lite6_rready"},
						"RRESP": { "actual": "s_axi_lite6_rresp"},
						"RVALID": { "actual": "s_axi_lite6_rvalid"},
						"WDATA": { "actual": "s_axi_lite6_wdata"},
						"WREADY": { "actual": "s_axi_lite6_wready"},
						"WSTRB": { "actual": "s_axi_lite6_wstrb"},
						"WVALID": { "actual": "s_axi_lite6_wvalid"}
					}
				},
				"/clocking_block/s_axi_lite7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_lite7_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_lite7_arready"},
						"ARVALID": { "actual": "s_axi_lite7_arvalid"},
						"AWADDR": { "actual": "s_axi_lite7_awaddr"},
						"AWREADY": { "actual": "s_axi_lite7_awready"},
						"AWVALID": { "actual": "s_axi_lite7_awvalid"},
						"BREADY": { "actual": "s_axi_lite7_bready"},
						"BRESP": { "actual": "s_axi_lite7_bresp"},
						"BVALID": { "actual": "s_axi_lite7_bvalid"},
						"RDATA": { "actual": "s_axi_lite7_rdata"},
						"RREADY": { "actual": "s_axi_lite7_rready"},
						"RRESP": { "actual": "s_axi_lite7_rresp"},
						"RVALID": { "actual": "s_axi_lite7_rvalid"},
						"WDATA": { "actual": "s_axi_lite7_wdata"},
						"WREADY": { "actual": "s_axi_lite7_wready"},
						"WSTRB": { "actual": "s_axi_lite7_wstrb"},
						"WVALID": { "actual": "s_axi_lite7_wvalid"}
					}
				},
				"/ex_design/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/ex_design/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/ex_design/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/ex_design/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/ex_design/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/ex_design/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/ex_design/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/ex_design/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/ex_design/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARID": { "actual": "S00_AXI_arid"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWID": { "actual": "S00_AXI_awid"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RID": { "actual": "S00_AXI_rid"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/ex_design/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARID": { "actual": "S01_AXI_arid"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARUSER": { "actual": "S01_AXI_aruser"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWUSER": { "actual": "S01_AXI_awuser"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/ex_design/adc_sink_i/m00": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_clock"},
						"TDATA": { "actual": "m00_tdata"},
						"TREADY": { "actual": "m00_tready"},
						"TVALID": { "actual": "m00_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m01": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_clock"},
						"TDATA": { "actual": "m01_tdata"},
						"TREADY": { "actual": "m01_tready"},
						"TVALID": { "actual": "m01_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m02": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_clock"},
						"TDATA": { "actual": "m02_tdata"},
						"TREADY": { "actual": "m02_tready"},
						"TVALID": { "actual": "m02_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m03": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_clock"},
						"TDATA": { "actual": "m03_tdata"},
						"TREADY": { "actual": "m03_tready"},
						"TVALID": { "actual": "m03_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_clock"},
						"TDATA": { "actual": "m10_tdata"},
						"TREADY": { "actual": "m10_tready"},
						"TVALID": { "actual": "m10_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_clock"},
						"TDATA": { "actual": "m11_tdata"},
						"TREADY": { "actual": "m11_tready"},
						"TVALID": { "actual": "m11_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_clock"},
						"TDATA": { "actual": "m12_tdata"},
						"TREADY": { "actual": "m12_tready"},
						"TVALID": { "actual": "m12_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_clock"},
						"TDATA": { "actual": "m13_tdata"},
						"TREADY": { "actual": "m13_tready"},
						"TVALID": { "actual": "m13_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m20": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_clock"},
						"TDATA": { "actual": "m20_tdata"},
						"TREADY": { "actual": "m20_tready"},
						"TVALID": { "actual": "m20_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m21": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_clock"},
						"TDATA": { "actual": "m21_tdata"},
						"TREADY": { "actual": "m21_tready"},
						"TVALID": { "actual": "m21_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m22": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_clock"},
						"TDATA": { "actual": "m22_tdata"},
						"TREADY": { "actual": "m22_tready"},
						"TVALID": { "actual": "m22_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m23": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_clock"},
						"TDATA": { "actual": "m23_tdata"},
						"TREADY": { "actual": "m23_tready"},
						"TVALID": { "actual": "m23_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m30": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_clock"},
						"TDATA": { "actual": "m30_tdata"},
						"TREADY": { "actual": "m30_tready"},
						"TVALID": { "actual": "m30_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m31": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_clock"},
						"TDATA": { "actual": "m31_tdata"},
						"TREADY": { "actual": "m31_tready"},
						"TVALID": { "actual": "m31_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m32": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_clock"},
						"TDATA": { "actual": "m32_tdata"},
						"TREADY": { "actual": "m32_tready"},
						"TVALID": { "actual": "m32_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/m33": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_clock"},
						"TDATA": { "actual": "m33_tdata"},
						"TREADY": { "actual": "m33_tready"},
						"TVALID": { "actual": "m33_tvalid"}
					}
				},
				"/ex_design/adc_sink_i/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/ex_design/dac_source_i/m00": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "m00_tdata"},
						"TREADY": { "actual": "m00_tready"},
						"TVALID": { "actual": "m00_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m01": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "m01_tdata"},
						"TREADY": { "actual": "m01_tready"},
						"TVALID": { "actual": "m01_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m02": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "m02_tdata"},
						"TREADY": { "actual": "m02_tready"},
						"TVALID": { "actual": "m02_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m03": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "m03_tdata"},
						"TREADY": { "actual": "m03_tready"},
						"TVALID": { "actual": "m03_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "m10_tdata"},
						"TREADY": { "actual": "m10_tready"},
						"TVALID": { "actual": "m10_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "m11_tdata"},
						"TREADY": { "actual": "m11_tready"},
						"TVALID": { "actual": "m11_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "m12_tdata"},
						"TREADY": { "actual": "m12_tready"},
						"TVALID": { "actual": "m12_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "m13_tdata"},
						"TREADY": { "actual": "m13_tready"},
						"TVALID": { "actual": "m13_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m20": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "m20_tdata"},
						"TREADY": { "actual": "m20_tready"},
						"TVALID": { "actual": "m20_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m21": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "m21_tdata"},
						"TREADY": { "actual": "m21_tready"},
						"TVALID": { "actual": "m21_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m22": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "m22_tdata"},
						"TREADY": { "actual": "m22_tready"},
						"TVALID": { "actual": "m22_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m23": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "m23_tdata"},
						"TREADY": { "actual": "m23_tready"},
						"TVALID": { "actual": "m23_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m30": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "m30_tdata"},
						"TREADY": { "actual": "m30_tready"},
						"TVALID": { "actual": "m30_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m31": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "m31_tdata"},
						"TREADY": { "actual": "m31_tready"},
						"TVALID": { "actual": "m31_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m32": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "m32_tdata"},
						"TREADY": { "actual": "m32_tready"},
						"TVALID": { "actual": "m32_tvalid"}
					}
				},
				"/ex_design/dac_source_i/m33": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "m33_tdata"},
						"TREADY": { "actual": "m33_tready"},
						"TVALID": { "actual": "m33_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s00": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "s00_user_tdata"},
						"TREADY": { "actual": "s00_user_tready"},
						"TVALID": { "actual": "s00_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s01": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "s01_user_tdata"},
						"TREADY": { "actual": "s01_user_tready"},
						"TVALID": { "actual": "s01_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s02": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "s02_user_tdata"},
						"TREADY": { "actual": "s02_user_tready"},
						"TVALID": { "actual": "s02_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s03": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_clock"},
						"TDATA": { "actual": "s03_user_tdata"},
						"TREADY": { "actual": "s03_user_tready"},
						"TVALID": { "actual": "s03_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "s10_user_tdata"},
						"TREADY": { "actual": "s10_user_tready"},
						"TVALID": { "actual": "s10_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "s11_user_tdata"},
						"TREADY": { "actual": "s11_user_tready"},
						"TVALID": { "actual": "s11_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "s12_user_tdata"},
						"TREADY": { "actual": "s12_user_tready"},
						"TVALID": { "actual": "s12_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_clock"},
						"TDATA": { "actual": "s13_user_tdata"},
						"TREADY": { "actual": "s13_user_tready"},
						"TVALID": { "actual": "s13_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s20": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "s20_user_tdata"},
						"TREADY": { "actual": "s20_user_tready"},
						"TVALID": { "actual": "s20_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s21": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "s21_user_tdata"},
						"TREADY": { "actual": "s21_user_tready"},
						"TVALID": { "actual": "s21_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s22": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "s22_user_tdata"},
						"TREADY": { "actual": "s22_user_tready"},
						"TVALID": { "actual": "s22_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s23": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_clock"},
						"TDATA": { "actual": "s23_user_tdata"},
						"TREADY": { "actual": "s23_user_tready"},
						"TVALID": { "actual": "s23_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s30": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "s30_user_tdata"},
						"TREADY": { "actual": "s30_user_tready"},
						"TVALID": { "actual": "s30_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s31": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "s31_user_tdata"},
						"TREADY": { "actual": "s31_user_tready"},
						"TVALID": { "actual": "s31_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s32": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "s32_user_tdata"},
						"TREADY": { "actual": "s32_user_tready"},
						"TVALID": { "actual": "s32_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s33": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_clock"},
						"TDATA": { "actual": "s33_user_tdata"},
						"TREADY": { "actual": "s33_user_tready"},
						"TVALID": { "actual": "s33_user_tvalid"}
					}
				},
				"/ex_design/dac_source_i/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/ex_design/m00_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"TDATA": { "actual": "m00_0_tdata"},
						"TREADY": { "actual": "m00_0_tready"},
						"TVALID": { "actual": "m00_0_tvalid"}
					}
				},
				"/ex_design/m01_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"TDATA": { "actual": "m01_0_tdata"},
						"TREADY": { "actual": "m01_0_tready"},
						"TVALID": { "actual": "m01_0_tvalid"}
					}
				},
				"/ex_design/m02_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"TDATA": { "actual": "m02_0_tdata"},
						"TREADY": { "actual": "m02_0_tready"},
						"TVALID": { "actual": "m02_0_tvalid"}
					}
				},
				"/ex_design/m03_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"TDATA": { "actual": "m03_0_tdata"},
						"TREADY": { "actual": "m03_0_tready"},
						"TVALID": { "actual": "m03_0_tvalid"}
					}
				},
				"/ex_design/m10_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"TDATA": { "actual": "m10_0_tdata"},
						"TREADY": { "actual": "m10_0_tready"},
						"TVALID": { "actual": "m10_0_tvalid"}
					}
				},
				"/ex_design/m11_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"TDATA": { "actual": "m11_0_tdata"},
						"TREADY": { "actual": "m11_0_tready"},
						"TVALID": { "actual": "m11_0_tvalid"}
					}
				},
				"/ex_design/m12_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"TDATA": { "actual": "m12_0_tdata"},
						"TREADY": { "actual": "m12_0_tready"},
						"TVALID": { "actual": "m12_0_tvalid"}
					}
				},
				"/ex_design/m13_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"TDATA": { "actual": "m13_0_tdata"},
						"TREADY": { "actual": "m13_0_tready"},
						"TVALID": { "actual": "m13_0_tvalid"}
					}
				},
				"/ex_design/m20_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"TDATA": { "actual": "m20_0_tdata"},
						"TREADY": { "actual": "m20_0_tready"},
						"TVALID": { "actual": "m20_0_tvalid"}
					}
				},
				"/ex_design/m21_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"TDATA": { "actual": "m21_0_tdata"},
						"TREADY": { "actual": "m21_0_tready"},
						"TVALID": { "actual": "m21_0_tvalid"}
					}
				},
				"/ex_design/m22_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"TDATA": { "actual": "m22_0_tdata"},
						"TREADY": { "actual": "m22_0_tready"},
						"TVALID": { "actual": "m22_0_tvalid"}
					}
				},
				"/ex_design/m23_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"TDATA": { "actual": "m23_0_tdata"},
						"TREADY": { "actual": "m23_0_tready"},
						"TVALID": { "actual": "m23_0_tvalid"}
					}
				},
				"/ex_design/m30_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"TDATA": { "actual": "m30_0_tdata"},
						"TREADY": { "actual": "m30_0_tready"},
						"TVALID": { "actual": "m30_0_tvalid"}
					}
				},
				"/ex_design/m31_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"TDATA": { "actual": "m31_0_tdata"},
						"TREADY": { "actual": "m31_0_tready"},
						"TVALID": { "actual": "m31_0_tvalid"}
					}
				},
				"/ex_design/m32_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"TDATA": { "actual": "m32_0_tdata"},
						"TREADY": { "actual": "m32_0_tready"},
						"TVALID": { "actual": "m32_0_tvalid"}
					}
				},
				"/ex_design/m33_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"TDATA": { "actual": "m33_0_tdata"},
						"TREADY": { "actual": "m33_0_tready"},
						"TVALID": { "actual": "m33_0_tvalid"}
					}
				},
				"/ex_design/rfip/m00_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"ARESETN": { "actual": "m0_axis_aresetn"},
						"TDATA": { "actual": "m00_axis_tdata"},
						"TREADY": { "actual": "m00_axis_tready"},
						"TVALID": { "actual": "m00_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m01_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"ARESETN": { "actual": "m0_axis_aresetn"},
						"TDATA": { "actual": "m01_axis_tdata"},
						"TREADY": { "actual": "m01_axis_tready"},
						"TVALID": { "actual": "m01_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m02_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"ARESETN": { "actual": "m0_axis_aresetn"},
						"TDATA": { "actual": "m02_axis_tdata"},
						"TREADY": { "actual": "m02_axis_tready"},
						"TVALID": { "actual": "m02_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m03_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m0_axis_aclk"},
						"ARESETN": { "actual": "m0_axis_aresetn"},
						"TDATA": { "actual": "m03_axis_tdata"},
						"TREADY": { "actual": "m03_axis_tready"},
						"TVALID": { "actual": "m03_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m10_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"ARESETN": { "actual": "m1_axis_aresetn"},
						"TDATA": { "actual": "m10_axis_tdata"},
						"TREADY": { "actual": "m10_axis_tready"},
						"TVALID": { "actual": "m10_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m11_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"ARESETN": { "actual": "m1_axis_aresetn"},
						"TDATA": { "actual": "m11_axis_tdata"},
						"TREADY": { "actual": "m11_axis_tready"},
						"TVALID": { "actual": "m11_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m12_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"ARESETN": { "actual": "m1_axis_aresetn"},
						"TDATA": { "actual": "m12_axis_tdata"},
						"TREADY": { "actual": "m12_axis_tready"},
						"TVALID": { "actual": "m12_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m13_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m1_axis_aclk"},
						"ARESETN": { "actual": "m1_axis_aresetn"},
						"TDATA": { "actual": "m13_axis_tdata"},
						"TREADY": { "actual": "m13_axis_tready"},
						"TVALID": { "actual": "m13_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m20_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"ARESETN": { "actual": "m2_axis_aresetn"},
						"TDATA": { "actual": "m20_axis_tdata"},
						"TREADY": { "actual": "m20_axis_tready"},
						"TVALID": { "actual": "m20_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m21_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"ARESETN": { "actual": "m2_axis_aresetn"},
						"TDATA": { "actual": "m21_axis_tdata"},
						"TREADY": { "actual": "m21_axis_tready"},
						"TVALID": { "actual": "m21_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m22_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"ARESETN": { "actual": "m2_axis_aresetn"},
						"TDATA": { "actual": "m22_axis_tdata"},
						"TREADY": { "actual": "m22_axis_tready"},
						"TVALID": { "actual": "m22_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m23_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m2_axis_aclk"},
						"ARESETN": { "actual": "m2_axis_aresetn"},
						"TDATA": { "actual": "m23_axis_tdata"},
						"TREADY": { "actual": "m23_axis_tready"},
						"TVALID": { "actual": "m23_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m30_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"ARESETN": { "actual": "m3_axis_aresetn"},
						"TDATA": { "actual": "m30_axis_tdata"},
						"TREADY": { "actual": "m30_axis_tready"},
						"TVALID": { "actual": "m30_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m31_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"ARESETN": { "actual": "m3_axis_aresetn"},
						"TDATA": { "actual": "m31_axis_tdata"},
						"TREADY": { "actual": "m31_axis_tready"},
						"TVALID": { "actual": "m31_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m32_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"ARESETN": { "actual": "m3_axis_aresetn"},
						"TDATA": { "actual": "m32_axis_tdata"},
						"TREADY": { "actual": "m32_axis_tready"},
						"TVALID": { "actual": "m32_axis_tvalid"}
					}
				},
				"/ex_design/rfip/m33_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m3_axis_aclk"},
						"ARESETN": { "actual": "m3_axis_aresetn"},
						"TDATA": { "actual": "m33_axis_tdata"},
						"TREADY": { "actual": "m33_axis_tready"},
						"TVALID": { "actual": "m33_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s00_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"ARESETN": { "actual": "s0_axis_aresetn"},
						"TDATA": { "actual": "s00_axis_tdata"},
						"TREADY": { "actual": "s00_axis_tready"},
						"TVALID": { "actual": "s00_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s01_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"ARESETN": { "actual": "s0_axis_aresetn"},
						"TDATA": { "actual": "s01_axis_tdata"},
						"TREADY": { "actual": "s01_axis_tready"},
						"TVALID": { "actual": "s01_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s02_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"ARESETN": { "actual": "s0_axis_aresetn"},
						"TDATA": { "actual": "s02_axis_tdata"},
						"TREADY": { "actual": "s02_axis_tready"},
						"TVALID": { "actual": "s02_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s03_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"ARESETN": { "actual": "s0_axis_aresetn"},
						"TDATA": { "actual": "s03_axis_tdata"},
						"TREADY": { "actual": "s03_axis_tready"},
						"TVALID": { "actual": "s03_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s10_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"ARESETN": { "actual": "s1_axis_aresetn"},
						"TDATA": { "actual": "s10_axis_tdata"},
						"TREADY": { "actual": "s10_axis_tready"},
						"TVALID": { "actual": "s10_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s11_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"ARESETN": { "actual": "s1_axis_aresetn"},
						"TDATA": { "actual": "s11_axis_tdata"},
						"TREADY": { "actual": "s11_axis_tready"},
						"TVALID": { "actual": "s11_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s12_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"ARESETN": { "actual": "s1_axis_aresetn"},
						"TDATA": { "actual": "s12_axis_tdata"},
						"TREADY": { "actual": "s12_axis_tready"},
						"TVALID": { "actual": "s12_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s13_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"ARESETN": { "actual": "s1_axis_aresetn"},
						"TDATA": { "actual": "s13_axis_tdata"},
						"TREADY": { "actual": "s13_axis_tready"},
						"TVALID": { "actual": "s13_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s20_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"ARESETN": { "actual": "s2_axis_aresetn"},
						"TDATA": { "actual": "s20_axis_tdata"},
						"TREADY": { "actual": "s20_axis_tready"},
						"TVALID": { "actual": "s20_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s21_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"ARESETN": { "actual": "s2_axis_aresetn"},
						"TDATA": { "actual": "s21_axis_tdata"},
						"TREADY": { "actual": "s21_axis_tready"},
						"TVALID": { "actual": "s21_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s22_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"ARESETN": { "actual": "s2_axis_aresetn"},
						"TDATA": { "actual": "s22_axis_tdata"},
						"TREADY": { "actual": "s22_axis_tready"},
						"TVALID": { "actual": "s22_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s23_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"ARESETN": { "actual": "s2_axis_aresetn"},
						"TDATA": { "actual": "s23_axis_tdata"},
						"TREADY": { "actual": "s23_axis_tready"},
						"TVALID": { "actual": "s23_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s30_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"ARESETN": { "actual": "s3_axis_aresetn"},
						"TDATA": { "actual": "s30_axis_tdata"},
						"TREADY": { "actual": "s30_axis_tready"},
						"TVALID": { "actual": "s30_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s31_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"ARESETN": { "actual": "s3_axis_aresetn"},
						"TDATA": { "actual": "s31_axis_tdata"},
						"TREADY": { "actual": "s31_axis_tready"},
						"TVALID": { "actual": "s31_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s32_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"ARESETN": { "actual": "s3_axis_aresetn"},
						"TDATA": { "actual": "s32_axis_tdata"},
						"TREADY": { "actual": "s32_axis_tready"},
						"TVALID": { "actual": "s32_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s33_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"ARESETN": { "actual": "s3_axis_aresetn"},
						"TDATA": { "actual": "s33_axis_tdata"},
						"TREADY": { "actual": "s33_axis_tready"},
						"TVALID": { "actual": "s33_axis_tvalid"}
					}
				},
				"/ex_design/rfip/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/ex_design/s00_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"TDATA": { "actual": "s00_0_tdata"},
						"TVALID": { "actual": "s00_0_tvalid"}
					}
				},
				"/ex_design/s01_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"TDATA": { "actual": "s01_0_tdata"},
						"TVALID": { "actual": "s01_0_tvalid"}
					}
				},
				"/ex_design/s02_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"TDATA": { "actual": "s02_0_tdata"},
						"TVALID": { "actual": "s02_0_tvalid"}
					}
				},
				"/ex_design/s03_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s0_axis_aclk"},
						"TDATA": { "actual": "s03_0_tdata"},
						"TVALID": { "actual": "s03_0_tvalid"}
					}
				},
				"/ex_design/s10_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"TDATA": { "actual": "s10_0_tdata"},
						"TVALID": { "actual": "s10_0_tvalid"}
					}
				},
				"/ex_design/s11_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"TDATA": { "actual": "s11_0_tdata"},
						"TVALID": { "actual": "s11_0_tvalid"}
					}
				},
				"/ex_design/s12_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"TDATA": { "actual": "s12_0_tdata"},
						"TVALID": { "actual": "s12_0_tvalid"}
					}
				},
				"/ex_design/s13_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s1_axis_aclk"},
						"TDATA": { "actual": "s13_0_tdata"},
						"TVALID": { "actual": "s13_0_tvalid"}
					}
				},
				"/ex_design/s20_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"TDATA": { "actual": "s20_0_tdata"},
						"TVALID": { "actual": "s20_0_tvalid"}
					}
				},
				"/ex_design/s21_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"TDATA": { "actual": "s21_0_tdata"},
						"TVALID": { "actual": "s21_0_tvalid"}
					}
				},
				"/ex_design/s22_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"TDATA": { "actual": "s22_0_tdata"},
						"TVALID": { "actual": "s22_0_tvalid"}
					}
				},
				"/ex_design/s23_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s2_axis_aclk"},
						"TDATA": { "actual": "s23_0_tdata"},
						"TVALID": { "actual": "s23_0_tvalid"}
					}
				},
				"/ex_design/s30_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"TDATA": { "actual": "s30_0_tdata"},
						"TVALID": { "actual": "s30_0_tvalid"}
					}
				},
				"/ex_design/s31_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"TDATA": { "actual": "s31_0_tdata"},
						"TVALID": { "actual": "s31_0_tvalid"}
					}
				},
				"/ex_design/s32_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"TDATA": { "actual": "s32_0_tdata"},
						"TVALID": { "actual": "s32_0_tvalid"}
					}
				},
				"/ex_design/s33_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s3_axis_aclk"},
						"TDATA": { "actual": "s33_0_tdata"},
						"TVALID": { "actual": "s33_0_tvalid"}
					}
				},
				"/ex_design/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWPROT": { "actual": "M00_AXI_awprot"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr"},
						"ARPROT": { "actual": "M01_AXI_arprot"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr"},
						"AWPROT": { "actual": "M01_AXI_awprot"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr"},
						"ARPROT": { "actual": "M02_AXI_arprot"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr"},
						"AWPROT": { "actual": "M02_AXI_awprot"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr"},
						"ARPROT": { "actual": "M03_AXI_arprot"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr"},
						"AWPROT": { "actual": "M03_AXI_awprot"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr"},
						"ARPROT": { "actual": "M04_AXI_arprot"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr"},
						"AWPROT": { "actual": "M04_AXI_awprot"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr"},
						"ARPROT": { "actual": "M05_AXI_arprot"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr"},
						"AWPROT": { "actual": "M05_AXI_awprot"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr"},
						"ARPROT": { "actual": "M06_AXI_arprot"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr"},
						"AWPROT": { "actual": "M06_AXI_awprot"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr"},
						"ARPROT": { "actual": "M07_AXI_arprot"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr"},
						"AWPROT": { "actual": "M07_AXI_awprot"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr"},
						"ARPROT": { "actual": "M08_AXI_arprot"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr"},
						"AWPROT": { "actual": "M08_AXI_awprot"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr"},
						"ARPROT": { "actual": "M09_AXI_arprot"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr"},
						"AWPROT": { "actual": "M09_AXI_awprot"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr"},
						"ARPROT": { "actual": "M10_AXI_arprot"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr"},
						"AWPROT": { "actual": "M10_AXI_awprot"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr"},
						"ARPROT": { "actual": "M11_AXI_arprot"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr"},
						"AWPROT": { "actual": "M11_AXI_awprot"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr"},
						"ARPROT": { "actual": "M12_AXI_arprot"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr"},
						"AWPROT": { "actual": "M12_AXI_awprot"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARID": { "actual": "S00_AXI_arid"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWID": { "actual": "S00_AXI_awid"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RID": { "actual": "S00_AXI_rid"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/ex_design/smartconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARID": { "actual": "S01_AXI_arid"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARUSER": { "actual": "S01_AXI_aruser"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWUSER": { "actual": "S01_AXI_awuser"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/ex_design/tdd_module_i/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				}
			}
		}
	}
}
