{"sha": "be193fa7c9842f30f3aa804696ad83a4117d826e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmUxOTNmYTdjOTg0MmYzMGYzYWE4MDQ2OTZhZDgzYTQxMTdkODI2ZQ==", "commit": {"author": {"name": "Will Schmidt", "email": "will_schmidt@vnet.ibm.com", "date": "2019-09-26T19:19:10Z"}, "committer": {"name": "Will Schmidt", "email": "willschm@gcc.gnu.org", "date": "2019-09-26T19:19:10Z"}, "message": "rs6000-builtin.def: (LVSL...\n\n[gcc]\n\n2019-09-26  Will Schmidt <will_schmidt@vnet.ibm.com>\n\t* config/rs6000/rs6000-builtin.def: (LVSL, LVSR, LVEBX, LVEHX,\n\tLVEWX, LVXL, LVXL_V2DF, LVXL_V2DI, LVXL_V4SF, LVXL_V4SI, LVXL_V8HI,\n\tLVXL_V16QI, LVX, LVX_V1TI, LVX_V2DF, LVX_V2DI, LVX_V4SF, LVX_V4SI,\n\tLVX_V8HI, LVX_V16QI, LVLX, LVLXL, LVRX, LVRXL, LXSDX, LXVD2X_V1TI,\n\tLXVD2X_V2DF, LXVD2X_V2DI, LXVDSX, LXVW4X_V4SF, LXVW4X_V4SI,\n\tLXVW4X_V8HI, LXVW4X_V16QI, LD_ELEMREV_V1TI, LD_ELEMREV_V2DF,\n\tLD_ELEMREV_V2DI, LD_ELEMREV_V4SF, LD_ELEMREV_V4SI, LD_ELEMREV_V8HI,\n\tLD_ELEMREV_V16QI): Use the PURE attribute.\n\n[testsuite]\n\n2019-09-26  Will Schmidt <will_schmidt@vnet.ibm.com>\n\t* gcc.target/powerpc/pure-builtin-redundant-load.c:  New.\n\nFrom-SVN: r276162", "tree": {"sha": "816ffc43afba7cb5ff210222325706f4d1fe538d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/816ffc43afba7cb5ff210222325706f4d1fe538d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/be193fa7c9842f30f3aa804696ad83a4117d826e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/be193fa7c9842f30f3aa804696ad83a4117d826e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/be193fa7c9842f30f3aa804696ad83a4117d826e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/be193fa7c9842f30f3aa804696ad83a4117d826e/comments", "author": {"login": "willschm", "id": 44359, "node_id": "MDQ6VXNlcjQ0MzU5", "avatar_url": "https://avatars.githubusercontent.com/u/44359?v=4", "gravatar_id": "", "url": "https://api.github.com/users/willschm", "html_url": "https://github.com/willschm", "followers_url": "https://api.github.com/users/willschm/followers", "following_url": "https://api.github.com/users/willschm/following{/other_user}", "gists_url": "https://api.github.com/users/willschm/gists{/gist_id}", "starred_url": "https://api.github.com/users/willschm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/willschm/subscriptions", "organizations_url": "https://api.github.com/users/willschm/orgs", "repos_url": "https://api.github.com/users/willschm/repos", "events_url": "https://api.github.com/users/willschm/events{/privacy}", "received_events_url": "https://api.github.com/users/willschm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4fc1d2629ab373945a30031c1b49bdfa4e9f5f12", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4fc1d2629ab373945a30031c1b49bdfa4e9f5f12", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4fc1d2629ab373945a30031c1b49bdfa4e9f5f12"}], "stats": {"total": 95, "additions": 55, "deletions": 40}, "files": [{"sha": "c4cd4ac9f46d0f4d15dcef58a558e339ea059be5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be193fa7c9842f30f3aa804696ad83a4117d826e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be193fa7c9842f30f3aa804696ad83a4117d826e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=be193fa7c9842f30f3aa804696ad83a4117d826e", "patch": "@@ -1,3 +1,14 @@\n+2019-09-26  Will Schmidt <will_schmidt@vnet.ibm.com>\n+\n+\t* config/rs6000/rs6000-builtin.def: (LVSL, LVSR, LVEBX, LVEHX,\n+\tLVEWX, LVXL, LVXL_V2DF, LVXL_V2DI, LVXL_V4SF, LVXL_V4SI, LVXL_V8HI,\n+\tLVXL_V16QI, LVX, LVX_V1TI, LVX_V2DF, LVX_V2DI, LVX_V4SF, LVX_V4SI,\n+\tLVX_V8HI, LVX_V16QI, LVLX, LVLXL, LVRX, LVRXL, LXSDX, LXVD2X_V1TI,\n+\tLXVD2X_V2DF, LXVD2X_V2DI, LXVDSX, LXVW4X_V4SF, LXVW4X_V4SI,\n+\tLXVW4X_V8HI, LXVW4X_V16QI, LD_ELEMREV_V1TI, LD_ELEMREV_V2DF,\n+\tLD_ELEMREV_V2DI, LD_ELEMREV_V4SF, LD_ELEMREV_V4SI, LD_ELEMREV_V8HI,\n+\tLD_ELEMREV_V16QI): Use the PURE attribute.\n+\n 2019-09-26  Iain Sandoe  <iain@sandoe.co.uk>\n \n \t* config/rs6000/darwin.md: Replace the expanders for"}, {"sha": "4d4f3b3e74628e81dad9ebfde26efa095d57bc71", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 40, "deletions": 40, "changes": 80, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be193fa7c9842f30f3aa804696ad83a4117d826e/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be193fa7c9842f30f3aa804696ad83a4117d826e/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=be193fa7c9842f30f3aa804696ad83a4117d826e", "patch": "@@ -1177,37 +1177,37 @@ BU_ALTIVEC_X (MTVSCR,\t\t\"mtvscr\",\t    MISC)\n BU_ALTIVEC_X (MFVSCR,\t\t\"mfvscr\",\t    MISC)\n BU_ALTIVEC_X (DSSALL,\t\t\"dssall\",\t    MISC)\n BU_ALTIVEC_X (DSS,\t\t\"dss\",\t\t    MISC)\n-BU_ALTIVEC_X (LVSL,\t\t\"lvsl\",\t\t    MEM)\n-BU_ALTIVEC_X (LVSR,\t\t\"lvsr\",\t\t    MEM)\n-BU_ALTIVEC_X (LVEBX,\t\t\"lvebx\",\t    MEM)\n-BU_ALTIVEC_X (LVEHX,\t\t\"lvehx\",\t    MEM)\n-BU_ALTIVEC_X (LVEWX,\t\t\"lvewx\",\t    MEM)\n-BU_ALTIVEC_X (LVXL,\t\t\"lvxl\",\t\t    MEM)\n-BU_ALTIVEC_X (LVXL_V2DF,\t\"lvxl_v2df\",\t    MEM)\n-BU_ALTIVEC_X (LVXL_V2DI,\t\"lvxl_v2di\",\t    MEM)\n-BU_ALTIVEC_X (LVXL_V4SF,\t\"lvxl_v4sf\",\t    MEM)\n-BU_ALTIVEC_X (LVXL_V4SI,\t\"lvxl_v4si\",\t    MEM)\n-BU_ALTIVEC_X (LVXL_V8HI,\t\"lvxl_v8hi\",\t    MEM)\n-BU_ALTIVEC_X (LVXL_V16QI,\t\"lvxl_v16qi\",\t    MEM)\n-BU_ALTIVEC_X (LVX,\t\t\"lvx\",\t\t    MEM)\n-BU_ALTIVEC_X (LVX_V1TI,\t\t\"lvx_v1ti\",\t    MEM)\n-BU_ALTIVEC_X (LVX_V2DF,\t\t\"lvx_v2df\",\t    MEM)\n-BU_ALTIVEC_X (LVX_V2DI,\t\t\"lvx_v2di\",\t    MEM)\n-BU_ALTIVEC_X (LVX_V4SF,\t\t\"lvx_v4sf\",\t    MEM)\n-BU_ALTIVEC_X (LVX_V4SI,\t\t\"lvx_v4si\",\t    MEM)\n-BU_ALTIVEC_X (LVX_V8HI,\t\t\"lvx_v8hi\",\t    MEM)\n-BU_ALTIVEC_X (LVX_V16QI,\t\"lvx_v16qi\",\t    MEM)\n+BU_ALTIVEC_X (LVSL,\t\t\"lvsl\",\t\t    PURE)\n+BU_ALTIVEC_X (LVSR,\t\t\"lvsr\",\t\t    PURE)\n+BU_ALTIVEC_X (LVEBX,\t\t\"lvebx\",\t    PURE)\n+BU_ALTIVEC_X (LVEHX,\t\t\"lvehx\",\t    PURE)\n+BU_ALTIVEC_X (LVEWX,\t\t\"lvewx\",\t    PURE)\n+BU_ALTIVEC_X (LVXL,\t\t\"lvxl\",\t\t    PURE)\n+BU_ALTIVEC_X (LVXL_V2DF,\t\"lvxl_v2df\",\t    PURE)\n+BU_ALTIVEC_X (LVXL_V2DI,\t\"lvxl_v2di\",\t    PURE)\n+BU_ALTIVEC_X (LVXL_V4SF,\t\"lvxl_v4sf\",\t    PURE)\n+BU_ALTIVEC_X (LVXL_V4SI,\t\"lvxl_v4si\",\t    PURE)\n+BU_ALTIVEC_X (LVXL_V8HI,\t\"lvxl_v8hi\",\t    PURE)\n+BU_ALTIVEC_X (LVXL_V16QI,\t\"lvxl_v16qi\",\t    PURE)\n+BU_ALTIVEC_X (LVX,\t\t\"lvx\",\t\t    PURE)\n+BU_ALTIVEC_X (LVX_V1TI,\t\t\"lvx_v1ti\",\t    PURE)\n+BU_ALTIVEC_X (LVX_V2DF,\t\t\"lvx_v2df\",\t    PURE)\n+BU_ALTIVEC_X (LVX_V2DI,\t\t\"lvx_v2di\",\t    PURE)\n+BU_ALTIVEC_X (LVX_V4SF,\t\t\"lvx_v4sf\",\t    PURE)\n+BU_ALTIVEC_X (LVX_V4SI,\t\t\"lvx_v4si\",\t    PURE)\n+BU_ALTIVEC_X (LVX_V8HI,\t\t\"lvx_v8hi\",\t    PURE)\n+BU_ALTIVEC_X (LVX_V16QI,\t\"lvx_v16qi\",\t    PURE)\n BU_ALTIVEC_X (STVX,\t\t\"stvx\",\t\t    MEM)\n BU_ALTIVEC_X (STVX_V2DF,\t\"stvx_v2df\",\t    MEM)\n BU_ALTIVEC_X (STVX_V2DI,\t\"stvx_v2di\",\t    MEM)\n BU_ALTIVEC_X (STVX_V4SF,\t\"stvx_v4sf\",\t    MEM)\n BU_ALTIVEC_X (STVX_V4SI,\t\"stvx_v4si\",\t    MEM)\n BU_ALTIVEC_X (STVX_V8HI,\t\"stvx_v8hi\",\t    MEM)\n BU_ALTIVEC_X (STVX_V16QI,\t\"stvx_v16qi\",\t    MEM)\n-BU_ALTIVEC_C (LVLX,\t\t\"lvlx\",\t\t    MEM)\n-BU_ALTIVEC_C (LVLXL,\t\t\"lvlxl\",\t    MEM)\n-BU_ALTIVEC_C (LVRX,\t\t\"lvrx\",\t\t    MEM)\n-BU_ALTIVEC_C (LVRXL,\t\t\"lvrxl\",\t    MEM)\n+BU_ALTIVEC_C (LVLX,\t\t\"lvlx\",\t\t    PURE)\n+BU_ALTIVEC_C (LVLXL,\t\t\"lvlxl\",\t    PURE)\n+BU_ALTIVEC_C (LVRX,\t\t\"lvrx\",\t\t    PURE)\n+BU_ALTIVEC_C (LVRXL,\t\t\"lvrxl\",\t    PURE)\n BU_ALTIVEC_X (STVEBX,\t\t\"stvebx\",\t    MEM)\n BU_ALTIVEC_X (STVEHX,\t\t\"stvehx\",\t    MEM)\n BU_ALTIVEC_X (STVEWX,\t\t\"stvewx\",\t    MEM)\n@@ -1718,15 +1718,15 @@ BU_VSX_P (XVCMPGEDP_P,\t      \"xvcmpgedp_p\",\tCONST,\tvector_ge_v2df_p)\n BU_VSX_P (XVCMPGTDP_P,\t      \"xvcmpgtdp_p\",\tCONST,\tvector_gt_v2df_p)\n \n /* VSX builtins that are handled as special cases.  */\n-BU_VSX_X (LXSDX,\t      \"lxsdx\",\t\tMEM)\n-BU_VSX_X (LXVD2X_V1TI,\t      \"lxvd2x_v1ti\",\tMEM)\n-BU_VSX_X (LXVD2X_V2DF,\t      \"lxvd2x_v2df\",\tMEM)\n-BU_VSX_X (LXVD2X_V2DI,\t      \"lxvd2x_v2di\",\tMEM)\n-BU_VSX_X (LXVDSX,\t      \"lxvdsx\",\t\tMEM)\n-BU_VSX_X (LXVW4X_V4SF,\t      \"lxvw4x_v4sf\",\tMEM)\n-BU_VSX_X (LXVW4X_V4SI,        \"lxvw4x_v4si\",\tMEM)\n-BU_VSX_X (LXVW4X_V8HI,        \"lxvw4x_v8hi\",\tMEM)\n-BU_VSX_X (LXVW4X_V16QI,\t      \"lxvw4x_v16qi\",\tMEM)\n+BU_VSX_X (LXSDX,\t      \"lxsdx\",\t\tPURE)\n+BU_VSX_X (LXVD2X_V1TI,\t      \"lxvd2x_v1ti\",\tPURE)\n+BU_VSX_X (LXVD2X_V2DF,\t      \"lxvd2x_v2df\",\tPURE)\n+BU_VSX_X (LXVD2X_V2DI,\t      \"lxvd2x_v2di\",\tPURE)\n+BU_VSX_X (LXVDSX,\t      \"lxvdsx\",\t\tPURE)\n+BU_VSX_X (LXVW4X_V4SF,\t      \"lxvw4x_v4sf\",\tPURE)\n+BU_VSX_X (LXVW4X_V4SI,\t      \"lxvw4x_v4si\",\tPURE)\n+BU_VSX_X (LXVW4X_V8HI,\t      \"lxvw4x_v8hi\",\tPURE)\n+BU_VSX_X (LXVW4X_V16QI,\t      \"lxvw4x_v16qi\",\tPURE)\n BU_VSX_X (STXSDX,\t      \"stxsdx\",\t\tMEM)\n BU_VSX_X (STXVD2X_V1TI,\t      \"stxvd2x_v1ti\",\tMEM)\n BU_VSX_X (STXVD2X_V2DF,\t      \"stxvd2x_v2df\",\tMEM)\n@@ -1735,13 +1735,13 @@ BU_VSX_X (STXVW4X_V4SF,\t      \"stxvw4x_v4sf\",\tMEM)\n BU_VSX_X (STXVW4X_V4SI,\t      \"stxvw4x_v4si\",\tMEM)\n BU_VSX_X (STXVW4X_V8HI,\t      \"stxvw4x_v8hi\",\tMEM)\n BU_VSX_X (STXVW4X_V16QI,      \"stxvw4x_v16qi\",\tMEM)\n-BU_VSX_X (LD_ELEMREV_V1TI,    \"ld_elemrev_v1ti\",  MEM)\n-BU_VSX_X (LD_ELEMREV_V2DF,    \"ld_elemrev_v2df\",  MEM)\n-BU_VSX_X (LD_ELEMREV_V2DI,    \"ld_elemrev_v2di\",  MEM)\n-BU_VSX_X (LD_ELEMREV_V4SF,    \"ld_elemrev_v4sf\",  MEM)\n-BU_VSX_X (LD_ELEMREV_V4SI,    \"ld_elemrev_v4si\",  MEM)\n-BU_VSX_X (LD_ELEMREV_V8HI,    \"ld_elemrev_v8hi\",  MEM)\n-BU_VSX_X (LD_ELEMREV_V16QI,   \"ld_elemrev_v16qi\", MEM)\n+BU_VSX_X (LD_ELEMREV_V1TI,    \"ld_elemrev_v1ti\",  PURE)\n+BU_VSX_X (LD_ELEMREV_V2DF,    \"ld_elemrev_v2df\",  PURE)\n+BU_VSX_X (LD_ELEMREV_V2DI,    \"ld_elemrev_v2di\",  PURE)\n+BU_VSX_X (LD_ELEMREV_V4SF,    \"ld_elemrev_v4sf\",  PURE)\n+BU_VSX_X (LD_ELEMREV_V4SI,    \"ld_elemrev_v4si\",  PURE)\n+BU_VSX_X (LD_ELEMREV_V8HI,    \"ld_elemrev_v8hi\",  PURE)\n+BU_VSX_X (LD_ELEMREV_V16QI,   \"ld_elemrev_v16qi\", PURE)\n BU_VSX_X (ST_ELEMREV_V1TI,    \"st_elemrev_v1ti\",  MEM)\n BU_VSX_X (ST_ELEMREV_V2DF,    \"st_elemrev_v2df\",  MEM)\n BU_VSX_X (ST_ELEMREV_V2DI,    \"st_elemrev_v2di\",  MEM)"}, {"sha": "2d78fdde75262bc3e5726305412a05179e6987f8", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/be193fa7c9842f30f3aa804696ad83a4117d826e/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/be193fa7c9842f30f3aa804696ad83a4117d826e/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=be193fa7c9842f30f3aa804696ad83a4117d826e", "patch": "@@ -1,3 +1,7 @@\n+2019-09-26  Will Schmidt <will_schmidt@vnet.ibm.com>\n+\n+\t* gcc.target/powerpc/pure-builtin-redundant-load.c:  New.\n+\n 2019-09-26  Richard Biener  <rguenther@suse.de>\n \n \tPR middle-end/91897"}]}