if TARGET_S32G274AEMU || TARGET_S32R45EMU || TARGET_S32G399AEMU

config TARGET_TYPE_S32GEN1_EMULATOR
	bool
	default y
	help
	  Target Type S32 Gen1 Emulator

endif

config NXP_S32GRDB_BOARD
	bool
	default y
	depends on TARGET_S32G274ARDB2 || TARGET_S32G399ARDB3
	imply NVME

config S32GEN1_DRAM_INLINE_ECC
	bool "S32 GEN1 inline ECC"
	default y if !TARGET_TYPE_S32GEN1_EMULATOR
	help
	  Select this config if you want to use inline ECC feature for
	  S32 Gen1 boards.

config CUSTOM_SYS_DATA_BASE
	bool "Use a custom SYS_DATA_BASE address"
	help
	  Enable this if you need to define a custom SYS_DATA_BASE address.
	  When disabled, a suitable SYS_DATA_BASE address is calculated
	  automatically.

config SYS_DATA_BASE
	hex "Data Base" if CUSTOM_SYS_DATA_BASE
	default 0xbfa00000 if TARGET_TYPE_S32GEN1_EMULATOR
	default 0xffa00000
	help
	  U-Boot data base address in DDR.

config CUSTOM_SYS_TEXT_BASE
	bool "Use a custom SYS_TEXT_BASE"
	help
	  Enable this if you need to use a custom SYS_TEXT_BASE address.
	  When disabled, a suitable SYS_TEXT_BASE address will be calculated
	  automatically.

config SYS_TEXT_BASE
	hex "Text Base" if CUSTOM_SYS_TEXT_BASE
	default 0xbfaa0000 if TARGET_TYPE_S32GEN1_EMULATOR
	default 0xffaa0000

config SYS_MEM_SIZE
	hex "RAM Memory Size"
	default 0x00800000
	help
	  U-boot SRAM size (8 MB for Gen1)

config SYS_BOARD
	string
	default "s32-cc"

config SYS_CONFIG_NAME
	string
	default "s32g274a" if ARCH_S32G2
	default "s32r45" if ARCH_S32R45
	default "s32g399a" if ARCH_S32G3

config S32GEN1_MAX_DTB_SIZE
	hex "Max size reserved for device tree in image layout"
	default 0x7000

config S32GEN1_HWCONFIG
	string "S32GEN1 HWConfig definition"
	depends on NXP_S32_CC && (PCIE_S32GEN1 || FSL_PFENG)
	default "pcie0:mode=rc,clock=ext;pcie1:mode=sgmii,clock=ext,fmhz=125,xpcs_mode=2G5" if (PCIE_S32GEN1 && FSL_PFENG) && (TARGET_S32G274ARDB2 || TARGET_S32G399ARDB3)
	default "pcie0:mode=rc,clock=ext;pcie1:mode=sgmii,clock=ext,fmhz=125,xpcs_mode=0" if (PCIE_S32GEN1 && FSL_PFENG) &&  (TARGET_S32G2XXAEVB || TARGET_S32G3XXAEVB)
	default "pcie0:mode=ep,clock=ext;pcie1:mode=sgmii,clock=ext,fmhz=125,xpcs_mode=0" if (PCIE_S32GEN1 && FSL_PFENG) &&  TARGET_S32G274ABLUEBOX3
	default "pcie0:mode=sgmii;pcie1:mode=sgmii" if (!PCIE_S32GEN1 && FSL_PFENG)
	default "pcie0:mode=rc,clock=ext;pcie1:mode=ep,clock=int" if (PCIE_S32GEN1 && !FSL_PFENG)
	default ""
	help
	  The configuration for the PCIe controllers, stored in
	  the variable 'hwconfig'
	  It configures the mode (rc, ep, sgmii) or the clock type
	  (internal or external)
	  It is also possible to configure combo mode either ep&sgmii or
	  rc&sgmii, with these configurations lane0 is PCIe and lane1
	  is connected to mac depending on 'xpcs_mode'.
	  SGMII uses additional configurations 'fmhz' and 'xpcs_mode'.
	  Config 'xpcs_mode' is used to specifically configure each line in
	  SGMII mode. The following are valid options: '2G5', 'both', '0' and
	  '1'. Mode '2G5' uses lane0 in 2.5G mode and leaves lane1 disabled.
	  Mode 'both' configures both lanes for 1G operation so 2 macs can
	  be connected. Mode '0' is used to configure only XPCS0, this can be
	  used in 'sgmii' mode (one lane emac 1G other lane disabled) or
	  in 'rc&sgmii'/'ep&sgmii' (one lane PCIeX1 other lane SGMII 1G).
	  Same configuration is used for '1', which corresponds to XPCS1.
	  Config 'fmhz' specifies frequency used as reference. In case of
	  2.5G mode it is required to set this 125, if used in SGMII/PCIe
	  combo mode 'fmhz' has to be 100 (PCIe ignores this and always
	  uses 100). In case the SerDes is configured as SGMII and not in
	  2.5G mode either 100 or 125 can be used in 'fmhz'.
	  Available 'xpcs_mode' are depedent on platform:
	  	s32g274a - supports '0','1','both' and '2G5'
	  	s32r45   - supports '0' and '2G5'

config S32GEN1_CONFIG_FILE
	string
	default "board/nxp/s32-cc/s32gen1.cfg"
