0.6
2018.3
Dec  7 2018
00:33:28
F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v,1606087416,verilog,,F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture_tb.v,,DVP_Capture,,,,,,,,
F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture_tb.v,1604840777,verilog,,,,DVP_Capture_tb,,,,,,,,
