v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 51100 44700 1 0 0 DB9-2.sym
{
T 52100 47900 5 10 0 0 0 0 1
device=DB9
T 51100 47800 5 10 1 1 0 0 1
refdes=J1
T 51100 44700 5 10 0 0 0 0 1
footprint=DB9F
}
C 45000 40600 1 0 0 OSC.sym
{
T 45300 41550 5 10 1 1 0 0 1
device=84 MHz
T 46700 41400 5 10 1 1 0 6 1
refdes=X1
T 45300 41750 5 10 0 0 0 0 1
footprint=OSC_2.5X2
}
T 54000 40100 9 10 1 0 0 0 1
S A Burrows
T 53900 40400 9 10 1 0 0 0 1
C
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
T 50100 40700 9 10 1 0 0 0 1
DB9, Oscillator, RS-232 XCVR
T 50100 40400 9 10 1 0 0 0 1
DB9_OSC_SD_XCVR.sch
T 44200 40100 9 10 1 0 0 0 1
Reference: LATTICE MachXO2 1200 ZE, Sheets 3 of 5 & 4 of 5
T 51400 43500 9 10 1 0 0 0 1
Reference: Spark Fun Electronics Shifter SMD v16, Sheet 1 of 1
C 53400 47200 1 0 0 XN04312.sym
{
T 56100 47750 5 10 0 0 0 0 1
device=XN04312
T 56100 48300 5 10 1 1 0 6 1
refdes=U5
T 56100 47950 5 10 0 0 0 0 1
footprint=TSOP6
}
N 55100 47200 55100 44100 4
N 55100 44100 53000 44100 4
N 53000 44100 53000 46800 4
N 53000 46800 52300 46800 4
N 52300 47100 54700 47100 4
C 55400 46900 1 0 0 gnd-1.sym
C 52500 45600 1 0 0 gnd-1.sym
N 52300 46200 52600 46200 4
N 52600 46200 52600 45900 4
C 54500 50400 1 0 0 3.3V-plus-1.sym
N 54700 49100 54700 50400 4
C 55600 49200 1 90 0 resistor-1.sym
{
T 55200 49500 5 10 0 0 90 0 1
device=RESISTOR
T 55900 49700 5 10 1 1 180 0 1
refdes=R8
T 55700 49400 5 10 1 1 0 0 1
value=10k Ω
T 55600 49200 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 55500 50100 55500 50200 4
N 55500 50200 54700 50200 4
C 54800 46100 1 90 0 resistor-1.sym
{
T 54400 46400 5 10 0 0 90 0 1
device=RESISTOR
T 54500 46800 5 10 1 1 180 0 1
refdes=R9
T 54000 46500 5 10 1 1 0 0 1
value=10k Ω
T 54800 46100 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 54700 47000 54700 47200 4
N 54700 45500 54700 46100 4
N 53800 45900 53000 45900 4
C 54700 46100 1 180 0 diode-1.sym
{
T 54500 45600 5 10 1 1 180 0 1
device=BAS16
T 54000 46300 5 10 1 1 180 0 1
refdes=D2
T 54700 46100 5 10 0 0 0 0 1
footprint=0402
}
C 54900 44600 1 90 0 capacitor-1.sym
{
T 54200 44800 5 10 0 0 90 0 1
device=CAPACITOR
T 54400 45100 5 10 1 1 180 0 1
refdes=C22
T 54000 44800 5 10 0 0 90 0 1
symversion=0.1
T 54200 44800 5 10 1 1 0 0 1
value=10 μF
T 54900 44600 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
C 54600 44300 1 0 0 gnd-1.sym
C 44700 40900 1 270 0 gnd-1.sym
C 47600 42600 1 0 0 3.3V-plus-1.sym
C 47000 40700 1 0 0 io-1.sym
{
T 47800 40800 5 10 0 1 0 0 1
net=CPLD_OSC:1
T 47200 41300 5 10 0 0 0 0 1
device=none
T 47100 40600 5 10 1 1 0 1 1
value=CPLD_OSC
}
C 48500 41000 1 0 0 gnd-1.sym
C 48800 41300 1 90 0 capacitor-1.sym
{
T 48100 41500 5 10 0 0 90 0 1
device=CAPACITOR
T 49200 41800 5 10 1 1 180 0 1
refdes=C23
T 47900 41500 5 10 0 0 90 0 1
symversion=0.1
T 48800 41400 5 10 1 1 0 0 1
value=0.1 μF
T 48800 41300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 47000 41100 47800 41100 4
N 47800 41100 47800 42600 4
N 47800 42400 48600 42400 4
N 48600 42400 48600 42200 4
N 55500 49200 55500 49100 4
C 55700 49000 1 0 0 io-1.sym
{
T 56500 49100 5 10 0 1 0 0 1
net=TX:1
T 55900 49600 5 10 0 0 0 0 1
device=none
T 56600 49200 5 10 1 1 0 1 1
value=TX
}
C 55200 49100 1 90 0 io-1.sym
{
T 55100 49900 5 10 0 1 90 0 1
net=RX:1
T 54600 49300 5 10 0 0 90 0 1
device=none
T 54900 49500 5 10 1 1 90 1 1
value=RX
}
N 55500 49100 55700 49100 4
C 44900 41300 1 90 0 resistor-1.sym
{
T 44500 41600 5 10 0 0 90 0 1
device=RESISTOR
T 44600 42000 5 10 1 1 180 0 1
refdes=R45
T 44300 41700 5 10 1 1 0 0 1
value=0 Ω
T 44900 41300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
}
N 47800 42400 44800 42400 4
N 44800 42400 44800 42200 4
N 45000 41100 44800 41100 4
N 44800 41100 44800 41300 4
C 53600 47200 1 90 0 io-1.sym
{
T 53500 48000 5 10 0 1 90 0 1
net=RS-OUT:1
T 53000 47400 5 10 0 0 90 0 1
device=none
T 53700 47300 5 10 1 1 90 1 1
value=RS-OUT
}
N 53500 47100 53500 47200 4
C 53600 44300 1 90 0 io-1.sym
{
T 53500 45100 5 10 0 1 90 0 1
net=RS-IN:1
T 53000 44500 5 10 0 0 90 0 1
device=none
T 53500 45200 5 10 1 1 90 1 1
value=RS-IN
}
N 53500 44100 53500 44300 4
C 40200 40600 1 0 0 connector5-1.sym
{
T 42000 42100 5 10 0 0 0 0 1
device=CONNECTOR_5
T 40300 42300 5 10 1 1 0 0 1
refdes=J2
T 40200 40600 5 10 0 0 0 0 1
footprint=MOLEX-5X1
}
C 41900 40500 1 0 0 gnd-1.sym
N 41900 42000 42000 42000 4
N 41900 40800 42000 40800 4
N 42000 40800 42000 41700 4
N 42000 41700 41900 41700 4
C 42300 41300 1 0 0 io-1.sym
{
T 43100 41400 5 10 0 1 0 0 1
net=RS-OUT:1
T 42500 41900 5 10 0 0 0 0 1
device=none
T 43200 41400 5 10 1 1 0 1 1
value=RS-OUT
}
C 42300 41000 1 0 0 io-1.sym
{
T 43100 41100 5 10 0 1 0 0 1
net=RS-IN:1
T 42500 41600 5 10 0 0 0 0 1
device=none
T 43200 41100 5 10 1 1 0 1 1
value=RS-IN
}
N 41900 41400 42300 41400 4
N 41900 41100 42300 41100 4
C 51700 48500 1 90 0 DB37-1.sym
{
T 51850 49900 5 10 0 0 270 0 1
device=DB37
T 40100 48700 5 10 1 1 0 0 1
refdes=J5
T 51700 48500 5 10 0 0 0 0 1
footprint=DB37F
}
C 40400 50400 1 0 0 12V-plus-1.sym
C 41600 50400 1 0 0 12V-minus-1.sym
C 45500 50400 1 0 0 5V-plus-1.sym
{
T 45500 50800 5 10 0 2 0 0 1
VBUS=5 V
}
C 41400 50300 1 0 0 gnd-1.sym
N 40600 49800 40600 50400 4
N 41200 49800 41200 50700 4
N 41200 50700 41500 50700 4
N 41500 50700 41500 50600 4
N 41800 50400 41800 49800 4
N 45700 49800 45700 50400 4
C 44000 50400 1 0 0 12V-plus-1.sym
N 43600 50700 43900 50700 4
N 43900 50700 43900 50600 4
N 43600 49800 43600 50700 4
C 43800 50300 1 0 0 gnd-1.sym
N 44200 50400 44200 49800 4
N 44800 49800 44800 50100 4
N 44200 50100 45100 50100 4
N 40600 50100 40900 50100 4
N 40900 50100 40900 49800 4
N 41800 50100 42100 50100 4
N 42100 50100 42100 49800 4
N 41200 50100 41500 50100 4
N 41500 50100 41500 49800 4
N 45100 49800 45100 50100 4
N 44500 49800 44500 50100 4
N 43900 49800 43900 50100 4
N 43900 50100 43600 50100 4
C 49100 50400 1 0 0 12V-plus-1.sym
C 50300 50400 1 0 0 12V-minus-1.sym
C 50100 50000 1 0 0 gnd-1.sym
N 49900 50500 50200 50500 4
N 50200 50500 50200 50300 4
N 49900 49800 49900 50500 4
N 50500 50400 50500 49800 4
N 49300 49800 49300 50400 4
C 42000 44700 1 0 0 header16-1.sym
{
T 42050 43650 5 10 0 1 0 0 1
device=HEADER16
T 42600 48000 5 10 1 1 0 0 1
refdes=J6
T 42000 44700 5 10 0 0 0 0 1
footprint=HEADER16_2
}
C 41800 47800 1 180 0 io-1.sym
{
T 41000 47400 5 10 0 1 0 0 1
net=A0+:1
T 41600 47200 5 10 0 0 180 0 1
device=none
T 40900 47700 5 10 1 1 180 1 1
value=A0+
}
C 41800 47400 1 180 0 io-1.sym
{
T 41000 47000 5 10 0 1 0 0 1
net=A1+:1
T 41600 46800 5 10 0 0 180 0 1
device=none
T 40900 47300 5 10 1 1 180 1 1
value=A1+
}
C 43600 47600 1 0 0 io-1.sym
{
T 44400 47600 5 10 0 1 0 0 1
net=AIN0-:1
T 43800 48200 5 10 0 0 0 0 1
device=none
T 44500 47700 5 10 1 1 0 1 1
value=AIN0-
}
C 43600 47200 1 0 0 io-1.sym
{
T 44400 47200 5 10 0 1 0 0 1
net=AIN1-:1
T 43800 47800 5 10 0 0 0 0 1
device=none
T 44500 47300 5 10 1 1 0 1 1
value=AIN1-
}
C 41800 47000 1 180 0 io-1.sym
{
T 41000 46600 5 10 0 1 0 0 1
net=A2+:1
T 41600 46400 5 10 0 0 180 0 1
device=none
T 40900 46900 5 10 1 1 180 1 1
value=A2+
}
C 43600 46800 1 0 0 io-1.sym
{
T 44400 46800 5 10 0 1 0 0 1
net=AIN2-:1
T 43800 47400 5 10 0 0 0 0 1
device=none
T 44500 46900 5 10 1 1 0 1 1
value=AIN2-
}
C 41800 46600 1 180 0 io-1.sym
{
T 41000 46200 5 10 0 1 0 0 1
net=A3+:1
T 41600 46000 5 10 0 0 180 0 1
device=none
T 40900 46500 5 10 1 1 180 1 1
value=A3+
}
C 43600 46400 1 0 0 io-1.sym
{
T 44400 46400 5 10 0 1 0 0 1
net=AIN3-:1
T 43800 47000 5 10 0 0 0 0 1
device=none
T 44500 46500 5 10 1 1 0 1 1
value=AIN3-
}
C 41800 46200 1 180 0 io-1.sym
{
T 41000 45800 5 10 0 1 0 0 1
net=A4+:1
T 41600 45600 5 10 0 0 180 0 1
device=none
T 40900 46100 5 10 1 1 180 1 1
value=A4+
}
C 43600 46000 1 0 0 io-1.sym
{
T 44400 46000 5 10 0 1 0 0 1
net=AIN4-:1
T 43800 46600 5 10 0 0 0 0 1
device=none
T 44500 46100 5 10 1 1 0 1 1
value=AIN4-
}
C 41800 45800 1 180 0 io-1.sym
{
T 41000 45400 5 10 0 1 0 0 1
net=A5+:1
T 41600 45200 5 10 0 0 180 0 1
device=none
T 40900 45700 5 10 1 1 180 1 1
value=A5+
}
C 43600 45600 1 0 0 io-1.sym
{
T 44400 45600 5 10 0 1 0 0 1
net=AIN5-:1
T 43800 46200 5 10 0 0 0 0 1
device=none
T 44500 45700 5 10 1 1 0 1 1
value=AIN5-
}
C 41800 45400 1 180 0 io-1.sym
{
T 41000 45000 5 10 0 1 0 0 1
net=A6+:1
T 41600 44800 5 10 0 0 180 0 1
device=none
T 40900 45300 5 10 1 1 180 1 1
value=A6+
}
C 43600 45200 1 0 0 io-1.sym
{
T 44400 45200 5 10 0 1 0 0 1
net=AIN6+:1
T 43800 45800 5 10 0 0 0 0 1
device=none
T 44500 45300 5 10 1 1 0 1 1
value=AIN6+
}
C 41800 45000 1 180 0 io-1.sym
{
T 41000 44600 5 10 0 1 0 0 1
net=A7+:1
T 41600 44400 5 10 0 0 180 0 1
device=none
T 40900 44900 5 10 1 1 180 1 1
value=A7+
}
C 43600 44800 1 0 0 io-1.sym
{
T 44400 44800 5 10 0 1 0 0 1
net=AIN7-:1
T 43800 45400 5 10 0 0 0 0 1
device=none
T 44500 44900 5 10 1 1 0 1 1
value=AIN7-
}
N 41800 47700 42000 47700 4
N 41800 47300 42000 47300 4
N 41800 46900 42000 46900 4
N 41800 46500 42000 46500 4
N 41800 46100 42000 46100 4
N 41800 45700 42000 45700 4
N 41800 45300 42000 45300 4
N 41800 44900 42000 44900 4
N 43400 47700 43600 47700 4
N 43400 47300 43600 47300 4
N 43400 46900 43600 46900 4
N 43400 46500 43600 46500 4
N 43400 46100 43600 46100 4
N 43400 45700 43600 45700 4
N 43400 45300 43600 45300 4
N 43400 44900 43600 44900 4
C 41800 42000 1 0 0 generic-power.sym
{
T 42000 42250 5 10 0 1 0 3 1
net=VMAIN:1
T 41700 42200 5 10 1 1 0 0 1
value=VMAIN
}
C 47300 44300 1 0 0 header16-1.sym
{
T 47350 43250 5 10 0 1 0 0 1
device=HEADER16
T 47900 47600 5 10 1 1 0 0 1
refdes=J7
T 47300 44300 5 10 0 0 0 0 1
footprint=HEADER16_2
}
C 47900 43600 1 0 0 gnd-1.sym
C 47800 48000 1 0 0 3.3V-plus-1.sym
N 48000 48000 48000 47900 4
N 46700 47900 49300 47900 4
N 47100 46900 47100 47900 4
N 47100 47300 47300 47300 4
N 47100 46900 47300 46900 4
N 48900 46900 48900 47900 4
N 48700 47300 48900 47300 4
N 48700 46900 48900 46900 4
N 48000 43900 48000 44000 4
N 47100 44000 48900 44000 4
N 48900 44000 48900 44900 4
N 48900 44500 48700 44500 4
N 48900 44900 48700 44900 4
N 47100 44000 47100 44900 4
N 47100 44500 47300 44500 4
N 47300 44900 47100 44900 4
C 49400 46800 1 90 0 resistor-1.sym
{
T 49000 47100 5 10 0 0 90 0 1
device=RESISTOR
T 49400 46800 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 49600 46800 5 10 1 1 90 0 1
refdes=R6
T 49600 47200 5 10 1 1 90 0 1
value=2.2k Ω
}
C 46800 46800 1 90 0 resistor-1.sym
{
T 46400 47100 5 10 0 0 90 0 1
device=RESISTOR
T 46800 46800 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 47000 46700 5 10 1 1 90 0 1
refdes=R120
T 47000 47200 5 10 1 1 90 0 1
value=2.2k Ω
}
N 47300 46500 46500 46500 4
N 46700 46800 46700 46500 4
N 46700 47700 46700 47900 4
N 49300 47700 49300 47900 4
N 49300 46800 49300 46500 4
N 48700 46500 49500 46500 4
C 47100 45800 1 180 0 io-1.sym
{
T 45900 45600 5 10 0 1 0 0 1
net=PL4B:1
T 46900 45200 5 10 0 0 180 0 1
device=none
T 45800 45700 5 10 1 1 0 1 1
value=PL4B
}
C 48900 45600 1 0 0 io-1.sym
{
T 50100 45800 5 10 0 1 180 0 1
net=PL8B:1
T 49100 46200 5 10 0 0 0 0 1
device=none
T 50200 45700 5 10 1 1 180 1 1
value=PL8B
}
N 48900 46100 48700 46100 4
N 48900 45700 48700 45700 4
N 48900 45300 48700 45300 4
N 47100 45300 47300 45300 4
N 47100 45700 47300 45700 4
N 47100 46100 47300 46100 4
C 47100 45400 1 180 0 io-1.sym
{
T 45900 45200 5 10 0 1 0 0 1
net=PL4A:1
T 46900 44800 5 10 0 0 180 0 1
device=none
T 45800 45300 5 10 1 1 0 1 1
value=PL4A
}
C 47100 46200 1 180 0 io-1.sym
{
T 45900 46000 5 10 0 1 0 0 1
net=PL4C:1
T 46900 45600 5 10 0 0 180 0 1
device=none
T 45800 46100 5 10 1 1 0 1 1
value=PL4C
}
C 48900 45200 1 0 0 io-1.sym
{
T 50100 45400 5 10 0 1 180 0 1
net=PL8A:1
T 49100 45800 5 10 0 0 0 0 1
device=none
T 50200 45300 5 10 1 1 180 1 1
value=PL8A
}
C 48900 46000 1 0 0 io-1.sym
{
T 50100 46200 5 10 0 1 180 0 1
net=PL8C:1
T 49100 46600 5 10 0 0 0 0 1
device=none
T 50200 46100 5 10 1 1 180 1 1
value=PL8C
}
C 49500 46400 1 0 0 io-1.sym
{
T 50700 46600 5 10 0 1 180 0 1
net=SDA:1
T 49700 47000 5 10 0 0 0 0 1
device=none
T 50700 46500 5 10 1 1 180 1 1
value=SDA
}
C 46500 46600 1 180 0 io-1.sym
{
T 45300 46400 5 10 0 1 0 0 1
net=SCL:1
T 46300 46000 5 10 0 0 180 0 1
device=none
T 45300 46500 5 10 1 1 0 1 1
value=SCL
}
