INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/impl/timing/xsim/Sim_Add_Sub_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sim_1/new/Sim_Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim_Add_Sub
