{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 50 -defaultsOSRD
preplace port uart_rtl -pg 1 -y 490 -defaultsOSRD
preplace port reset_rtl -pg 1 -y 840 -defaultsOSRD
preplace port sysclk -pg 1 -y 900 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 70 -defaultsOSRD
preplace portBus o_cts -pg 1 -y 540 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 120 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -y 270 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -y 540 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -y 600 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -y 250 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 6 -y 340 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 230 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 590 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 750 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 500 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 860 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -y 270 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 900 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 640 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -y 70 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 9 1 NJ
preplace netloc axi_intc_0_interrupt 1 3 1 N
preplace netloc axi_cdma_0_M_AXI 1 6 1 2320
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 2 1860 240 NJ
preplace netloc axi_uartlite_0_interrupt 1 1 6 250 490 NJ 490 NJ 490 1520J 500 1830J 570 2270
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 NJ
preplace netloc microblaze_0_Clk 1 1 7 230 770 650 820 1000 540 1540 480 1850 250 2300 140 2610
preplace netloc axi_smc_M00_AXI 1 7 1 N
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 1840
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 670 450 NJ 450 NJ 450 1830
preplace netloc microblaze_0_M_AXI_DP 1 4 1 1500
preplace netloc microblaze_0_ilmb_1 1 4 1 N
preplace netloc mdm_1_Interrupt 1 1 3 260 500 NJ 500 980
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 1840
preplace netloc axi_cdma_0_cdma_introut 1 1 6 230 460 NJ 460 NJ 460 NJ 460 1880J 420 2270
preplace netloc axi_dma_0_s2mm_introut 1 1 6 220 10 NJ 10 NJ 10 NJ 10 1900J 230 2270
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 2320
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 3 630J 520 NJ 520 1510
preplace netloc xlconcat_0_dout 1 2 1 640
preplace netloc xlconstant_0_dout 1 9 1 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 NJ 840 NJ 840 1520
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 1870
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ
preplace netloc axi_dma_0_mm2s_introut 1 1 6 240 470 NJ 470 NJ 470 NJ 470 1910J 430 2280
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 660 680 990J 550 1530 490 1890 260 2310 150 2600
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 620J 830 1020
preplace netloc clk_wiz_1_locked 1 1 1 240
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 2290
preplace netloc axi_uartlite_0_UART 1 6 4 NJ 490 NJ 490 NJ 490 NJ
preplace netloc microblaze_0_axi_periph_M02_AXI 1 2 4 680 510 NJ 510 NJ 510 1820
preplace netloc microblaze_0_dlmb_1 1 4 1 N
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 2 1910 10 2270
preplace netloc microblaze_0_debug 1 3 1 1010
preplace netloc mdm_1_debug_sys_rst 1 1 3 260 950 NJ 950 980
preplace netloc reset_rtl_1 1 0 2 NJ 840 NJ
levelinfo -pg 1 0 120 440 830 1260 1680 2090 2460 2750 3030 3180 -top 0 -bot 960
",
}
{
   da_axi4_cnt: "15",
   da_board_cnt: "4",
   da_bram_cntlr_cnt: "1",
   da_clkrst_cnt: "1",
   da_mb_cnt: "1",
   da_ps7_cnt: "1",
}
