=FunctionName: main
=result: 1
=cg_with_asm_annotation
=cg_with_backtracker
=cg_with_rank
=corr_graph main.A1
=src_tfg
=TFG_LLVM src.llvm.main:
=TFG:
=Nodes: L0%0%1 E0%0%1
=Edges:
L0%0%1 => E0%0%1
=graph done
=Node outputs: E0%0%1
=Output: llvm-%ret-reg
1 : input.src.llvm-%i : BV:32
=Output: heap
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : memlabel-mem-heap : MEMLABEL
3 : memmask(1, 2) : ARRAY[BV:32 -> BV:8]
=Output: llvm-indir_tgt
1 : retaddr_const : BV:32
=Node outputs done for E0%0%1
=input_outputs done
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=StartState:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
=state_end

=Global assumes
=global assume predicate_set done
=Edge: L0%0%1 => E0%0%1
=Edge.EdgeCond: 
1 : 1 : BOOL
=Edge.StateTo: 
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%i.poison
1 : 0 : BOOL
2 : or(1, 1) : BOOL
=src.llvm-%i
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%hidden-reg
1 : input.src.llvm-%hidden-reg : BV:32
2 : input.src.llvm-callee-save.0 : BV:32
3 : bvxor(1, 2) : BV:32
4 : input.src.llvm-callee-save.1 : BV:32
5 : bvxor(3, 4) : BV:32
6 : input.src.llvm-callee-save.2 : BV:32
7 : bvxor(5, 6) : BV:32
8 : input.src.llvm-callee-save.3 : BV:32
9 : bvxor(7, 8) : BV:32
=src.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=Edge.Assumes.begin:
=Edge.Assumes.end
=Edge.te_comment
0:-1:(((start_pc_edge*  %i = mul i32 undef, 2)*  %i = mul i32 undef, 2)*  ret i32 %i)
tfg_edge_comment end

=graph_with_predicates_done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>L0%1%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%1=>L0%1%100003
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%100003=>L0%2%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%2%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>L0%1%1
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>E0%0%1
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%i.poison
1 : 0 : BOOL
=src.llvm-%i
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%hidden-reg
1 : input.src.llvm-%hidden-reg : BV:32
2 : input.src.llvm-callee-save.0 : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=src.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%1=>L0%1%100003
=src.llvm-%i.poison
1 : 0 : BOOL
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%100003=>L0%2%1
=src.llvm-%i
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%2%1=>E0%0%1
=llvm-%ret-reg
1 : input.src.llvm-%i : BV:32
=src.llvm-%hidden-reg
1 : input.src.llvm-callee-save.0 : BV:32
2 : input.src.llvm-%hidden-reg : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=src.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1001
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1002
1 : input.src.llvm-%hidden-reg : BV:32
2 : input.src.llvm-callee-save.0 : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1003
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1004
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1005
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 for loc_id 1004
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 for loc_id 1003
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1001
1 : input.src.llvm-%i : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1002
1 : input.src.llvm-callee-save.0 : BV:32
2 : input.src.llvm-%hidden-reg : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1005
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map done
=graph_with_simplified_assets done

=Locs in src.llvm.main
=Loc 1001 in src.llvm.main.
LLVMVAR
llvm-%ret-reg
1 : input.llvm-%ret-reg : BV:32
=Loc 1002 in src.llvm.main.
LLVMVAR
src.llvm-%hidden-reg
1 : input.src.llvm-%hidden-reg : BV:32
=Loc 1003 in src.llvm.main.
LLVMVAR
src.llvm-%i
1 : input.src.llvm-%i : BV:32
=Loc 1004 in src.llvm.main.
LLVMVAR
src.llvm-%i.poison
1 : input.src.llvm-%i.poison : BOOL
=Loc 1005 in src.llvm.main.
LLVMVAR
src.llvm-indir_tgt
1 : input.src.llvm-indir_tgt : BV:32
=Loc 1006 in src.llvm.main.
MASKED
=memname
src.llvm-mem
=memlabel
memlabel-mem-heap
=Loc 1007 in src.llvm.main.
MASKED
=memname
src.llvm-mem
=memlabel
memlabel-mem-esp

=Alias analysis results in src.llvm.main
=Alias analysis result in src.llvm.main at L0%0%1
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1001 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1002 (input.src.llvm-%hidden-reg)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1003 (input.src.llvm-%i)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1004 (input.src.llvm-%i.poison)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1005 (input.src.llvm-indir_tgt)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1006 (memmask(input.src.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1007 (memmask(input.src.llvm-mem, memlabel-mem-esp))
nullptr
=Alias analysis result in src.llvm.main at E0%0%1
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1001 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1002 (input.src.llvm-%hidden-reg)
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1003 (input.src.llvm-%i)
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1004 (input.src.llvm-%i.poison)
lr_status
lr_status_linearly_related(; )
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1005 (input.src.llvm-indir_tgt)
lr_status
lr_status_bottom(; memlabel-mem-heap, )
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1006 (memmask(input.src.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1007 (memmask(input.src.llvm-mem, memlabel-mem-esp))
nullptr

=Liveness in src.llvm.main
=live locs at L0%0%1
1006
=live locs at E0%0%1
1003, 1006

=Available expressions in src.llvm.main
=available expressions at L0%0%1 in src.llvm.main
=avail_exprs begin
=avail_exprs end
=available expressions at E0%0%1 in src.llvm.main
=avail_exprs begin
=loc 1001
=from_expr
17410 : input.llvm-%ret-reg : BV:32
=to_expr
17390 : input.src.llvm-%i : BV:32
=loc 1004
=from_expr
17411 : input.src.llvm-%i.poison : BOOL
=to_expr
17395 : 0 : BOOL
=loc 1005
=from_expr
17412 : input.src.llvm-indir_tgt : BV:32
=to_expr
17387 : retaddr_const : BV:32
=avail_exprs end

=sprel_maps in src.llvm.main
=sprel_map at L0%0%1 in src.llvm.main
=sprel_map at E0%0%1 in src.llvm.main
=loc 1004
17395 : 0 : BOOL
=loc 1005
17387 : retaddr_const : BV:32
=graph_with_aliasing_done
=Memlabel assertions empty
=Memlabel assertions done
=graph_with_proofs done
=graph_with_ce done
=Invariant state at node L0%0%1:
=pc L0%0%1 invariant_state
is_top 0
is_stable 1
=pc L0%0%1 invariant_state done
=Invariant state at node E0%0%1:
=pc E0%0%1 invariant_state
is_top 0
is_stable 1
=pc E0%0%1 invariant_state done
=graph_with_guessing done
=String-contents:
=Nextpc-map:
=TFGdone
=suffixpaths for src.llvm.main
=suffixpath_at_L0%0%1 for src.llvm.main
=suffixpath_at_L0%0%1.graph_edge_composition
(epsilon)
=suffixpath_at_E0%0%1 for src.llvm.main
=suffixpath_at_E0%0%1.graph_edge_composition
(L0%0%1=>E0%0%1)
=suffixpaths for src.llvm.main done
=PC_to_linename:
=PC_to_linename done
=PC_to_column_name:
=PC_to_column_name done
=PC_to_line_and_column:
=PC_to_line_and_column done
=SourceToLLVMVarnames:
=SourceToLLVMVarnames done
=InputLLVMToSourceVarnames:
input.llvm-%ret-reg : E0%0%1 : input.src.llvm-%i
input.src.llvm-%i.poison : L0%1%100003 : false
input.src.llvm-indir_tgt : E0%0%1 : return-address
=InputLLVMToSourceVarnames done
=PotentialSCEVRelations:
=PotentialSCEVRelations done
=TFG_LLVM_done
=dst_tfg
=TFG_LLVM dst.llvm.main.dst:
=TFG:
=Nodes: L0%0%1 E0%0%1
=Edges:
L0%0%1 => E0%0%1
=graph done
=Node outputs: E0%0%1
=Output: llvm-%ret-reg
1 : input.dst.llvm-%i : BV:32
=Output: heap
1 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : memlabel-mem-heap : MEMLABEL
3 : memmask(1, 2) : ARRAY[BV:32 -> BV:8]
=Output: llvm-indir_tgt
1 : retaddr_const : BV:32
=Node outputs done for E0%0%1
=input_outputs done
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=StartState:
=dst.llvm-mem
1 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
=state_end

=Global assumes
=global assume predicate_set done
=Edge: L0%0%1 => E0%0%1
=Edge.EdgeCond: 
1 : 1 : BOOL
=Edge.StateTo: 
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%i.poison
1 : 0 : BOOL
2 : or(1, 1) : BOOL
=dst.llvm-%i
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%hidden-reg
1 : input.dst.llvm-%hidden-reg : BV:32
2 : input.dst.llvm-callee-save.0 : BV:32
3 : bvxor(1, 2) : BV:32
4 : input.dst.llvm-callee-save.1 : BV:32
5 : bvxor(3, 4) : BV:32
6 : input.dst.llvm-callee-save.2 : BV:32
7 : bvxor(5, 6) : BV:32
8 : input.dst.llvm-callee-save.3 : BV:32
9 : bvxor(7, 8) : BV:32
=dst.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=Edge.Assumes.begin:
=Edge.Assumes.end
=Edge.te_comment
0:-1:(((start_pc_edge*  %i = add i32 undef, undef)*  %i = add i32 undef, undef)*  ret i32 %i)
tfg_edge_comment end

=graph_with_predicates_done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>L0%1%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%1=>L0%1%100003
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%100003=>L0%2%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%2%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>L0%1%1
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>E0%0%1
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%i.poison
1 : 0 : BOOL
=dst.llvm-%i
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%hidden-reg
1 : input.dst.llvm-%hidden-reg : BV:32
2 : input.dst.llvm-callee-save.0 : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=dst.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%1=>L0%1%100003
=dst.llvm-%i.poison
1 : 0 : BOOL
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%100003=>L0%2%1
=dst.llvm-%i
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%2%1=>E0%0%1
=llvm-%ret-reg
1 : input.dst.llvm-%i : BV:32
=dst.llvm-%hidden-reg
1 : input.dst.llvm-callee-save.0 : BV:32
2 : input.dst.llvm-%hidden-reg : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=dst.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1001
1 : input.dst.llvm-%hidden-reg : BV:32
2 : input.dst.llvm-callee-save.0 : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1002
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1003
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1004
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1005
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 for loc_id 1003
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 for loc_id 1002
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1001
1 : input.dst.llvm-callee-save.0 : BV:32
2 : input.dst.llvm-%hidden-reg : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1004
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1005
1 : input.dst.llvm-%i : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map done
=graph_with_simplified_assets done

=Locs in dst.llvm.main.dst
=Loc 1001 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-%hidden-reg
1 : input.dst.llvm-%hidden-reg : BV:32
=Loc 1002 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-%i
1 : input.dst.llvm-%i : BV:32
=Loc 1003 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-%i.poison
1 : input.dst.llvm-%i.poison : BOOL
=Loc 1004 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-indir_tgt
1 : input.dst.llvm-indir_tgt : BV:32
=Loc 1005 in dst.llvm.main.dst.
LLVMVAR
llvm-%ret-reg
1 : input.llvm-%ret-reg : BV:32
=Loc 1006 in dst.llvm.main.dst.
MASKED
=memname
dst.llvm-mem
=memlabel
memlabel-mem-heap
=Loc 1007 in dst.llvm.main.dst.
MASKED
=memname
dst.llvm-mem
=memlabel
memlabel-mem-esp

=Alias analysis results in dst.llvm.main.dst
=Alias analysis result in dst.llvm.main.dst at L0%0%1
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1001 (input.dst.llvm-%hidden-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1002 (input.dst.llvm-%i)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1003 (input.dst.llvm-%i.poison)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1004 (input.dst.llvm-indir_tgt)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1005 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1006 (memmask(input.dst.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1007 (memmask(input.dst.llvm-mem, memlabel-mem-esp))
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1001 (input.dst.llvm-%hidden-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1002 (input.dst.llvm-%i)
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1003 (input.dst.llvm-%i.poison)
lr_status
lr_status_linearly_related(; )
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1004 (input.dst.llvm-indir_tgt)
lr_status
lr_status_bottom(; memlabel-mem-heap, )
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1005 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1006 (memmask(input.dst.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1007 (memmask(input.dst.llvm-mem, memlabel-mem-esp))
nullptr

=Liveness in dst.llvm.main.dst
=live locs at L0%0%1
1006
=live locs at E0%0%1
1002, 1006

=Available expressions in dst.llvm.main.dst
=available expressions at L0%0%1 in dst.llvm.main.dst
=avail_exprs begin
=avail_exprs end
=available expressions at E0%0%1 in dst.llvm.main.dst
=avail_exprs begin
=loc 1003
=from_expr
17430 : input.dst.llvm-%i.poison : BOOL
=to_expr
17395 : 0 : BOOL
=loc 1004
=from_expr
17431 : input.dst.llvm-indir_tgt : BV:32
=to_expr
17387 : retaddr_const : BV:32
=avail_exprs end

=sprel_maps in dst.llvm.main.dst
=sprel_map at L0%0%1 in dst.llvm.main.dst
=sprel_map at E0%0%1 in dst.llvm.main.dst
=loc 1003
17395 : 0 : BOOL
=loc 1004
17387 : retaddr_const : BV:32
=graph_with_aliasing_done
=Memlabel assertions empty
=Memlabel assertions done
=graph_with_proofs done
=graph_with_ce done
=Invariant state at node L0%0%1:
=pc L0%0%1 invariant_state
is_top 0
is_stable 1
=pc L0%0%1 invariant_state done
=Invariant state at node E0%0%1:
=pc E0%0%1 invariant_state
is_top 0
is_stable 1
=pc E0%0%1 invariant_state done
=graph_with_guessing done
=String-contents:
=Nextpc-map:
=TFGdone
=suffixpaths for dst.llvm.main.dst
=suffixpath_at_L0%0%1 for dst.llvm.main.dst
=suffixpath_at_L0%0%1.graph_edge_composition
(epsilon)
=suffixpath_at_E0%0%1 for dst.llvm.main.dst
=suffixpath_at_E0%0%1.graph_edge_composition
(L0%0%1=>E0%0%1)
=suffixpaths for dst.llvm.main.dst done
=PC_to_linename:
=PC_to_linename done
=PC_to_column_name:
=PC_to_column_name done
=PC_to_line_and_column:
=PC_to_line_and_column done
=SourceToLLVMVarnames:
=SourceToLLVMVarnames done
=InputLLVMToSourceVarnames:
input.dst.llvm-%i.poison : L0%1%100003 : false
input.dst.llvm-indir_tgt : E0%0%1 : return-address
=InputLLVMToSourceVarnames done
=PotentialSCEVRelations:
=PotentialSCEVRelations done
=TFG_LLVM_done
=eqcheck_info
=eqcheck
=proof_filename eq.proof.main
=function_name main
=fixed_reg_mappings begin
0 : 0 : 0
0 : 4 : 4
=fixed_reg_mappings end
=rodata_map begin
=rodata_map end
=dst_iseq
=dst_iseq done
=dst_insn_pcs
=dst_insn_pcs done
=asm_filename NONE
=xml_output_format text-color
=eqcheck done
=graph_with_guessing
=Nodes: L0%0%1_L0%0%1 E0%0%1_E0%0%1
=Edges:
L0%0%1_L0%0%1 => E0%0%1_E0%0%1
=graph done
=Node outputs: E0%0%1_E0%0%1
=Node outputs done for E0%0%1_E0%0%1
=input_outputs done
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=StartState:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
=dst.llvm-mem
1 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
=state_end

=Global assumes
=global assume predicate_set done
=Edge: L0%0%1_L0%0%1 => E0%0%1_E0%0%1
=Edge.src_tfg_full_pathset
=Edge.src_tfg_full_pathset.ec from L0%0%1 to E0%0%1 at unroll 1 delta 1
=Edge.src_tfg_full_pathset.graph_edge_composition
(L0%0%1=>E0%0%1)
=Edge.src_tfg_full_pathset done
=Edge.dst_tfg_full_pathset
=Edge.dst_tfg_full_pathset.ec from L0%0%1 to E0%0%1 at unroll 1 delta 1
=Edge.dst_tfg_full_pathset.graph_edge_composition
(L0%0%1=>E0%0%1)
=Edge.dst_tfg_full_pathset done

=graph_with_predicates_done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets.loc_to_expr_map done
=graph_with_simplified_assets done

=Locs in main.A1

=Alias analysis results in main.A1
=Alias analysis result in main.A1 at L0%0%1_L0%0%1
=Alias analysis result in main.A1 at E0%0%1_E0%0%1

=Liveness in main.A1
=live locs at L0%0%1_L0%0%1

=live locs at E0%0%1_E0%0%1


=Available expressions in main.A1

=sprel_maps in main.A1
=sprel_map at L0%0%1_L0%0%1 in main.A1
=sprel_map at E0%0%1_E0%0%1 in main.A1
=graph_with_aliasing_done
=Memlabel assertions
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=graph_arg_regs
=graph_arg_regs done
=rodata_map begin
=rodata_map end
=assertion
1 : memlabel-mem-esp_begin : BV:32
2 : memlabel-mem-esp_end : BV:32
3 : bvule(1, 2) : BOOL
4 : stack.size : BV:32
5 : 4294967295 { -1 } : BV:32
6 : bvadd(4, 5) : BV:32
7 : bvadd(1, 6) : BV:32
8 : eq(2, 7) : BOOL
9 : and(3, 8) : BOOL
10 : 0 : BV:32
11 : bvugt(4, 10) : BOOL
12 : and(9, 11) : BOOL
13 : 1048576 : BV:32
14 : bvadd(1, 13) : BV:32
15 : bvule(1, 14) : BOOL
16 : input.dst.esp.L0%0%1 : BV:32
17 : bvule(14, 16) : BOOL
18 : and(15, 17) : BOOL
19 : 3 : BV:32
20 : bvadd(16, 19) : BV:32
21 : bvule(16, 20) : BOOL
22 : bvule(20, 2) : BOOL
23 : and(21, 22) : BOOL
24 : and(18, 23) : BOOL
25 : and(12, 24) : BOOL
26 : 4294963200 { -4096 } : BV:32
27 : bvand(1, 26) : BV:32
28 : eq(27, 1) : BOOL
29 : 1 : BV:32
30 : bvadd(2, 29) : BV:32
31 : bvand(30, 26) : BV:32
32 : eq(31, 30) : BOOL
33 : and(28, 32) : BOOL
34 : and(25, 33) : BOOL
=concrete_assertion_submap

=use_concrete_assertion : 0
=Memlabel assertions done
=graph_with_proofs done
=counterexamples at pc L0%0%1_L0%0%1
=pc L0%0%1_L0%0%1 nodece 0
=pc L0%0%1_L0%0%1 nodece 0 nodece_graphce graphce.num0.num_edges_traversed0
=graphce counterexample at pc L0%0%1_L0%0%1, graphce.num0
=counter_example_begin 37deeaf1e1ed6ed396bb938fb7da5c
=retaddr_const
1 : 0 : BV:32
=input.dst.esp.L0%0%1
1 : 4294965244 { -2052 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=llvm-undef
1 : 0 : BV:32
=input.src.llvm-%hidden-reg
1 : 0 : BV:32
=input.src.llvm-callee-save.0
1 : 0 : BV:32
=input.src.llvm-callee-save.1
1 : 0 : BV:32
=input.src.llvm-callee-save.2
1 : 0 : BV:32
=input.src.llvm-callee-save.3
1 : 0 : BV:32
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-%hidden-reg
1 : 0 : BV:32
=input.dst.llvm-callee-save.0
1 : 0 : BV:32
=input.dst.llvm-callee-save.1
1 : 0 : BV:32
=input.dst.llvm-callee-save.2
1 : 0 : BV:32
=input.dst.llvm-callee-save.3
1 : 0 : BV:32
=memlabel-mem-esp_begin
1 : 4096 : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 4294963200 { -4096 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
3323776219
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 0 nodece_path
=pc L0%0%1_L0%0%1 nodece 0 nodece_path.graph_edge_composition
(epsilon)
=pc L0%0%1_L0%0%1 nodece 0 nodece_cached_counterexample
=counter_example_begin 3d3a4bd67b28452dfbb7311e328d169
=input.dst.esp.L0%0%1
1 : 4294965244 { -2052 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=memlabel-mem-esp_begin
1 : 4096 : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 4294963200 { -4096 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
3323776219
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 0 num_edges_traversed 0
=pc L0%0%1_L0%0%1 nodece 1
=pc L0%0%1_L0%0%1 nodece 1 nodece_graphce graphce.num1.num_edges_traversed0
=graphce counterexample at pc L0%0%1_L0%0%1, graphce.num1
=counter_example_begin 1988a5fa3cd6f94cbee053bb8ac838c2
=retaddr_const
1 : 0 : BV:32
=input.dst.esp.L0%0%1
1 : 8388610 : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=llvm-undef
1 : 0 : BV:32
=input.src.llvm-%hidden-reg
1 : 0 : BV:32
=input.src.llvm-callee-save.0
1 : 0 : BV:32
=input.src.llvm-callee-save.1
1 : 0 : BV:32
=input.src.llvm-callee-save.2
1 : 0 : BV:32
=input.src.llvm-callee-save.3
1 : 0 : BV:32
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-%hidden-reg
1 : 0 : BV:32
=input.dst.llvm-callee-save.0
1 : 0 : BV:32
=input.dst.llvm-callee-save.1
1 : 0 : BV:32
=input.dst.llvm-callee-save.2
1 : 0 : BV:32
=input.dst.llvm-callee-save.3
1 : 0 : BV:32
=memlabel-mem-esp_begin
1 : 0 : BV:32
=memlabel-mem-esp_end
1 : 4294049791 { -917505 } : BV:32
=stack.size
1 : 4294049792 { -917504 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
2032656889
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 1 nodece_path
=pc L0%0%1_L0%0%1 nodece 1 nodece_path.graph_edge_composition
(epsilon)
=pc L0%0%1_L0%0%1 nodece 1 nodece_cached_counterexample
=counter_example_begin f4f18336fba28b4714ccddbee64b69a0
=input.dst.esp.L0%0%1
1 : 8388610 : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=memlabel-mem-esp_begin
1 : 0 : BV:32
=memlabel-mem-esp_end
1 : 4294049791 { -917505 } : BV:32
=stack.size
1 : 4294049792 { -917504 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
2032656889
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 1 num_edges_traversed 0
=pc L0%0%1_L0%0%1 nodece 2
=pc L0%0%1_L0%0%1 nodece 2 nodece_graphce graphce.num2.num_edges_traversed0
=graphce counterexample at pc L0%0%1_L0%0%1, graphce.num2
=counter_example_begin 56a4c5039e8a38291f2e232a3927ea1
=retaddr_const
1 : 0 : BV:32
=input.dst.esp.L0%0%1
1 : 3221225472 { -1073741824 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=llvm-undef
1 : 0 : BV:32
=input.src.llvm-%hidden-reg
1 : 0 : BV:32
=input.src.llvm-callee-save.0
1 : 0 : BV:32
=input.src.llvm-callee-save.1
1 : 0 : BV:32
=input.src.llvm-callee-save.2
1 : 0 : BV:32
=input.src.llvm-callee-save.3
1 : 0 : BV:32
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-%hidden-reg
1 : 0 : BV:32
=input.dst.llvm-callee-save.0
1 : 0 : BV:32
=input.dst.llvm-callee-save.1
1 : 0 : BV:32
=input.dst.llvm-callee-save.2
1 : 0 : BV:32
=input.dst.llvm-callee-save.3
1 : 0 : BV:32
=memlabel-mem-esp_begin
1 : 2147483648 { -2147483648 } : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 2147483648 { -2147483648 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
1929904615
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 2 nodece_path
=pc L0%0%1_L0%0%1 nodece 2 nodece_path.graph_edge_composition
(epsilon)
=pc L0%0%1_L0%0%1 nodece 2 nodece_cached_counterexample
=counter_example_begin 252bba3fb1d9f414ea17ca8f29239
=input.dst.esp.L0%0%1
1 : 3221225472 { -1073741824 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=memlabel-mem-esp_begin
1 : 2147483648 { -2147483648 } : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 2147483648 { -2147483648 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
1929904615
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 2 num_edges_traversed 0
=graph_with_ce done
=Invariant state at node L0%0%1_L0%0%1:
=pc L0%0%1_L0%0%1 invariant_state
is_top 0
is_stable 1
=pc L0%0%1_L0%0%1 invariant_state done
=Invariant state at node E0%0%1_E0%0%1:
=pc E0%0%1_E0%0%1 invariant_state
is_top 0
is_stable 1
=pc E0%0%1_E0%0%1 invariant_state done
=graph_with_guessing done
=graph_with_correctness_covers begin
=Correctness covers
=graph_with_correctness_covers done
=start_pc_preconditions
=start_pc_precondition.0
=Comment
precond-memmask-memlabel-mem-heap
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
3 : memlabel-mem-heap : MEMLABEL
4 : memmasks_are_equal(1, 2, 3) : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=exit_pc_asserts at E0%0%1_E0%0%1
=exit_pc_assert.0 at E0%0%1_E0%0%1
=Comment
precond-memmask-memlabel-mem-heap
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
3 : memlabel-mem-heap : MEMLABEL
4 : memmasks_are_equal(1, 2, 3) : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=exit_pc_assert.0 at E0%0%1_E0%0%1
=Comment
exit.llvm-indir_tgt
=LocalSprelAssumptions:
=LhsExpr
1 : retaddr_const : BV:32
=RhsExpr
1 : retaddr_const : BV:32
=predicate done
=exit_pc_assert.0 at E0%0%1_E0%0%1
=Comment
exit.llvm-%ret-reg
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-%i : BV:32
=RhsExpr
1 : input.dst.llvm-%i : BV:32
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 edge well-formedness condition
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
compute_well_formedness_conditions_for_edge.from_pcL0%0%1_L0%0%1.to_pcE0%0%1_E0%0%1
=LocalSprelAssumptions:
=LhsExpr
1 : 1 : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path.graph_edge_composition
(L0%0%1_L0%0%1=>E0%0%1_E0%0%1)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
exit.llvm-%ret-reg
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-%i : BV:32
=RhsExpr
1 : input.dst.llvm-%i : BV:32
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
exit.llvm-indir_tgt
=LocalSprelAssumptions:
=LhsExpr
1 : retaddr_const : BV:32
=RhsExpr
1 : retaddr_const : BV:32
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
precond-memmask-memlabel-mem-heap
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
3 : memlabel-mem-heap : MEMLABEL
4 : memmasks_are_equal(1, 2, 3) : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 edge well-formedness condition done
=corr_graph_done
=bv_rank_map
=bv_rank at L0%0%1_L0%0%1
m_dst_rank: 0, m_src_rank: 0
=cg_with_rank done
=cg_with_backtracker done
=asm filename

=cg_with_asm_annotation done
=FunctionName: main
=result: 1
=cg_with_asm_annotation
=cg_with_backtracker
=cg_with_rank
=corr_graph main.A1
=src_tfg
=TFG_LLVM src.llvm.main:
=TFG:
=Nodes: L0%0%1 E0%0%1
=Edges:
L0%0%1 => E0%0%1
=graph done
=Node outputs: E0%0%1
=Output: llvm-%ret-reg
1 : input.src.llvm-%i : BV:32
=Output: heap
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : memlabel-mem-heap : MEMLABEL
3 : memmask(1, 2) : ARRAY[BV:32 -> BV:8]
=Output: llvm-indir_tgt
1 : retaddr_const : BV:32
=Node outputs done for E0%0%1
=input_outputs done
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=StartState:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
=state_end

=Global assumes
=global assume predicate_set done
=Edge: L0%0%1 => E0%0%1
=Edge.EdgeCond: 
1 : 1 : BOOL
=Edge.StateTo: 
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%i.poison
1 : 0 : BOOL
2 : or(1, 1) : BOOL
=src.llvm-%i
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%hidden-reg
1 : input.src.llvm-%hidden-reg : BV:32
2 : input.src.llvm-callee-save.0 : BV:32
3 : bvxor(1, 2) : BV:32
4 : input.src.llvm-callee-save.1 : BV:32
5 : bvxor(3, 4) : BV:32
6 : input.src.llvm-callee-save.2 : BV:32
7 : bvxor(5, 6) : BV:32
8 : input.src.llvm-callee-save.3 : BV:32
9 : bvxor(7, 8) : BV:32
=src.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=Edge.Assumes.begin:
=Edge.Assumes.end
=Edge.te_comment
0:-1:(((start_pc_edge*  %i = mul i32 undef, 2)*  %i = mul i32 undef, 2)*  ret i32 %i)
tfg_edge_comment end

=graph_with_predicates_done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>L0%1%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%1=>L0%1%100003
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%100003=>L0%2%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%2%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>L0%1%1
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>E0%0%1
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%i.poison
1 : 0 : BOOL
=src.llvm-%i
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=src.llvm-%hidden-reg
1 : input.src.llvm-%hidden-reg : BV:32
2 : input.src.llvm-callee-save.0 : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=src.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%1=>L0%1%100003
=src.llvm-%i.poison
1 : 0 : BOOL
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%100003=>L0%2%1
=src.llvm-%i
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%2%1=>E0%0%1
=llvm-%ret-reg
1 : input.src.llvm-%i : BV:32
=src.llvm-%hidden-reg
1 : input.src.llvm-callee-save.0 : BV:32
2 : input.src.llvm-%hidden-reg : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=src.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1001
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1002
1 : input.src.llvm-%hidden-reg : BV:32
2 : input.src.llvm-callee-save.0 : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1003
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1004
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1005
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 for loc_id 1004
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 for loc_id 1003
1 : llvm-undef : BV:32
2 : 2 : BV:32
3 : bvmul(1, 2) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1001
1 : input.src.llvm-%i : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1002
1 : input.src.llvm-callee-save.0 : BV:32
2 : input.src.llvm-%hidden-reg : BV:32
3 : input.src.llvm-callee-save.1 : BV:32
4 : input.src.llvm-callee-save.2 : BV:32
5 : input.src.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1005
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map done
=graph_with_simplified_assets done

=Locs in src.llvm.main
=Loc 1001 in src.llvm.main.
LLVMVAR
llvm-%ret-reg
1 : input.llvm-%ret-reg : BV:32
=Loc 1002 in src.llvm.main.
LLVMVAR
src.llvm-%hidden-reg
1 : input.src.llvm-%hidden-reg : BV:32
=Loc 1003 in src.llvm.main.
LLVMVAR
src.llvm-%i
1 : input.src.llvm-%i : BV:32
=Loc 1004 in src.llvm.main.
LLVMVAR
src.llvm-%i.poison
1 : input.src.llvm-%i.poison : BOOL
=Loc 1005 in src.llvm.main.
LLVMVAR
src.llvm-indir_tgt
1 : input.src.llvm-indir_tgt : BV:32
=Loc 1006 in src.llvm.main.
MASKED
=memname
src.llvm-mem
=memlabel
memlabel-mem-heap
=Loc 1007 in src.llvm.main.
MASKED
=memname
src.llvm-mem
=memlabel
memlabel-mem-esp

=Alias analysis results in src.llvm.main
=Alias analysis result in src.llvm.main at L0%0%1
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1001 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1002 (input.src.llvm-%hidden-reg)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1003 (input.src.llvm-%i)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1004 (input.src.llvm-%i.poison)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1005 (input.src.llvm-indir_tgt)
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1006 (memmask(input.src.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in src.llvm.main at L0%0%1 for loc 1007 (memmask(input.src.llvm-mem, memlabel-mem-esp))
nullptr
=Alias analysis result in src.llvm.main at E0%0%1
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1001 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1002 (input.src.llvm-%hidden-reg)
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1003 (input.src.llvm-%i)
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1004 (input.src.llvm-%i.poison)
lr_status
lr_status_linearly_related(; )
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1005 (input.src.llvm-indir_tgt)
lr_status
lr_status_bottom(; memlabel-mem-heap, )
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1006 (memmask(input.src.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in src.llvm.main at E0%0%1 for loc 1007 (memmask(input.src.llvm-mem, memlabel-mem-esp))
nullptr

=Liveness in src.llvm.main
=live locs at L0%0%1
1006
=live locs at E0%0%1
1003, 1006

=Available expressions in src.llvm.main
=available expressions at L0%0%1 in src.llvm.main
=avail_exprs begin
=avail_exprs end
=available expressions at E0%0%1 in src.llvm.main
=avail_exprs begin
=loc 1001
=from_expr
17410 : input.llvm-%ret-reg : BV:32
=to_expr
17390 : input.src.llvm-%i : BV:32
=loc 1004
=from_expr
17411 : input.src.llvm-%i.poison : BOOL
=to_expr
17395 : 0 : BOOL
=loc 1005
=from_expr
17412 : input.src.llvm-indir_tgt : BV:32
=to_expr
17387 : retaddr_const : BV:32
=avail_exprs end

=sprel_maps in src.llvm.main
=sprel_map at L0%0%1 in src.llvm.main
=sprel_map at E0%0%1 in src.llvm.main
=loc 1004
17395 : 0 : BOOL
=loc 1005
17387 : retaddr_const : BV:32
=graph_with_aliasing_done
=Memlabel assertions empty
=Memlabel assertions done
=graph_with_proofs done
=graph_with_ce done
=Invariant state at node L0%0%1:
=pc L0%0%1 invariant_state
is_top 0
is_stable 1
=pc L0%0%1 invariant_state done
=Invariant state at node E0%0%1:
=pc E0%0%1 invariant_state
is_top 0
is_stable 1
=pc E0%0%1 invariant_state done
=graph_with_guessing done
=String-contents:
=Nextpc-map:
=TFGdone
=suffixpaths for src.llvm.main
=suffixpath_at_L0%0%1 for src.llvm.main
=suffixpath_at_L0%0%1.graph_edge_composition
(epsilon)
=suffixpath_at_E0%0%1 for src.llvm.main
=suffixpath_at_E0%0%1.graph_edge_composition
(L0%0%1=>E0%0%1)
=suffixpaths for src.llvm.main done
=PC_to_linename:
=PC_to_linename done
=PC_to_column_name:
=PC_to_column_name done
=PC_to_line_and_column:
=PC_to_line_and_column done
=SourceToLLVMVarnames:
=SourceToLLVMVarnames done
=InputLLVMToSourceVarnames:
input.llvm-%ret-reg : E0%0%1 : input.src.llvm-%i
input.src.llvm-%i.poison : L0%1%100003 : false
input.src.llvm-indir_tgt : E0%0%1 : return-address
=InputLLVMToSourceVarnames done
=PotentialSCEVRelations:
=PotentialSCEVRelations done
=TFG_LLVM_done
=dst_tfg
=TFG_LLVM dst.llvm.main.dst:
=TFG:
=Nodes: L0%0%1 E0%0%1
=Edges:
L0%0%1 => E0%0%1
=graph done
=Node outputs: E0%0%1
=Output: llvm-%ret-reg
1 : input.dst.llvm-%i : BV:32
=Output: heap
1 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : memlabel-mem-heap : MEMLABEL
3 : memmask(1, 2) : ARRAY[BV:32 -> BV:8]
=Output: llvm-indir_tgt
1 : retaddr_const : BV:32
=Node outputs done for E0%0%1
=input_outputs done
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=StartState:
=dst.llvm-mem
1 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
=state_end

=Global assumes
=global assume predicate_set done
=Edge: L0%0%1 => E0%0%1
=Edge.EdgeCond: 
1 : 1 : BOOL
=Edge.StateTo: 
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%i.poison
1 : 0 : BOOL
2 : or(1, 1) : BOOL
=dst.llvm-%i
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%hidden-reg
1 : input.dst.llvm-%hidden-reg : BV:32
2 : input.dst.llvm-callee-save.0 : BV:32
3 : bvxor(1, 2) : BV:32
4 : input.dst.llvm-callee-save.1 : BV:32
5 : bvxor(3, 4) : BV:32
6 : input.dst.llvm-callee-save.2 : BV:32
7 : bvxor(5, 6) : BV:32
8 : input.dst.llvm-callee-save.3 : BV:32
9 : bvxor(7, 8) : BV:32
=dst.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=Edge.Assumes.begin:
=Edge.Assumes.end
=Edge.te_comment
0:-1:(((start_pc_edge*  %i = add i32 undef, undef)*  %i = add i32 undef, undef)*  ret i32 %i)
tfg_edge_comment end

=graph_with_predicates_done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>L0%1%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%0%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%1=>L0%1%100003
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%1%100003=>L0%2%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond at L0%2%1=>E0%0%1
1 : 1 : BOOL
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>L0%1%1
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%0%1=>E0%0%1
=llvm-%ret-reg
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%i.poison
1 : 0 : BOOL
=dst.llvm-%i
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=dst.llvm-%hidden-reg
1 : input.dst.llvm-%hidden-reg : BV:32
2 : input.dst.llvm-callee-save.0 : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=dst.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%1=>L0%1%100003
=dst.llvm-%i.poison
1 : 0 : BOOL
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%1%100003=>L0%2%1
=dst.llvm-%i
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state at L0%2%1=>E0%0%1
=llvm-%ret-reg
1 : input.dst.llvm-%i : BV:32
=dst.llvm-%hidden-reg
1 : input.dst.llvm-callee-save.0 : BV:32
2 : input.dst.llvm-%hidden-reg : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=dst.llvm-indir_tgt
1 : retaddr_const : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.simplified_assumes at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.simplified_assumes at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1
=graph_with_simplified_assets.simplified_assumes at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>L0%1%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1001
1 : input.dst.llvm-%hidden-reg : BV:32
2 : input.dst.llvm-callee-save.0 : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1002
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1003
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1004
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 for loc_id 1005
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%0%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 for loc_id 1003
1 : 0 : BOOL
=graph_with_simplified_assets.loc_to_expr_map at L0%1%1=>L0%1%100003 done
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 for loc_id 1002
1 : llvm-undef : BV:32
2 : bvadd(1, 1) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%1%100003=>L0%2%1 done
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1001
1 : input.dst.llvm-callee-save.0 : BV:32
2 : input.dst.llvm-%hidden-reg : BV:32
3 : input.dst.llvm-callee-save.1 : BV:32
4 : input.dst.llvm-callee-save.2 : BV:32
5 : input.dst.llvm-callee-save.3 : BV:32
6 : bvxor(1, 2, 3, 4, 5) : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1004
1 : retaddr_const : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 for loc_id 1005
1 : input.dst.llvm-%i : BV:32
=graph_with_simplified_assets.loc_to_expr_map at L0%2%1=>E0%0%1 done
=graph_with_simplified_assets.loc_to_expr_map done
=graph_with_simplified_assets done

=Locs in dst.llvm.main.dst
=Loc 1001 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-%hidden-reg
1 : input.dst.llvm-%hidden-reg : BV:32
=Loc 1002 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-%i
1 : input.dst.llvm-%i : BV:32
=Loc 1003 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-%i.poison
1 : input.dst.llvm-%i.poison : BOOL
=Loc 1004 in dst.llvm.main.dst.
LLVMVAR
dst.llvm-indir_tgt
1 : input.dst.llvm-indir_tgt : BV:32
=Loc 1005 in dst.llvm.main.dst.
LLVMVAR
llvm-%ret-reg
1 : input.llvm-%ret-reg : BV:32
=Loc 1006 in dst.llvm.main.dst.
MASKED
=memname
dst.llvm-mem
=memlabel
memlabel-mem-heap
=Loc 1007 in dst.llvm.main.dst.
MASKED
=memname
dst.llvm-mem
=memlabel
memlabel-mem-esp

=Alias analysis results in dst.llvm.main.dst
=Alias analysis result in dst.llvm.main.dst at L0%0%1
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1001 (input.dst.llvm-%hidden-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1002 (input.dst.llvm-%i)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1003 (input.dst.llvm-%i.poison)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1004 (input.dst.llvm-indir_tgt)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1005 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1006 (memmask(input.dst.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in dst.llvm.main.dst at L0%0%1 for loc 1007 (memmask(input.dst.llvm-mem, memlabel-mem-esp))
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1001 (input.dst.llvm-%hidden-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1002 (input.dst.llvm-%i)
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1003 (input.dst.llvm-%i.poison)
lr_status
lr_status_linearly_related(; )
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1004 (input.dst.llvm-indir_tgt)
lr_status
lr_status_bottom(; memlabel-mem-heap, )
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1005 (input.llvm-%ret-reg)
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1006 (memmask(input.dst.llvm-mem, memlabel-mem-heap))
nullptr
=Alias analysis result in dst.llvm.main.dst at E0%0%1 for loc 1007 (memmask(input.dst.llvm-mem, memlabel-mem-esp))
nullptr

=Liveness in dst.llvm.main.dst
=live locs at L0%0%1
1006
=live locs at E0%0%1
1002, 1006

=Available expressions in dst.llvm.main.dst
=available expressions at L0%0%1 in dst.llvm.main.dst
=avail_exprs begin
=avail_exprs end
=available expressions at E0%0%1 in dst.llvm.main.dst
=avail_exprs begin
=loc 1003
=from_expr
17430 : input.dst.llvm-%i.poison : BOOL
=to_expr
17395 : 0 : BOOL
=loc 1004
=from_expr
17431 : input.dst.llvm-indir_tgt : BV:32
=to_expr
17387 : retaddr_const : BV:32
=avail_exprs end

=sprel_maps in dst.llvm.main.dst
=sprel_map at L0%0%1 in dst.llvm.main.dst
=sprel_map at E0%0%1 in dst.llvm.main.dst
=loc 1003
17395 : 0 : BOOL
=loc 1004
17387 : retaddr_const : BV:32
=graph_with_aliasing_done
=Memlabel assertions empty
=Memlabel assertions done
=graph_with_proofs done
=graph_with_ce done
=Invariant state at node L0%0%1:
=pc L0%0%1 invariant_state
is_top 0
is_stable 1
=pc L0%0%1 invariant_state done
=Invariant state at node E0%0%1:
=pc E0%0%1 invariant_state
is_top 0
is_stable 1
=pc E0%0%1 invariant_state done
=graph_with_guessing done
=String-contents:
=Nextpc-map:
=TFGdone
=suffixpaths for dst.llvm.main.dst
=suffixpath_at_L0%0%1 for dst.llvm.main.dst
=suffixpath_at_L0%0%1.graph_edge_composition
(epsilon)
=suffixpath_at_E0%0%1 for dst.llvm.main.dst
=suffixpath_at_E0%0%1.graph_edge_composition
(L0%0%1=>E0%0%1)
=suffixpaths for dst.llvm.main.dst done
=PC_to_linename:
=PC_to_linename done
=PC_to_column_name:
=PC_to_column_name done
=PC_to_line_and_column:
=PC_to_line_and_column done
=SourceToLLVMVarnames:
=SourceToLLVMVarnames done
=InputLLVMToSourceVarnames:
input.dst.llvm-%i.poison : L0%1%100003 : false
input.dst.llvm-indir_tgt : E0%0%1 : return-address
=InputLLVMToSourceVarnames done
=PotentialSCEVRelations:
=PotentialSCEVRelations done
=TFG_LLVM_done
=eqcheck_info
=eqcheck
=proof_filename eq.proof.main
=function_name main
=fixed_reg_mappings begin
0 : 0 : 0
0 : 4 : 4
=fixed_reg_mappings end
=rodata_map begin
=rodata_map end
=dst_iseq
=dst_iseq done
=dst_insn_pcs
=dst_insn_pcs done
=asm_filename NONE
=xml_output_format text-color
=eqcheck done
=graph_with_guessing
=Nodes: L0%0%1_L0%0%1 E0%0%1_E0%0%1
=Edges:
L0%0%1_L0%0%1 => E0%0%1_E0%0%1
=graph done
=Node outputs: E0%0%1_E0%0%1
=Node outputs done for E0%0%1_E0%0%1
=input_outputs done
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=StartState:
=src.llvm-mem
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
=dst.llvm-mem
1 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
=state_end

=Global assumes
=global assume predicate_set done
=Edge: L0%0%1_L0%0%1 => E0%0%1_E0%0%1
=Edge.src_tfg_full_pathset
=Edge.src_tfg_full_pathset.ec from L0%0%1 to E0%0%1 at unroll 1 delta 1
=Edge.src_tfg_full_pathset.graph_edge_composition
(L0%0%1=>E0%0%1)
=Edge.src_tfg_full_pathset done
=Edge.dst_tfg_full_pathset
=Edge.dst_tfg_full_pathset.ec from L0%0%1 to E0%0%1 at unroll 1 delta 1
=Edge.dst_tfg_full_pathset.graph_edge_composition
(L0%0%1=>E0%0%1)
=Edge.dst_tfg_full_pathset done

=graph_with_predicates_done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets.loc_to_expr_map done
=graph_with_simplified_assets done

=Locs in main.A1

=Alias analysis results in main.A1
=Alias analysis result in main.A1 at L0%0%1_L0%0%1
=Alias analysis result in main.A1 at E0%0%1_E0%0%1

=Liveness in main.A1
=live locs at L0%0%1_L0%0%1

=live locs at E0%0%1_E0%0%1


=Available expressions in main.A1

=sprel_maps in main.A1
=sprel_map at L0%0%1_L0%0%1 in main.A1
=sprel_map at E0%0%1_E0%0%1 in main.A1
=graph_with_aliasing_done
=Memlabel assertions
=Symbol-map:
=Symbol-map done
=Locals-map:
=Locals-map done
=graph_arg_regs
=graph_arg_regs done
=rodata_map begin
=rodata_map end
=assertion
1 : memlabel-mem-esp_begin : BV:32
2 : memlabel-mem-esp_end : BV:32
3 : bvule(1, 2) : BOOL
4 : stack.size : BV:32
5 : 4294967295 { -1 } : BV:32
6 : bvadd(4, 5) : BV:32
7 : bvadd(1, 6) : BV:32
8 : eq(2, 7) : BOOL
9 : and(3, 8) : BOOL
10 : 0 : BV:32
11 : bvugt(4, 10) : BOOL
12 : and(9, 11) : BOOL
13 : 1048576 : BV:32
14 : bvadd(1, 13) : BV:32
15 : bvule(1, 14) : BOOL
16 : input.dst.esp.L0%0%1 : BV:32
17 : bvule(14, 16) : BOOL
18 : and(15, 17) : BOOL
19 : 3 : BV:32
20 : bvadd(16, 19) : BV:32
21 : bvule(16, 20) : BOOL
22 : bvule(20, 2) : BOOL
23 : and(21, 22) : BOOL
24 : and(18, 23) : BOOL
25 : and(12, 24) : BOOL
26 : 4294963200 { -4096 } : BV:32
27 : bvand(1, 26) : BV:32
28 : eq(27, 1) : BOOL
29 : 1 : BV:32
30 : bvadd(2, 29) : BV:32
31 : bvand(30, 26) : BV:32
32 : eq(31, 30) : BOOL
33 : and(28, 32) : BOOL
34 : and(25, 33) : BOOL
=concrete_assertion_submap

=use_concrete_assertion : 0
=Memlabel assertions done
=graph_with_proofs done
=counterexamples at pc L0%0%1_L0%0%1
=pc L0%0%1_L0%0%1 nodece 0
=pc L0%0%1_L0%0%1 nodece 0 nodece_graphce graphce.num0.num_edges_traversed0
=graphce counterexample at pc L0%0%1_L0%0%1, graphce.num0
=counter_example_begin 37deeaf1e1ed6ed396bb938fb7da5c
=retaddr_const
1 : 0 : BV:32
=input.dst.esp.L0%0%1
1 : 4294965244 { -2052 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=llvm-undef
1 : 0 : BV:32
=input.src.llvm-%hidden-reg
1 : 0 : BV:32
=input.src.llvm-callee-save.0
1 : 0 : BV:32
=input.src.llvm-callee-save.1
1 : 0 : BV:32
=input.src.llvm-callee-save.2
1 : 0 : BV:32
=input.src.llvm-callee-save.3
1 : 0 : BV:32
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-%hidden-reg
1 : 0 : BV:32
=input.dst.llvm-callee-save.0
1 : 0 : BV:32
=input.dst.llvm-callee-save.1
1 : 0 : BV:32
=input.dst.llvm-callee-save.2
1 : 0 : BV:32
=input.dst.llvm-callee-save.3
1 : 0 : BV:32
=memlabel-mem-esp_begin
1 : 4096 : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 4294963200 { -4096 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
3323776219
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 0 nodece_path
=pc L0%0%1_L0%0%1 nodece 0 nodece_path.graph_edge_composition
(epsilon)
=pc L0%0%1_L0%0%1 nodece 0 nodece_cached_counterexample
=counter_example_begin 3d3a4bd67b28452dfbb7311e328d169
=input.dst.esp.L0%0%1
1 : 4294965244 { -2052 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 115)) : ARRAY[BV:32 -> BV:8]
=memlabel-mem-esp_begin
1 : 4096 : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 4294963200 { -4096 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
3323776219
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 0 num_edges_traversed 0
=pc L0%0%1_L0%0%1 nodece 1
=pc L0%0%1_L0%0%1 nodece 1 nodece_graphce graphce.num1.num_edges_traversed0
=graphce counterexample at pc L0%0%1_L0%0%1, graphce.num1
=counter_example_begin 1988a5fa3cd6f94cbee053bb8ac838c2
=retaddr_const
1 : 0 : BV:32
=input.dst.esp.L0%0%1
1 : 8388610 : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=llvm-undef
1 : 0 : BV:32
=input.src.llvm-%hidden-reg
1 : 0 : BV:32
=input.src.llvm-callee-save.0
1 : 0 : BV:32
=input.src.llvm-callee-save.1
1 : 0 : BV:32
=input.src.llvm-callee-save.2
1 : 0 : BV:32
=input.src.llvm-callee-save.3
1 : 0 : BV:32
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-%hidden-reg
1 : 0 : BV:32
=input.dst.llvm-callee-save.0
1 : 0 : BV:32
=input.dst.llvm-callee-save.1
1 : 0 : BV:32
=input.dst.llvm-callee-save.2
1 : 0 : BV:32
=input.dst.llvm-callee-save.3
1 : 0 : BV:32
=memlabel-mem-esp_begin
1 : 0 : BV:32
=memlabel-mem-esp_end
1 : 4294049791 { -917505 } : BV:32
=stack.size
1 : 4294049792 { -917504 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
2032656889
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 1 nodece_path
=pc L0%0%1_L0%0%1 nodece 1 nodece_path.graph_edge_composition
(epsilon)
=pc L0%0%1_L0%0%1 nodece 1 nodece_cached_counterexample
=counter_example_begin f4f18336fba28b4714ccddbee64b69a0
=input.dst.esp.L0%0%1
1 : 8388610 : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 178 , m_adder -> 160)) : ARRAY[BV:32 -> BV:8]
=memlabel-mem-esp_begin
1 : 0 : BV:32
=memlabel-mem-esp_end
1 : 4294049791 { -917505 } : BV:32
=stack.size
1 : 4294049792 { -917504 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
2032656889
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 1 num_edges_traversed 0
=pc L0%0%1_L0%0%1 nodece 2
=pc L0%0%1_L0%0%1 nodece 2 nodece_graphce graphce.num2.num_edges_traversed0
=graphce counterexample at pc L0%0%1_L0%0%1, graphce.num2
=counter_example_begin 56a4c5039e8a38291f2e232a3927ea1
=retaddr_const
1 : 0 : BV:32
=input.dst.esp.L0%0%1
1 : 3221225472 { -1073741824 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=llvm-undef
1 : 0 : BV:32
=input.src.llvm-%hidden-reg
1 : 0 : BV:32
=input.src.llvm-callee-save.0
1 : 0 : BV:32
=input.src.llvm-callee-save.1
1 : 0 : BV:32
=input.src.llvm-callee-save.2
1 : 0 : BV:32
=input.src.llvm-callee-save.3
1 : 0 : BV:32
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-%hidden-reg
1 : 0 : BV:32
=input.dst.llvm-callee-save.0
1 : 0 : BV:32
=input.dst.llvm-callee-save.1
1 : 0 : BV:32
=input.dst.llvm-callee-save.2
1 : 0 : BV:32
=input.dst.llvm-callee-save.3
1 : 0 : BV:32
=memlabel-mem-esp_begin
1 : 2147483648 { -2147483648 } : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 2147483648 { -2147483648 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
1929904615
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 2 nodece_path
=pc L0%0%1_L0%0%1 nodece 2 nodece_path.graph_edge_composition
(epsilon)
=pc L0%0%1_L0%0%1 nodece 2 nodece_cached_counterexample
=counter_example_begin 252bba3fb1d9f414ea17ca8f29239
=input.dst.esp.L0%0%1
1 : 3221225472 { -1073741824 } : BV:32
=input.src.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=input.dst.llvm-mem
1 : (() -> (RAC: m_multiplier -> 78 , m_adder -> 57)) : ARRAY[BV:32 -> BV:8]
=memlabel-mem-esp_begin
1 : 2147483648 { -2147483648 } : BV:32
=memlabel-mem-esp_end
1 : 4294967295 { -1 } : BV:32
=stack.size
1 : 2147483648 { -2147483648 } : BV:32
=local_sprel_expr_assumes
=counter_example.random_seed
1929904615
=counter_example_end
=pc L0%0%1_L0%0%1 nodece 2 num_edges_traversed 0
=graph_with_ce done
=Invariant state at node L0%0%1_L0%0%1:
=pc L0%0%1_L0%0%1 invariant_state
is_top 0
is_stable 1
=pc L0%0%1_L0%0%1 invariant_state done
=Invariant state at node E0%0%1_E0%0%1:
=pc E0%0%1_E0%0%1 invariant_state
is_top 0
is_stable 1
=pc E0%0%1_E0%0%1 invariant_state done
=graph_with_guessing done
=graph_with_correctness_covers begin
=Correctness covers
=graph_with_correctness_covers done
=start_pc_preconditions
=start_pc_precondition.0
=Comment
precond-memmask-memlabel-mem-heap
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
3 : memlabel-mem-heap : MEMLABEL
4 : memmasks_are_equal(1, 2, 3) : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=exit_pc_asserts at E0%0%1_E0%0%1
=exit_pc_assert.0 at E0%0%1_E0%0%1
=Comment
precond-memmask-memlabel-mem-heap
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
3 : memlabel-mem-heap : MEMLABEL
4 : memmasks_are_equal(1, 2, 3) : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=exit_pc_assert.0 at E0%0%1_E0%0%1
=Comment
exit.llvm-indir_tgt
=LocalSprelAssumptions:
=LhsExpr
1 : retaddr_const : BV:32
=RhsExpr
1 : retaddr_const : BV:32
=predicate done
=exit_pc_assert.0 at E0%0%1_E0%0%1
=Comment
exit.llvm-%ret-reg
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-%i : BV:32
=RhsExpr
1 : input.dst.llvm-%i : BV:32
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 edge well-formedness condition
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
compute_well_formedness_conditions_for_edge.from_pcL0%0%1_L0%0%1.to_pcE0%0%1_E0%0%1
=LocalSprelAssumptions:
=LhsExpr
1 : 1 : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 cg_path.graph_edge_composition
(L0%0%1_L0%0%1=>E0%0%1_E0%0%1)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 src_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 dst_path.graph_edge_composition
(epsilon)
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
exit.llvm-%ret-reg
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-%i : BV:32
=RhsExpr
1 : input.dst.llvm-%i : BV:32
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
exit.llvm-indir_tgt
=LocalSprelAssumptions:
=LhsExpr
1 : retaddr_const : BV:32
=RhsExpr
1 : retaddr_const : BV:32
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 fromto L0%0%1_L0%0%1=>L0%0%1_L0%0%1 pred.0
=Comment
precond-memmask-memlabel-mem-heap
=LocalSprelAssumptions:
=LhsExpr
1 : input.src.llvm-mem : ARRAY[BV:32 -> BV:8]
2 : input.dst.llvm-mem : ARRAY[BV:32 -> BV:8]
3 : memlabel-mem-heap : MEMLABEL
4 : memmasks_are_equal(1, 2, 3) : BOOL
=RhsExpr
1 : 1 : BOOL
=predicate done
=well-formedness-conditions for L0%0%1_L0%0%1=>E0%0%1_E0%0%1 edge well-formedness condition done
=corr_graph_done
=bv_rank_map
=bv_rank at L0%0%1_L0%0%1
m_dst_rank: 0, m_src_rank: 0
=cg_with_rank done
=cg_with_backtracker done
=asm filename

=cg_with_asm_annotation done
