// Seed: 1461389264
module module_0 (
    output tri0 id_0,
    output wor id_1
    , id_17,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    input supply1 id_5,
    input supply1 id_6
    , id_18,
    input tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    output logic id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    input uwire id_14,
    output uwire id_15
);
  always_ff id_10 <= 1 ? 1 : 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  logic id_2,
    input  wand  id_3,
    input  wor   id_4,
    output tri   id_5,
    output wand  id_6,
    output tri   id_7,
    output tri0  id_8,
    output tri1  id_9
);
  assign id_8 = 1'b0;
  always id_1 <= id_2;
  always $display(id_2);
  wire id_11;
  module_0(
      id_9, id_7, id_0, id_0, id_7, id_3, id_4, id_0, id_9, id_0, id_1, id_0, id_4, id_3, id_4, id_9
  );
endmodule
