Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Oct  4 03:51:54 2018
| Host         : cy-Lenovo-ideapad-Y700-15ISK running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -file ./reports/impl_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.349        0.000                      0                 2322        0.033        0.000                      0                 2322        3.000        0.000                       0                  1952  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 5.473}      10.945          91.364          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.349        0.000                      0                 2322        0.033        0.000                      0                 2322        4.493        0.000                       0                  1948  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 3.493ns (35.658%)  route 6.303ns (64.342%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.604    -0.908    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, routed)           1.488     3.034    gcm_aes_instance/stage5/in_byte70_in[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     3.158 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, routed)           0.583     3.741    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.865 r  gcm_aes_instance/stage5/g0_b0__88_i_2/O
                         net (fo=32, routed)          0.992     4.857    gcm_aes_instance/stage5/SBOX14_out[49]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.981 r  gcm_aes_instance/stage5/g1_b4__88/O
                         net (fo=1, routed)           0.000     4.981    gcm_aes_instance/stage5/g1_b4__88_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     5.226 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_85/O
                         net (fo=3, routed)           1.015     6.240    gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_85_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.298     6.538 r  gcm_aes_instance/stage5/sel__2_i_31__0/O
                         net (fo=1, routed)           1.358     7.896    gcm_aes_instance/stage5/sel__2_i_31__0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.020 r  gcm_aes_instance/stage5/sel__2_i_4__1/O
                         net (fo=1, routed)           0.867     8.888    gcm_aes_instance/stage6/w_s5_encrypted_cb[35]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 3.342ns (34.206%)  route 6.428ns (65.794%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.614    -0.898    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y1          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  gcm_aes_instance/stage4/sel__8/DOBDO[0]
                         net (fo=5, routed)           1.656     3.211    gcm_aes_instance/stage4/sel__8_n_31
    SLICE_X43Y11         LUT6 (Prop_lut6_I1_O)        0.124     3.335 r  gcm_aes_instance/stage4/g0_b0__76_i_1/O
                         net (fo=32, routed)          1.519     4.855    gcm_aes_instance/stage4/SBOX14_out[16]
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.979 r  gcm_aes_instance/stage4/g3_b3__76/O
                         net (fo=1, routed)           0.000     4.979    gcm_aes_instance/stage4/g3_b3__76_n_0
    SLICE_X35Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     5.196 r  gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_91/O
                         net (fo=2, routed)           0.709     5.905    gcm_aes_instance/stage4/SBOX_inferred__44/sel__6_i_91_n_0
    SLICE_X36Y9          LUT5 (Prop_lut5_I1_O)        0.299     6.204 r  gcm_aes_instance/stage4/sel__6_i_31/O
                         net (fo=2, routed)           0.989     7.194    gcm_aes_instance/stage4/fn_gf_multiply2182_return[3]
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.318 r  gcm_aes_instance/stage4/sel__6_i_12__0/O
                         net (fo=1, routed)           1.554     8.872    gcm_aes_instance/stage5/w_s4_encrypted_cb[75]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 3.369ns (34.543%)  route 6.384ns (65.457%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.445 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.607    -0.905    gcm_aes_instance/stage6/clk_out
    RAMB18_X0Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.549 r  gcm_aes_instance/stage6/sel__4/DOBDO[2]
                         net (fo=5, routed)           2.401     3.950    gcm_aes_instance/stage6/in_byte73_in[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  gcm_aes_instance/stage6/g0_b0__104_i_3/O
                         net (fo=32, routed)          1.432     5.506    gcm_aes_instance/stage6/SBOX14_out[50]
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.630 r  gcm_aes_instance/stage6/g1_b0__104/O
                         net (fo=1, routed)           0.000     5.630    gcm_aes_instance/stage6/g1_b0__104_n_0
    SLICE_X49Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     5.875 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_114/O
                         net (fo=2, routed)           0.719     6.593    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_114_n_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I0_O)        0.298     6.891 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, routed)           1.114     8.005    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.129 r  gcm_aes_instance/stage6/sel__0_i_7__2/O
                         net (fo=1, routed)           0.719     8.848    gcm_aes_instance/stage7/w_s6_encrypted_cb[41]
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.495     9.445    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.492     9.936    
                         clock uncertainty           -0.125     9.811    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.245    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 3.719ns (38.334%)  route 5.983ns (61.666%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 9.429 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.598    -0.914    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.540 r  gcm_aes_instance/stage5/sel__4/DOBDO[2]
                         net (fo=4, routed)           1.433     2.973    gcm_aes_instance/stage5/in_byte73_in[5]
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.146     3.119 r  gcm_aes_instance/stage5/g0_b0__89_i_8/O
                         net (fo=2, routed)           0.870     3.989    gcm_aes_instance/stage5/g0_b0__89_i_8_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I0_O)        0.328     4.317 r  gcm_aes_instance/stage5/g0_b0__90_i_4/O
                         net (fo=32, routed)          0.913     5.230    gcm_aes_instance/stage5/SBOX14_out[35]
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.354 r  gcm_aes_instance/stage5/g1_b4__90/O
                         net (fo=1, routed)           0.000     5.354    gcm_aes_instance/stage5/g1_b4__90_n_0
    SLICE_X32Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.599 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_92/O
                         net (fo=3, routed)           0.853     6.451    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_92_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.298     6.749 r  gcm_aes_instance/stage5/sel__10_i_49__0/O
                         net (fo=2, routed)           0.776     7.525    gcm_aes_instance/stage5/sel__10_i_49__0_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  gcm_aes_instance/stage5/sel__10_i_12__1/O
                         net (fo=1, routed)           1.138     8.787    gcm_aes_instance/stage6/w_s5_encrypted_cb[107]
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.479     9.429    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKBWRCLK
                         clock pessimism              0.492     9.920    
                         clock uncertainty           -0.125     9.795    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.229    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 3.369ns (34.806%)  route 6.310ns (65.194%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.614    -0.898    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  gcm_aes_instance/stage4/sel__0/DOBDO[7]
                         net (fo=11, routed)          1.977     3.533    gcm_aes_instance/stage4/in_byte81_in[0]
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.657 r  gcm_aes_instance/stage4/g0_b0__70_i_1/O
                         net (fo=32, routed)          1.419     5.076    gcm_aes_instance/stage4/SBOX14_out[64]
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.200 r  gcm_aes_instance/stage4/g1_b7__70/O
                         net (fo=1, routed)           0.000     5.200    gcm_aes_instance/stage4/g1_b7__70_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.445 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, routed)           0.919     6.365    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.298     6.663 r  gcm_aes_instance/stage4/sel__8_i_24/O
                         net (fo=1, routed)           0.744     7.407    gcm_aes_instance/stage4/sel__8_i_24_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 r  gcm_aes_instance/stage4/sel__8_i_13__0/O
                         net (fo=1, routed)           1.250     8.781    gcm_aes_instance/stage5/w_s4_encrypted_cb[92]
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 3.486ns (36.065%)  route 6.180ns (63.935%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[1]
                         net (fo=4, routed)           1.214     2.769    gcm_aes_instance/stage4/in_byte71_in[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.893 r  gcm_aes_instance/stage4/g0_b0__71_i_7/O
                         net (fo=2, routed)           0.508     3.401    gcm_aes_instance/stage4/g0_b0__71_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  gcm_aes_instance/stage4/g0_b0__71_i_2/O
                         net (fo=32, routed)          1.336     4.861    gcm_aes_instance/stage4/SBOX14_out[57]
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.985 r  gcm_aes_instance/stage4/g0_b3__71/O
                         net (fo=1, routed)           0.000     4.985    gcm_aes_instance/stage4/g0_b3__71_n_0
    SLICE_X39Y16         MUXF7 (Prop_muxf7_I0_O)      0.238     5.223 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_94/O
                         net (fo=2, routed)           0.818     6.041    gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_94_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I0_O)        0.298     6.339 r  gcm_aes_instance/stage4/sel__6_i_33/O
                         net (fo=1, routed)           0.792     7.131    gcm_aes_instance/stage4/fn_gf_multiply2181_return[3]
    SLICE_X31Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.255 r  gcm_aes_instance/stage4/sel__6_i_4__0/O
                         net (fo=1, routed)           1.512     8.767    gcm_aes_instance/stage5/w_s4_encrypted_cb[67]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 3.448ns (35.699%)  route 6.211ns (64.301%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.608    -0.904    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y5          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.550 r  gcm_aes_instance/stage4/sel__2/DOADO[1]
                         net (fo=4, routed)           1.206     2.756    gcm_aes_instance/stage4/in_byte77_in[6]
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  gcm_aes_instance/stage4/g0_b0__70_i_7/O
                         net (fo=1, routed)           0.991     3.871    gcm_aes_instance/stage4/g0_b0__70_i_7_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.124     3.995 r  gcm_aes_instance/stage4/g0_b0__70_i_2/O
                         net (fo=32, routed)          1.272     5.267    gcm_aes_instance/stage4/SBOX14_out[65]
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.391 r  gcm_aes_instance/stage4/g2_b6__70/O
                         net (fo=1, routed)           0.000     5.391    gcm_aes_instance/stage4/g2_b6__70_n_0
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     5.603 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_73/O
                         net (fo=1, routed)           0.000     5.603    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_73_n_0
    SLICE_X28Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     5.697 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_22/O
                         net (fo=5, routed)           1.436     7.133    gcm_aes_instance/stage4/in_byte104_in[1]
    SLICE_X14Y9          LUT6 (Prop_lut6_I0_O)        0.316     7.449 r  gcm_aes_instance/stage4/sel__6_i_10__0/O
                         net (fo=1, routed)           1.306     8.754    gcm_aes_instance/stage5/w_s4_encrypted_cb[73]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 3.493ns (36.111%)  route 6.180ns (63.889%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 9.439 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.604    -0.908    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, routed)           1.488     3.034    gcm_aes_instance/stage5/in_byte70_in[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     3.158 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, routed)           0.974     4.131    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.255 r  gcm_aes_instance/stage5/g0_b0__87_i_2/O
                         net (fo=32, routed)          1.068     5.323    gcm_aes_instance/stage5/SBOX14_out[57]
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  gcm_aes_instance/stage5/g1_b4__87/O
                         net (fo=1, routed)           0.000     5.447    gcm_aes_instance/stage5/g1_b4__87_n_0
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     5.692 r  gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_84/O
                         net (fo=3, routed)           0.799     6.491    gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_84_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.298     6.789 r  gcm_aes_instance/stage5/sel__6_i_51/O
                         net (fo=2, routed)           0.639     7.428    gcm_aes_instance/stage5/sel__6_i_51_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  gcm_aes_instance/stage5/sel__6_i_12__1/O
                         net (fo=1, routed)           1.213     8.765    gcm_aes_instance/stage6/w_s5_encrypted_cb[75]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.489     9.439    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.930    
                         clock uncertainty           -0.125     9.805    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.239    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 3.453ns (35.751%)  route 6.206ns (64.249%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.604    -0.908    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, routed)           1.488     3.034    gcm_aes_instance/stage5/in_byte70_in[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     3.158 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, routed)           0.583     3.741    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.865 r  gcm_aes_instance/stage5/g0_b0__88_i_2/O
                         net (fo=32, routed)          1.251     5.115    gcm_aes_instance/stage5/SBOX14_out[49]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     5.239 r  gcm_aes_instance/stage5/g3_b1__88/O
                         net (fo=1, routed)           0.000     5.239    gcm_aes_instance/stage5/g3_b1__88_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I1_O)      0.217     5.456 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_112/O
                         net (fo=2, routed)           0.000     5.456    gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_112_n_0
    SLICE_X7Y27          MUXF8 (Prop_muxf8_I1_O)      0.094     5.550 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_39/O
                         net (fo=4, routed)           1.772     7.322    gcm_aes_instance/stage5/in_byte109_in[6]
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.316     7.638 r  gcm_aes_instance/stage5/sel__2_i_7__1/O
                         net (fo=1, routed)           1.113     8.750    gcm_aes_instance/stage6/w_s5_encrypted_cb[38]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 3.448ns (35.742%)  route 6.199ns (64.258%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.608    -0.904    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y5          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.550 r  gcm_aes_instance/stage4/sel__2/DOADO[1]
                         net (fo=4, routed)           1.206     2.756    gcm_aes_instance/stage4/in_byte77_in[6]
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  gcm_aes_instance/stage4/g0_b0__70_i_7/O
                         net (fo=1, routed)           0.991     3.871    gcm_aes_instance/stage4/g0_b0__70_i_7_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.124     3.995 r  gcm_aes_instance/stage4/g0_b0__70_i_2/O
                         net (fo=32, routed)          1.272     5.267    gcm_aes_instance/stage4/SBOX14_out[65]
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.391 r  gcm_aes_instance/stage4/g2_b6__70/O
                         net (fo=1, routed)           0.000     5.391    gcm_aes_instance/stage4/g2_b6__70_n_0
    SLICE_X28Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     5.603 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_73/O
                         net (fo=1, routed)           0.000     5.603    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_73_n_0
    SLICE_X28Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     5.697 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_22/O
                         net (fo=5, routed)           1.366     7.063    gcm_aes_instance/stage4/in_byte104_in[1]
    SLICE_X14Y9          LUT6 (Prop_lut6_I0_O)        0.316     7.379 r  gcm_aes_instance/stage4/sel__6_i_2__0/O
                         net (fo=1, routed)           1.364     8.743    gcm_aes_instance/stage5/w_s4_encrypted_cb[65]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 3.484ns (36.079%)  route 6.173ns (63.921%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.604    -0.908    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, routed)           1.488     3.034    gcm_aes_instance/stage5/in_byte70_in[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     3.158 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, routed)           0.583     3.741    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     3.865 r  gcm_aes_instance/stage5/g0_b0__88_i_2/O
                         net (fo=32, routed)          1.221     5.086    gcm_aes_instance/stage5/SBOX14_out[49]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.124     5.210 r  gcm_aes_instance/stage5/g0_b5__88/O
                         net (fo=1, routed)           0.000     5.210    gcm_aes_instance/stage5/g0_b5__88_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     5.448 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_77/O
                         net (fo=1, routed)           0.000     5.448    gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_77_n_0
    SLICE_X7Y29          MUXF8 (Prop_muxf8_I0_O)      0.104     5.552 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_23/O
                         net (fo=5, routed)           1.706     7.258    gcm_aes_instance/stage5/in_byte109_in[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.316     7.574 r  gcm_aes_instance/stage5/sel__2_i_2__1/O
                         net (fo=1, routed)           1.175     8.749    gcm_aes_instance/stage6/w_s5_encrypted_cb[33]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 3.453ns (35.782%)  route 6.197ns (64.218%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 9.439 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.553 r  gcm_aes_instance/stage5/sel__2/DOADO[1]
                         net (fo=4, routed)           1.630     3.183    gcm_aes_instance/stage5/in_byte77_in[6]
    SLICE_X14Y18         LUT5 (Prop_lut5_I0_O)        0.124     3.307 r  gcm_aes_instance/stage5/g0_b0__86_i_7/O
                         net (fo=1, routed)           0.771     4.078    gcm_aes_instance/stage5/g0_b0__86_i_7_n_0
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.202 r  gcm_aes_instance/stage5/g0_b0__86_i_2/O
                         net (fo=32, routed)          1.289     5.491    gcm_aes_instance/stage5/SBOX14_out[65]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.615 r  gcm_aes_instance/stage5/g3_b3__86/O
                         net (fo=1, routed)           0.000     5.615    gcm_aes_instance/stage5/g3_b3__86_n_0
    SLICE_X36Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.832 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_97/O
                         net (fo=2, routed)           0.000     5.832    gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_97_n_0
    SLICE_X36Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     5.926 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_35/O
                         net (fo=3, routed)           1.242     7.168    gcm_aes_instance/stage5/in_byte104_in[4]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.316     7.484 r  gcm_aes_instance/stage5/sel__6_i_13__1/O
                         net (fo=1, routed)           1.265     8.749    gcm_aes_instance/stage6/w_s5_encrypted_cb[76]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.489     9.439    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.930    
                         clock uncertainty           -0.125     9.805    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     9.239    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__6/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 3.448ns (35.812%)  route 6.180ns (64.188%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y5          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.553 r  gcm_aes_instance/stage4/sel__6/DOBDO[3]
                         net (fo=5, routed)           1.642     3.195    gcm_aes_instance/stage4/in_byte78_in[4]
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     3.319 r  gcm_aes_instance/stage4/g0_b0__70_i_8/O
                         net (fo=1, routed)           0.622     3.941    gcm_aes_instance/stage4/g0_b0__70_i_8_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I3_O)        0.124     4.065 r  gcm_aes_instance/stage4/g0_b0__70_i_4/O
                         net (fo=32, routed)          1.023     5.089    gcm_aes_instance/stage4/SBOX14_out[67]
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     5.213 r  gcm_aes_instance/stage4/g2_b0__70/O
                         net (fo=1, routed)           0.000     5.213    gcm_aes_instance/stage4/g2_b0__70_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     5.425 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_123/O
                         net (fo=3, routed)           0.000     5.425    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_123_n_0
    SLICE_X33Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     5.519 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_48/O
                         net (fo=3, routed)           1.539     7.058    gcm_aes_instance/stage4/in_byte104_in[7]
    SLICE_X14Y7          LUT6 (Prop_lut6_I0_O)        0.316     7.374 r  gcm_aes_instance/stage4/sel__6_i_16__0/O
                         net (fo=1, routed)           1.353     8.727    gcm_aes_instance/stage5/w_s4_encrypted_cb[79]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 3.369ns (35.023%)  route 6.250ns (64.977%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.614    -0.898    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  gcm_aes_instance/stage4/sel__0/DOBDO[7]
                         net (fo=11, routed)          1.977     3.533    gcm_aes_instance/stage4/in_byte81_in[0]
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.124     3.657 r  gcm_aes_instance/stage4/g0_b0__70_i_1/O
                         net (fo=32, routed)          1.419     5.076    gcm_aes_instance/stage4/SBOX14_out[64]
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.200 r  gcm_aes_instance/stage4/g1_b7__70/O
                         net (fo=1, routed)           0.000     5.200    gcm_aes_instance/stage4/g1_b7__70_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.445 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, routed)           0.831     6.276    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.298     6.574 r  gcm_aes_instance/stage4/sel__8_i_23__0/O
                         net (fo=1, routed)           0.850     7.425    gcm_aes_instance/stage4/sel__8_i_23__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.549 r  gcm_aes_instance/stage4/sel__8_i_12__0/O
                         net (fo=1, routed)           1.173     8.721    gcm_aes_instance/stage5/w_s4_encrypted_cb[91]
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 3.337ns (34.642%)  route 6.296ns (65.358%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 9.444 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.607    -0.905    gcm_aes_instance/stage6/clk_out
    RAMB18_X0Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.549 r  gcm_aes_instance/stage6/sel__4/DOBDO[2]
                         net (fo=5, routed)           2.401     3.950    gcm_aes_instance/stage6/in_byte73_in[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  gcm_aes_instance/stage6/g0_b0__104_i_3/O
                         net (fo=32, routed)          1.420     5.494    gcm_aes_instance/stage6/SBOX14_out[50]
    SLICE_X50Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.618 r  gcm_aes_instance/stage6/g3_b3__104/O
                         net (fo=1, routed)           0.000     5.618    gcm_aes_instance/stage6/g3_b3__104_n_0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     5.832 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89/O
                         net (fo=2, routed)           0.810     6.642    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I1_O)        0.297     6.939 r  gcm_aes_instance/stage6/sel__0_i_30/O
                         net (fo=2, routed)           0.805     7.745    gcm_aes_instance/stage6/fn_gf_multiply2352_return[3]
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.869 r  gcm_aes_instance/stage6/sel__0_i_12__2/O
                         net (fo=1, routed)           0.859     8.728    gcm_aes_instance/stage7/w_s6_encrypted_cb[36]
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.494     9.444    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.492     9.935    
                         clock uncertainty           -0.125     9.810    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.244    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 3.491ns (36.336%)  route 6.117ns (63.664%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[1]
                         net (fo=4, routed)           1.214     2.769    gcm_aes_instance/stage4/in_byte71_in[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.893 r  gcm_aes_instance/stage4/g0_b0__71_i_7/O
                         net (fo=2, routed)           0.508     3.401    gcm_aes_instance/stage4/g0_b0__71_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  gcm_aes_instance/stage4/g0_b0__71_i_2/O
                         net (fo=32, routed)          1.458     4.983    gcm_aes_instance/stage4/SBOX14_out[57]
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.107 r  gcm_aes_instance/stage4/g1_b7__71/O
                         net (fo=1, routed)           0.000     5.107    gcm_aes_instance/stage4/g1_b7__71_n_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.352 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_96/O
                         net (fo=4, routed)           0.000     5.352    gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_96_n_0
    SLICE_X36Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     5.456 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_50/O
                         net (fo=8, routed)           1.746     7.201    gcm_aes_instance/stage4/in_byte100_in[0]
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.316     7.517 r  gcm_aes_instance/stage4/sel__8_i_1__0/O
                         net (fo=1, routed)           1.191     8.709    gcm_aes_instance/stage5/w_s4_encrypted_cb[80]
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKARDCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 3.677ns (38.288%)  route 5.926ns (61.712%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.612    -0.900    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.554 r  gcm_aes_instance/stage5/sel__2/DOBDO[1]
                         net (fo=5, routed)           1.757     3.310    gcm_aes_instance/stage5/in_byte86_in[6]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.152     3.462 r  gcm_aes_instance/stage5/g0_b0__82_i_7/O
                         net (fo=1, routed)           0.299     3.761    gcm_aes_instance/stage5/g0_b0__82_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.087 r  gcm_aes_instance/stage5/g0_b0__82_i_2/O
                         net (fo=32, routed)          1.267     5.354    gcm_aes_instance/stage5/SBOX14_out[97]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     5.478 r  gcm_aes_instance/stage5/g3_b7__82/O
                         net (fo=1, routed)           0.000     5.478    gcm_aes_instance/stage5/g3_b7__82_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     5.692 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_69/O
                         net (fo=1, routed)           0.000     5.692    gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_69_n_0
    SLICE_X8Y27          MUXF8 (Prop_muxf8_I1_O)      0.088     5.780 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_19/O
                         net (fo=11, routed)          1.419     7.200    gcm_aes_instance/stage5/in_byte112_in[0]
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.319     7.519 r  gcm_aes_instance/stage5/sel__2_i_1__1/O
                         net (fo=1, routed)           1.185     8.703    gcm_aes_instance/stage6/w_s5_encrypted_cb[32]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 3.714ns (38.697%)  route 5.884ns (61.303%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.434 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.612    -0.900    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.554 r  gcm_aes_instance/stage5/sel__2/DOBDO[1]
                         net (fo=5, routed)           1.757     3.310    gcm_aes_instance/stage5/in_byte86_in[6]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.152     3.462 r  gcm_aes_instance/stage5/g0_b0__82_i_7/O
                         net (fo=1, routed)           0.299     3.761    gcm_aes_instance/stage5/g0_b0__82_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.087 r  gcm_aes_instance/stage5/g0_b0__82_i_2/O
                         net (fo=32, routed)          1.441     5.528    gcm_aes_instance/stage5/SBOX14_out[97]
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  gcm_aes_instance/stage5/g0_b2__82/O
                         net (fo=1, routed)           0.000     5.652    gcm_aes_instance/stage5/g0_b2__82_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     5.893 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_115/O
                         net (fo=2, routed)           0.000     5.893    gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_115_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     5.991 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_41/O
                         net (fo=4, routed)           1.350     7.341    gcm_aes_instance/stage5/in_byte112_in[5]
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.319     7.660 r  gcm_aes_instance/stage5/sel__2_i_14__1/O
                         net (fo=1, routed)           1.038     8.698    gcm_aes_instance/stage6/w_s5_encrypted_cb[45]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.484     9.434    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKBWRCLK
                         clock pessimism              0.492     9.925    
                         clock uncertainty           -0.125     9.800    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     9.234    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 3.694ns (38.486%)  route 5.904ns (61.514%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 9.436 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y2          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__4/DOBDO[2]
                         net (fo=4, routed)           1.417     2.972    gcm_aes_instance/stage4/in_byte73_in[5]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.154     3.126 r  gcm_aes_instance/stage4/g0_b0__73_i_8/O
                         net (fo=2, routed)           0.466     3.592    gcm_aes_instance/stage4/g0_b0__73_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.327     3.919 r  gcm_aes_instance/stage4/g0_b0__74_i_4/O
                         net (fo=32, routed)          0.779     4.698    gcm_aes_instance/stage4/SBOX14_out[35]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124     4.822 r  gcm_aes_instance/stage4/g2_b3__74/O
                         net (fo=2, routed)           0.000     4.822    gcm_aes_instance/stage4/g2_b3__74_n_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     5.034 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126/O
                         net (fo=3, routed)           1.012     6.046    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I2_O)        0.299     6.345 r  gcm_aes_instance/stage4/sel__10_i_52__0/O
                         net (fo=2, routed)           0.996     7.341    gcm_aes_instance/stage4/sel__10_i_52__0_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.465 r  gcm_aes_instance/stage4/sel__10_i_13__0/O
                         net (fo=1, routed)           1.234     8.699    gcm_aes_instance/stage5/w_s4_encrypted_cb[108]
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.486     9.436    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.492     9.927    
                         clock uncertainty           -0.125     9.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     9.236    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 3.371ns (35.095%)  route 6.234ns (64.905%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.434 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.601    -0.911    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  gcm_aes_instance/stage5/sel__10/DOADO[0]
                         net (fo=5, routed)           1.638     3.181    gcm_aes_instance/stage5/in_byte61_in[7]
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.305 r  gcm_aes_instance/stage5/g0_b0__93_i_1/O
                         net (fo=32, routed)          1.247     4.552    gcm_aes_instance/stage5/SBOX14_out[8]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.676 r  gcm_aes_instance/stage5/g1_b7__93/O
                         net (fo=1, routed)           0.000     4.676    gcm_aes_instance/stage5/g1_b7__93_n_0
    SLICE_X14Y26         MUXF7 (Prop_muxf7_I1_O)      0.247     4.923 r  gcm_aes_instance/stage5/SBOX_inferred__45/sel__2_i_62/O
                         net (fo=4, routed)           0.920     5.844    gcm_aes_instance/stage5/SBOX_inferred__45/sel__2_i_62_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.298     6.142 r  gcm_aes_instance/stage5/sel__2_i_53__1/O
                         net (fo=2, routed)           0.976     7.118    gcm_aes_instance/stage5/sel__2_i_53__1_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.242 r  gcm_aes_instance/stage5/sel__2_i_13__1/O
                         net (fo=1, routed)           1.452     8.694    gcm_aes_instance/stage6/w_s5_encrypted_cb[44]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.484     9.434    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKBWRCLK
                         clock pessimism              0.492     9.925    
                         clock uncertainty           -0.125     9.800    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     9.234    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 3.466ns (36.113%)  route 6.132ns (63.887%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 9.432 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.598    -0.914    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.540 r  gcm_aes_instance/stage5/sel__6/DOADO[1]
                         net (fo=4, routed)           1.352     2.892    gcm_aes_instance/stage5/in_byte69_in[6]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.016 r  gcm_aes_instance/stage5/g0_b0__89_i_7/O
                         net (fo=2, routed)           0.949     3.965    gcm_aes_instance/stage5/g0_b0__89_i_7_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.089 r  gcm_aes_instance/stage5/g0_b0__90_i_2/O
                         net (fo=32, routed)          0.844     4.933    gcm_aes_instance/stage5/SBOX14_out[33]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.057 r  gcm_aes_instance/stage5/g1_b3__90/O
                         net (fo=1, routed)           0.000     5.057    gcm_aes_instance/stage5/g1_b3__90_n_0
    SLICE_X31Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.274 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_100/O
                         net (fo=3, routed)           0.992     6.266    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_100_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.299     6.565 r  gcm_aes_instance/stage5/sel__10_i_52__1/O
                         net (fo=2, routed)           0.966     7.530    gcm_aes_instance/stage5/sel__10_i_52__1_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.654 r  gcm_aes_instance/stage5/sel__12_i_5__1/O
                         net (fo=1, routed)           1.029     8.684    gcm_aes_instance/stage6/w_s5_encrypted_cb[116]
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.482     9.432    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
                         clock pessimism              0.492     9.923    
                         clock uncertainty           -0.125     9.798    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.232    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 3.493ns (36.421%)  route 6.098ns (63.579%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.434 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.604    -0.908    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, routed)           1.488     3.034    gcm_aes_instance/stage5/in_byte70_in[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     3.158 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, routed)           0.974     4.131    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.255 r  gcm_aes_instance/stage5/g0_b0__87_i_2/O
                         net (fo=32, routed)          1.068     5.323    gcm_aes_instance/stage5/SBOX14_out[57]
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  gcm_aes_instance/stage5/g1_b4__87/O
                         net (fo=1, routed)           0.000     5.447    gcm_aes_instance/stage5/g1_b4__87_n_0
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     5.692 r  gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_84/O
                         net (fo=3, routed)           0.965     6.657    gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_84_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.298     6.955 r  gcm_aes_instance/stage5/sel__8_i_22__1/O
                         net (fo=1, routed)           0.598     7.553    gcm_aes_instance/stage5/sel__8_i_22__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.677 r  gcm_aes_instance/stage5/sel__8_i_12__1/O
                         net (fo=1, routed)           1.005     8.682    gcm_aes_instance/stage6/w_s5_encrypted_cb[91]
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.484     9.434    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKBWRCLK
                         clock pessimism              0.492     9.925    
                         clock uncertainty           -0.125     9.800    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.234    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 3.489ns (36.066%)  route 6.185ns (63.934%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.445 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.599    -0.913    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.541 r  gcm_aes_instance/stage6/sel__0/DOBDO[1]
                         net (fo=5, routed)           1.946     3.487    gcm_aes_instance/stage6/in_byte81_in[6]
    SLICE_X45Y38         LUT5 (Prop_lut5_I0_O)        0.124     3.611 r  gcm_aes_instance/stage6/g0_b0__100_i_7/O
                         net (fo=1, routed)           0.502     4.113    gcm_aes_instance/stage6/g0_b0__100_i_7_n_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I3_O)        0.124     4.237 r  gcm_aes_instance/stage6/g0_b0__100_i_2/O
                         net (fo=32, routed)          1.073     5.309    gcm_aes_instance/stage6/SBOX14_out[81]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.433 r  gcm_aes_instance/stage6/g0_b3__100/O
                         net (fo=1, routed)           0.000     5.433    gcm_aes_instance/stage6/g0_b3__100_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     5.674 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_88/O
                         net (fo=2, routed)           0.794     6.468    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_88_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.298     6.766 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_30__0/O
                         net (fo=1, routed)           0.963     7.729    gcm_aes_instance/stage6/fn_gf_multiply2348_return[3]
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_4__2/O
                         net (fo=1, routed)           0.908     8.761    gcm_aes_instance/stage7/w_s6_encrypted_cb[60]
    RAMB18_X1Y18         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.495     9.445    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y18         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.564    10.008    
                         clock uncertainty           -0.125     9.883    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.317    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 3.466ns (36.209%)  route 6.106ns (63.791%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[1]
                         net (fo=4, routed)           1.214     2.769    gcm_aes_instance/stage4/in_byte71_in[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.893 r  gcm_aes_instance/stage4/g0_b0__71_i_7/O
                         net (fo=2, routed)           0.508     3.401    gcm_aes_instance/stage4/g0_b0__71_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  gcm_aes_instance/stage4/g0_b0__71_i_2/O
                         net (fo=32, routed)          1.444     4.969    gcm_aes_instance/stage4/SBOX14_out[57]
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.093 r  gcm_aes_instance/stage4/g3_b7__71/O
                         net (fo=1, routed)           0.000     5.093    gcm_aes_instance/stage4/g3_b7__71_n_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     5.310 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_97/O
                         net (fo=4, routed)           0.596     5.906    gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_97_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.299     6.205 r  gcm_aes_instance/stage4/sel__6_i_47/O
                         net (fo=1, routed)           0.798     7.003    gcm_aes_instance/stage4/fn_gf_multiply2181_return[6]
    SLICE_X31Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  gcm_aes_instance/stage4/sel__6_i_7__0/O
                         net (fo=1, routed)           1.546     8.673    gcm_aes_instance/stage5/w_s4_encrypted_cb[70]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 3.453ns (36.029%)  route 6.131ns (63.971%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 9.441 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.553 r  gcm_aes_instance/stage5/sel__2/DOADO[1]
                         net (fo=4, routed)           1.630     3.183    gcm_aes_instance/stage5/in_byte77_in[6]
    SLICE_X14Y18         LUT5 (Prop_lut5_I0_O)        0.124     3.307 r  gcm_aes_instance/stage5/g0_b0__86_i_7/O
                         net (fo=1, routed)           0.771     4.078    gcm_aes_instance/stage5/g0_b0__86_i_7_n_0
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.202 r  gcm_aes_instance/stage5/g0_b0__86_i_2/O
                         net (fo=32, routed)          1.289     5.491    gcm_aes_instance/stage5/SBOX14_out[65]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.615 r  gcm_aes_instance/stage5/g3_b3__86/O
                         net (fo=1, routed)           0.000     5.615    gcm_aes_instance/stage5/g3_b3__86_n_0
    SLICE_X36Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.832 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_97/O
                         net (fo=2, routed)           0.000     5.832    gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_97_n_0
    SLICE_X36Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     5.926 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_35/O
                         net (fo=3, routed)           1.232     7.158    gcm_aes_instance/stage5/in_byte104_in[4]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.316     7.474 r  gcm_aes_instance/stage5/sel__6_i_5__1/O
                         net (fo=1, routed)           1.209     8.683    gcm_aes_instance/stage6/w_s5_encrypted_cb[68]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.491     9.441    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.932    
                         clock uncertainty           -0.125     9.807    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.241    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 3.723ns (38.902%)  route 5.847ns (61.098%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 9.432 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.612    -0.900    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 r  gcm_aes_instance/stage5/sel__2/DOBDO[0]
                         net (fo=5, routed)           1.465     3.019    gcm_aes_instance/stage5/in_byte86_in[7]
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.169 r  gcm_aes_instance/stage5/g0_b0__79_i_7/O
                         net (fo=1, routed)           0.165     3.334    gcm_aes_instance/stage5/g0_b0__79_i_7_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.328     3.662 r  gcm_aes_instance/stage5/g0_b0__79_i_2/O
                         net (fo=32, routed)          1.204     4.867    gcm_aes_instance/stage5/SBOX14_out[121]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.991 r  gcm_aes_instance/stage5/g1_b3__79/O
                         net (fo=1, routed)           0.000     4.991    gcm_aes_instance/stage5/g1_b3__79_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.236 r  gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_88/O
                         net (fo=3, routed)           0.795     6.031    gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_88_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.298     6.329 r  gcm_aes_instance/stage5/sel__0_i_22__1/O
                         net (fo=1, routed)           0.830     7.159    gcm_aes_instance/stage5/sel__0_i_22__1_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  gcm_aes_instance/stage5/sel__0_i_13__1/O
                         net (fo=1, routed)           1.387     8.670    gcm_aes_instance/stage6/w_s5_encrypted_cb[28]
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.482     9.432    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/CLKBWRCLK
                         clock pessimism              0.492     9.923    
                         clock uncertainty           -0.125     9.798    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     9.232    gcm_aes_instance/stage6/sel__0
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 3.493ns (36.448%)  route 6.090ns (63.552%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 9.432 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.598    -0.914    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.540 r  gcm_aes_instance/stage5/sel__6/DOADO[1]
                         net (fo=4, routed)           1.352     2.892    gcm_aes_instance/stage5/in_byte69_in[6]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.016 r  gcm_aes_instance/stage5/g0_b0__89_i_7/O
                         net (fo=2, routed)           0.949     3.965    gcm_aes_instance/stage5/g0_b0__89_i_7_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.089 r  gcm_aes_instance/stage5/g0_b0__90_i_2/O
                         net (fo=32, routed)          1.183     5.272    gcm_aes_instance/stage5/SBOX14_out[33]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.396 r  gcm_aes_instance/stage5/g1_b1__90/O
                         net (fo=1, routed)           0.000     5.396    gcm_aes_instance/stage5/g1_b1__90_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     5.641 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_120/O
                         net (fo=3, routed)           0.694     6.335    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_120_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.298     6.633 r  gcm_aes_instance/stage5/sel__10_i_55__0/O
                         net (fo=2, routed)           1.031     7.664    gcm_aes_instance/stage5/sel__10_i_55__0_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.788 r  gcm_aes_instance/stage5/sel__12_i_7__1/O
                         net (fo=1, routed)           0.882     8.669    gcm_aes_instance/stage6/w_s5_encrypted_cb[118]
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.482     9.432    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
                         clock pessimism              0.492     9.923    
                         clock uncertainty           -0.125     9.798    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.232    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 3.484ns (36.454%)  route 6.073ns (63.546%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[1]
                         net (fo=4, routed)           1.214     2.769    gcm_aes_instance/stage4/in_byte71_in[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.893 r  gcm_aes_instance/stage4/g0_b0__71_i_7/O
                         net (fo=2, routed)           0.508     3.401    gcm_aes_instance/stage4/g0_b0__71_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  gcm_aes_instance/stage4/g0_b0__71_i_2/O
                         net (fo=32, routed)          1.336     4.861    gcm_aes_instance/stage4/SBOX14_out[57]
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.124     4.985 r  gcm_aes_instance/stage4/g0_b3__71/O
                         net (fo=1, routed)           0.000     4.985    gcm_aes_instance/stage4/g0_b3__71_n_0
    SLICE_X39Y16         MUXF7 (Prop_muxf7_I0_O)      0.238     5.223 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_94/O
                         net (fo=2, routed)           0.000     5.223    gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_94_n_0
    SLICE_X39Y16         MUXF8 (Prop_muxf8_I0_O)      0.104     5.327 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_54/O
                         net (fo=4, routed)           1.551     6.878    gcm_aes_instance/stage4/in_byte100_in[4]
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.316     7.194 r  gcm_aes_instance/stage4/sel__8_i_5__0/O
                         net (fo=1, routed)           1.465     8.658    gcm_aes_instance/stage5/w_s4_encrypted_cb[84]
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKARDCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 3.683ns (38.536%)  route 5.874ns (61.464%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.434 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.612    -0.900    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.554 r  gcm_aes_instance/stage5/sel__2/DOBDO[1]
                         net (fo=5, routed)           1.757     3.310    gcm_aes_instance/stage5/in_byte86_in[6]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.152     3.462 r  gcm_aes_instance/stage5/g0_b0__82_i_7/O
                         net (fo=1, routed)           0.299     3.761    gcm_aes_instance/stage5/g0_b0__82_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.087 r  gcm_aes_instance/stage5/g0_b0__82_i_2/O
                         net (fo=32, routed)          1.233     5.320    gcm_aes_instance/stage5/SBOX14_out[97]
    SLICE_X11Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.444 r  gcm_aes_instance/stage5/g3_b1__82/O
                         net (fo=2, routed)           0.000     5.444    gcm_aes_instance/stage5/g3_b1__82_n_0
    SLICE_X11Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.661 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_129/O
                         net (fo=1, routed)           0.000     5.661    gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_129_n_0
    SLICE_X11Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     5.755 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_58/O
                         net (fo=4, routed)           1.415     7.170    gcm_aes_instance/stage5/in_byte112_in[6]
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.316     7.486 r  gcm_aes_instance/stage5/sel__2_i_15__1/O
                         net (fo=1, routed)           1.171     8.657    gcm_aes_instance/stage6/w_s5_encrypted_cb[46]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.484     9.434    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKBWRCLK
                         clock pessimism              0.492     9.925    
                         clock uncertainty           -0.125     9.800    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.234    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 3.719ns (38.944%)  route 5.831ns (61.056%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 9.432 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.612    -0.900    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 r  gcm_aes_instance/stage5/sel__2/DOBDO[0]
                         net (fo=5, routed)           1.465     3.019    gcm_aes_instance/stage5/in_byte86_in[7]
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.169 r  gcm_aes_instance/stage5/g0_b0__79_i_7/O
                         net (fo=1, routed)           0.165     3.334    gcm_aes_instance/stage5/g0_b0__79_i_7_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.328     3.662 r  gcm_aes_instance/stage5/g0_b0__79_i_2/O
                         net (fo=32, routed)          0.882     4.545    gcm_aes_instance/stage5/SBOX14_out[121]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     4.669 r  gcm_aes_instance/stage5/g0_b0__79/O
                         net (fo=1, routed)           0.000     4.669    gcm_aes_instance/stage5/g0_b0__79_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     4.910 r  gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_118/O
                         net (fo=2, routed)           0.963     5.872    gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_118_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.298     6.170 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_44__1/O
                         net (fo=2, routed)           1.103     7.274    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_44__1_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.398 r  gcm_aes_instance/stage5/sel__0_i_15__1/O
                         net (fo=1, routed)           1.252     8.650    gcm_aes_instance/stage6/w_s5_encrypted_cb[30]
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.482     9.432    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/CLKBWRCLK
                         clock pessimism              0.492     9.923    
                         clock uncertainty           -0.125     9.798    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.232    gcm_aes_instance/stage6/sel__0
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 3.466ns (36.306%)  route 6.081ns (63.694%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[1]
                         net (fo=4, routed)           1.214     2.769    gcm_aes_instance/stage4/in_byte71_in[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.893 r  gcm_aes_instance/stage4/g0_b0__71_i_7/O
                         net (fo=2, routed)           0.508     3.401    gcm_aes_instance/stage4/g0_b0__71_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  gcm_aes_instance/stage4/g0_b0__71_i_2/O
                         net (fo=32, routed)          1.444     4.969    gcm_aes_instance/stage4/SBOX14_out[57]
    SLICE_X36Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.093 r  gcm_aes_instance/stage4/g3_b7__71/O
                         net (fo=1, routed)           0.000     5.093    gcm_aes_instance/stage4/g3_b7__71_n_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     5.310 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_97/O
                         net (fo=4, routed)           0.600     5.910    gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_97_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.299     6.209 r  gcm_aes_instance/stage4/sel__6_i_37/O
                         net (fo=1, routed)           0.804     7.013    gcm_aes_instance/stage4/fn_gf_multiply2181_return[4]
    SLICE_X30Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.137 r  gcm_aes_instance/stage4/sel__6_i_5__0/O
                         net (fo=1, routed)           1.510     8.648    gcm_aes_instance/stage5/w_s4_encrypted_cb[68]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 3.675ns (38.489%)  route 5.873ns (61.511%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 9.438 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y2          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__4/DOBDO[2]
                         net (fo=4, routed)           1.417     2.972    gcm_aes_instance/stage4/in_byte73_in[5]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.154     3.126 r  gcm_aes_instance/stage4/g0_b0__73_i_8/O
                         net (fo=2, routed)           0.466     3.592    gcm_aes_instance/stage4/g0_b0__73_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.327     3.919 r  gcm_aes_instance/stage4/g0_b0__74_i_4/O
                         net (fo=32, routed)          1.004     4.923    gcm_aes_instance/stage4/SBOX14_out[35]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.047 r  gcm_aes_instance/stage4/g2_b2__74/O
                         net (fo=1, routed)           0.000     5.047    gcm_aes_instance/stage4/g2_b2__74_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     5.256 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_111/O
                         net (fo=2, routed)           0.000     5.256    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_111_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     5.344 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_40/O
                         net (fo=4, routed)           1.751     7.095    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_40_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.319     7.414 r  gcm_aes_instance/stage4/sel__12_i_6__0/O
                         net (fo=1, routed)           1.235     8.649    gcm_aes_instance/stage5/w_s4_encrypted_cb[117]
    RAMB18_X0Y4          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.488     9.438    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y4          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.492     9.929    
                         clock uncertainty           -0.125     9.804    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.238    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 3.360ns (35.187%)  route 6.189ns (64.813%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 9.442 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[2]
                         net (fo=5, routed)           1.825     3.380    gcm_aes_instance/stage4/in_byte71_in[5]
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  gcm_aes_instance/stage4/g0_b0__72_i_3/O
                         net (fo=32, routed)          1.525     5.029    gcm_aes_instance/stage4/SBOX14_out[50]
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.153 r  gcm_aes_instance/stage4/g0_b1__72/O
                         net (fo=1, routed)           0.000     5.153    gcm_aes_instance/stage4/g0_b1__72_n_0
    SLICE_X42Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     5.394 r  gcm_aes_instance/stage4/SBOX_inferred__40/sel__2_i_108/O
                         net (fo=1, routed)           0.000     5.394    gcm_aes_instance/stage4/SBOX_inferred__40/sel__2_i_108_n_0
    SLICE_X42Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.492 r  gcm_aes_instance/stage4/SBOX_inferred__40/sel__2_i_38/O
                         net (fo=5, routed)           1.327     6.819    gcm_aes_instance/stage4/in_byte109_in[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.319     7.138 r  gcm_aes_instance/stage4/sel__2_i_6__0/O
                         net (fo=1, routed)           1.512     8.650    gcm_aes_instance/stage5/w_s4_encrypted_cb[37]
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.492     9.442    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
                         clock pessimism              0.492     9.933    
                         clock uncertainty           -0.125     9.808    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.242    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 3.466ns (36.331%)  route 6.074ns (63.669%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.553 r  gcm_aes_instance/stage5/sel__2/DOADO[1]
                         net (fo=4, routed)           1.630     3.183    gcm_aes_instance/stage5/in_byte77_in[6]
    SLICE_X14Y18         LUT5 (Prop_lut5_I0_O)        0.124     3.307 r  gcm_aes_instance/stage5/g0_b0__86_i_7/O
                         net (fo=1, routed)           0.771     4.078    gcm_aes_instance/stage5/g0_b0__86_i_7_n_0
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.202 r  gcm_aes_instance/stage5/g0_b0__86_i_2/O
                         net (fo=32, routed)          1.289     5.491    gcm_aes_instance/stage5/SBOX14_out[65]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.615 r  gcm_aes_instance/stage5/g3_b3__86/O
                         net (fo=1, routed)           0.000     5.615    gcm_aes_instance/stage5/g3_b3__86_n_0
    SLICE_X36Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.832 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_97/O
                         net (fo=2, routed)           0.578     6.410    gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_97_n_0
    SLICE_X37Y22         LUT5 (Prop_lut5_I1_O)        0.299     6.709 r  gcm_aes_instance/stage5/sel__8_i_17__1/O
                         net (fo=2, routed)           0.937     7.646    gcm_aes_instance/stage5/sel__8_i_17__1_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.770 r  gcm_aes_instance/stage5/sel__8_i_4__0/O
                         net (fo=1, routed)           0.869     8.639    gcm_aes_instance/stage6/w_s5_encrypted_cb[83]
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 3.723ns (38.637%)  route 5.913ns (61.363%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 9.443 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.605    -0.907    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 r  gcm_aes_instance/stage6/sel__8/DOADO[0]
                         net (fo=5, routed)           1.869     3.416    gcm_aes_instance/stage6/in_byte87_in[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I2_O)        0.150     3.566 r  gcm_aes_instance/stage6/g0_b0__97_i_7/O
                         net (fo=1, routed)           0.469     4.035    gcm_aes_instance/stage6/g0_b0__97_i_7_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.328     4.363 r  gcm_aes_instance/stage6/g0_b0__97_i_2/O
                         net (fo=32, routed)          0.957     5.320    gcm_aes_instance/stage6/SBOX14_out[105]
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.444 r  gcm_aes_instance/stage6/g1_b7__97/O
                         net (fo=1, routed)           0.000     5.444    gcm_aes_instance/stage6/g1_b7__97_n_0
    SLICE_X39Y41         MUXF7 (Prop_muxf7_I1_O)      0.245     5.689 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_65/O
                         net (fo=4, routed)           0.708     6.397    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_65_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.298     6.695 r  gcm_aes_instance/stage6/sel__2_i_33__1/O
                         net (fo=2, routed)           0.966     7.661    gcm_aes_instance/stage6/fn_gf_multiply2357_return[3]
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.785 r  gcm_aes_instance/stage6/sel__2_i_12__2/O
                         net (fo=1, routed)           0.944     8.729    gcm_aes_instance/stage7/w_s6_encrypted_cb[20]
    RAMB18_X1Y17         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.493     9.443    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y17         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.578    10.020    
                         clock uncertainty           -0.125     9.895    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     9.329    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 3.491ns (36.595%)  route 6.049ns (63.405%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 9.441 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.609    -0.903    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y4          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.551 r  gcm_aes_instance/stage5/sel__12/DOBDO[1]
                         net (fo=4, routed)           1.403     2.954    gcm_aes_instance/stage5/in_byte89_in[6]
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.078 r  gcm_aes_instance/stage5/g0_b0__80_i_7/O
                         net (fo=2, routed)           0.910     3.988    gcm_aes_instance/stage5/g0_b0__80_i_7_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I0_O)        0.124     4.112 r  gcm_aes_instance/stage5/g0_b0__81_i_2/O
                         net (fo=32, routed)          1.255     5.367    gcm_aes_instance/stage5/SBOX14_out[105]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  gcm_aes_instance/stage5/g1_b7__81/O
                         net (fo=1, routed)           0.000     5.491    gcm_aes_instance/stage5/g1_b7__81_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     5.736 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_57/O
                         net (fo=1, routed)           0.000     5.736    gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_57_n_0
    SLICE_X40Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     5.840 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_17/O
                         net (fo=11, routed)          1.489     7.329    gcm_aes_instance/stage5/in_byte102_in[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.316     7.645 r  gcm_aes_instance/stage5/sel__6_i_1__1/O
                         net (fo=1, routed)           0.991     8.637    gcm_aes_instance/stage6/w_s5_encrypted_cb[64]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.491     9.441    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.932    
                         clock uncertainty           -0.125     9.807    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.241    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__6/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 3.490ns (36.631%)  route 6.037ns (63.369%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.431 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y5          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.553 r  gcm_aes_instance/stage4/sel__6/DOBDO[3]
                         net (fo=5, routed)           1.642     3.195    gcm_aes_instance/stage4/in_byte78_in[4]
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     3.319 r  gcm_aes_instance/stage4/g0_b0__70_i_8/O
                         net (fo=1, routed)           0.622     3.941    gcm_aes_instance/stage4/g0_b0__70_i_8_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I3_O)        0.124     4.065 r  gcm_aes_instance/stage4/g0_b0__70_i_4/O
                         net (fo=32, routed)          1.055     5.120    gcm_aes_instance/stage4/SBOX14_out[67]
    SLICE_X30Y11         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  gcm_aes_instance/stage4/g1_b5__70/O
                         net (fo=1, routed)           0.000     5.244    gcm_aes_instance/stage4/g1_b5__70_n_0
    SLICE_X30Y11         MUXF7 (Prop_muxf7_I1_O)      0.247     5.491 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_80/O
                         net (fo=1, routed)           0.000     5.491    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_80_n_0
    SLICE_X30Y11         MUXF8 (Prop_muxf8_I0_O)      0.098     5.589 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_26/O
                         net (fo=5, routed)           1.472     7.061    gcm_aes_instance/stage4/in_byte104_in[2]
    SLICE_X15Y9          LUT6 (Prop_lut6_I0_O)        0.319     7.380 r  gcm_aes_instance/stage4/sel__6_i_3__0/O
                         net (fo=1, routed)           1.247     8.626    gcm_aes_instance/stage5/w_s4_encrypted_cb[66]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.481     9.431    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.922    
                         clock uncertainty           -0.125     9.797    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.231    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 3.675ns (38.589%)  route 5.848ns (61.411%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 9.436 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y2          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__4/DOBDO[2]
                         net (fo=4, routed)           1.417     2.972    gcm_aes_instance/stage4/in_byte73_in[5]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.154     3.126 r  gcm_aes_instance/stage4/g0_b0__73_i_8/O
                         net (fo=2, routed)           0.466     3.592    gcm_aes_instance/stage4/g0_b0__73_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.327     3.919 r  gcm_aes_instance/stage4/g0_b0__74_i_4/O
                         net (fo=32, routed)          1.004     4.923    gcm_aes_instance/stage4/SBOX14_out[35]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.047 r  gcm_aes_instance/stage4/g2_b2__74/O
                         net (fo=1, routed)           0.000     5.047    gcm_aes_instance/stage4/g2_b2__74_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I0_O)      0.209     5.256 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_111/O
                         net (fo=2, routed)           0.000     5.256    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_111_n_0
    SLICE_X50Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     5.344 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_40/O
                         net (fo=4, routed)           1.741     7.085    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_40_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I0_O)        0.319     7.404 r  gcm_aes_instance/stage4/sel__10_i_14__0/O
                         net (fo=1, routed)           1.220     8.624    gcm_aes_instance/stage5/w_s4_encrypted_cb[109]
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.486     9.436    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.492     9.927    
                         clock uncertainty           -0.125     9.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     9.236    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 3.466ns (36.369%)  route 6.064ns (63.631%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.604    -0.908    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.546 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, routed)           1.488     3.034    gcm_aes_instance/stage5/in_byte70_in[7]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     3.158 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, routed)           0.974     4.131    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.255 r  gcm_aes_instance/stage5/g0_b0__87_i_2/O
                         net (fo=32, routed)          0.875     5.131    gcm_aes_instance/stage5/SBOX14_out[57]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.255 r  gcm_aes_instance/stage5/g3_b1__87/O
                         net (fo=1, routed)           0.000     5.255    gcm_aes_instance/stage5/g3_b1__87_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.472 r  gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_111/O
                         net (fo=3, routed)           0.926     6.397    gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_111_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.299     6.696 r  gcm_aes_instance/stage5/sel__6_i_54/O
                         net (fo=2, routed)           0.725     7.421    gcm_aes_instance/stage5/sel__6_i_54_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  gcm_aes_instance/stage5/sel__8_i_7__0/O
                         net (fo=1, routed)           1.077     8.622    gcm_aes_instance/stage6/w_s5_encrypted_cb[86]
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 3.491ns (36.678%)  route 6.027ns (63.322%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.437 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.609    -0.903    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y4          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.551 r  gcm_aes_instance/stage5/sel__12/DOBDO[1]
                         net (fo=4, routed)           1.403     2.954    gcm_aes_instance/stage5/in_byte89_in[6]
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.078 r  gcm_aes_instance/stage5/g0_b0__80_i_7/O
                         net (fo=2, routed)           0.910     3.988    gcm_aes_instance/stage5/g0_b0__80_i_7_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I0_O)        0.124     4.112 r  gcm_aes_instance/stage5/g0_b0__81_i_2/O
                         net (fo=32, routed)          1.255     5.367    gcm_aes_instance/stage5/SBOX14_out[105]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  gcm_aes_instance/stage5/g1_b7__81/O
                         net (fo=1, routed)           0.000     5.491    gcm_aes_instance/stage5/g1_b7__81_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     5.736 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_57/O
                         net (fo=1, routed)           0.000     5.736    gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_57_n_0
    SLICE_X40Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     5.840 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_17/O
                         net (fo=11, routed)          1.654     7.494    gcm_aes_instance/stage5/in_byte102_in[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.316     7.810 r  gcm_aes_instance/stage5/sel__8_i_8__1/O
                         net (fo=1, routed)           0.805     8.615    gcm_aes_instance/stage6/w_s5_encrypted_cb[87]
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.487     9.437    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
                         clock pessimism              0.492     9.928    
                         clock uncertainty           -0.125     9.803    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     9.237    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 3.453ns (36.289%)  route 6.062ns (63.711%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 9.439 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.553 r  gcm_aes_instance/stage5/sel__2/DOADO[1]
                         net (fo=4, routed)           1.630     3.183    gcm_aes_instance/stage5/in_byte77_in[6]
    SLICE_X14Y18         LUT5 (Prop_lut5_I0_O)        0.124     3.307 r  gcm_aes_instance/stage5/g0_b0__86_i_7/O
                         net (fo=1, routed)           0.771     4.078    gcm_aes_instance/stage5/g0_b0__86_i_7_n_0
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.202 r  gcm_aes_instance/stage5/g0_b0__86_i_2/O
                         net (fo=32, routed)          1.175     5.377    gcm_aes_instance/stage5/SBOX14_out[65]
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.501 r  gcm_aes_instance/stage5/g3_b0__86/O
                         net (fo=1, routed)           0.000     5.501    gcm_aes_instance/stage5/g3_b0__86_n_0
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.718 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_121/O
                         net (fo=2, routed)           0.000     5.718    gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_121_n_0
    SLICE_X35Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     5.812 r  gcm_aes_instance/stage5/SBOX_inferred__38/sel__6_i_48/O
                         net (fo=3, routed)           1.545     7.358    gcm_aes_instance/stage5/in_byte104_in[7]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.316     7.674 r  gcm_aes_instance/stage5/sel__6_i_16__1/O
                         net (fo=1, routed)           0.941     8.614    gcm_aes_instance/stage6/w_s5_encrypted_cb[79]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.489     9.439    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.930    
                         clock uncertainty           -0.125     9.805    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     9.239    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 3.683ns (38.732%)  route 5.826ns (61.268%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.434 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.612    -0.900    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.554 r  gcm_aes_instance/stage5/sel__2/DOBDO[1]
                         net (fo=5, routed)           1.757     3.310    gcm_aes_instance/stage5/in_byte86_in[6]
    SLICE_X9Y20          LUT3 (Prop_lut3_I0_O)        0.152     3.462 r  gcm_aes_instance/stage5/g0_b0__82_i_7/O
                         net (fo=1, routed)           0.299     3.761    gcm_aes_instance/stage5/g0_b0__82_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.087 r  gcm_aes_instance/stage5/g0_b0__82_i_2/O
                         net (fo=32, routed)          1.174     5.261    gcm_aes_instance/stage5/SBOX14_out[97]
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.385 r  gcm_aes_instance/stage5/g3_b5__82/O
                         net (fo=1, routed)           0.000     5.385    gcm_aes_instance/stage5/g3_b5__82_n_0
    SLICE_X11Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     5.602 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_90/O
                         net (fo=1, routed)           0.000     5.602    gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_90_n_0
    SLICE_X11Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.696 r  gcm_aes_instance/stage5/SBOX_inferred__34/sel__2_i_29/O
                         net (fo=5, routed)           1.427     7.123    gcm_aes_instance/stage5/in_byte112_in[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.316     7.439 r  gcm_aes_instance/stage5/sel__2_i_11__1/O
                         net (fo=1, routed)           1.170     8.609    gcm_aes_instance/stage6/w_s5_encrypted_cb[42]
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.484     9.434    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y12         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKBWRCLK
                         clock pessimism              0.492     9.925    
                         clock uncertainty           -0.125     9.800    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     9.234    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__6/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 3.490ns (36.723%)  route 6.014ns (63.277%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.611    -0.901    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y5          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.553 r  gcm_aes_instance/stage4/sel__6/DOBDO[3]
                         net (fo=5, routed)           1.642     3.195    gcm_aes_instance/stage4/in_byte78_in[4]
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124     3.319 r  gcm_aes_instance/stage4/g0_b0__70_i_8/O
                         net (fo=1, routed)           0.622     3.941    gcm_aes_instance/stage4/g0_b0__70_i_8_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I3_O)        0.124     4.065 r  gcm_aes_instance/stage4/g0_b0__70_i_4/O
                         net (fo=32, routed)          1.055     5.120    gcm_aes_instance/stage4/SBOX14_out[67]
    SLICE_X30Y11         LUT6 (Prop_lut6_I3_O)        0.124     5.244 r  gcm_aes_instance/stage4/g1_b5__70/O
                         net (fo=1, routed)           0.000     5.244    gcm_aes_instance/stage4/g1_b5__70_n_0
    SLICE_X30Y11         MUXF7 (Prop_muxf7_I1_O)      0.247     5.491 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_80/O
                         net (fo=1, routed)           0.000     5.491    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_80_n_0
    SLICE_X30Y11         MUXF8 (Prop_muxf8_I0_O)      0.098     5.589 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_26/O
                         net (fo=5, routed)           1.482     7.071    gcm_aes_instance/stage4/in_byte104_in[2]
    SLICE_X15Y9          LUT6 (Prop_lut6_I0_O)        0.319     7.390 r  gcm_aes_instance/stage4/sel__6_i_11__0/O
                         net (fo=1, routed)           1.213     8.603    gcm_aes_instance/stage5/w_s4_encrypted_cb[74]
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 3.369ns (35.378%)  route 6.154ns (64.622%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 9.444 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.607    -0.905    gcm_aes_instance/stage6/clk_out
    RAMB18_X0Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.549 r  gcm_aes_instance/stage6/sel__4/DOBDO[2]
                         net (fo=5, routed)           2.401     3.950    gcm_aes_instance/stage6/in_byte73_in[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  gcm_aes_instance/stage6/g0_b0__104_i_3/O
                         net (fo=32, routed)          1.432     5.506    gcm_aes_instance/stage6/SBOX14_out[50]
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.630 r  gcm_aes_instance/stage6/g1_b0__104/O
                         net (fo=1, routed)           0.000     5.630    gcm_aes_instance/stage6/g1_b0__104_n_0
    SLICE_X49Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     5.875 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_114/O
                         net (fo=2, routed)           0.719     6.593    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_114_n_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I0_O)        0.298     6.891 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, routed)           0.874     7.765    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.889 r  gcm_aes_instance/stage6/sel__0_i_15__2/O
                         net (fo=1, routed)           0.729     8.618    gcm_aes_instance/stage7/w_s6_encrypted_cb[33]
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.494     9.444    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.492     9.935    
                         clock uncertainty           -0.125     9.810    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.244    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 3.491ns (36.692%)  route 6.023ns (63.308%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 9.439 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.609    -0.903    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y4          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.551 r  gcm_aes_instance/stage5/sel__12/DOBDO[1]
                         net (fo=4, routed)           1.403     2.954    gcm_aes_instance/stage5/in_byte89_in[6]
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.078 r  gcm_aes_instance/stage5/g0_b0__80_i_7/O
                         net (fo=2, routed)           0.910     3.988    gcm_aes_instance/stage5/g0_b0__80_i_7_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I0_O)        0.124     4.112 r  gcm_aes_instance/stage5/g0_b0__81_i_2/O
                         net (fo=32, routed)          1.255     5.367    gcm_aes_instance/stage5/SBOX14_out[105]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  gcm_aes_instance/stage5/g1_b7__81/O
                         net (fo=1, routed)           0.000     5.491    gcm_aes_instance/stage5/g1_b7__81_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     5.736 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_57/O
                         net (fo=1, routed)           0.000     5.736    gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_57_n_0
    SLICE_X40Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     5.840 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_17/O
                         net (fo=11, routed)          1.481     7.321    gcm_aes_instance/stage5/in_byte102_in[0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.316     7.637 r  gcm_aes_instance/stage5/sel__6_i_9__1/O
                         net (fo=1, routed)           0.974     8.611    gcm_aes_instance/stage6/w_s5_encrypted_cb[72]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.489     9.439    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKBWRCLK
                         clock pessimism              0.492     9.930    
                         clock uncertainty           -0.125     9.805    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     9.239    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__12/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 3.723ns (39.146%)  route 5.788ns (60.854%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 9.442 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.610    -0.902    gcm_aes_instance/stage4/clk_out
    RAMB18_X1Y4          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.552 r  gcm_aes_instance/stage4/sel__12/DOBDO[0]
                         net (fo=5, routed)           1.436     2.988    gcm_aes_instance/stage4/in_byte89_in[7]
    SLICE_X42Y10         LUT3 (Prop_lut3_I2_O)        0.150     3.138 r  gcm_aes_instance/stage4/g0_b0__66_i_7/O
                         net (fo=1, routed)           0.452     3.590    gcm_aes_instance/stage4/g0_b0__66_i_7_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.328     3.918 r  gcm_aes_instance/stage4/g0_b0__66_i_2/O
                         net (fo=32, routed)          0.955     4.874    gcm_aes_instance/stage4/SBOX14_out[97]
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.124     4.998 r  gcm_aes_instance/stage4/g1_b1__66/O
                         net (fo=1, routed)           0.000     4.998    gcm_aes_instance/stage4/g1_b1__66_n_0
    SLICE_X39Y11         MUXF7 (Prop_muxf7_I1_O)      0.245     5.243 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_120/O
                         net (fo=2, routed)           0.465     5.708    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_120_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.298     6.006 r  gcm_aes_instance/stage4/sel__2_i_44__0/O
                         net (fo=1, routed)           1.138     7.144    gcm_aes_instance/stage4/sel__2_i_44__0_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.268 r  gcm_aes_instance/stage4/sel__2_i_7__0/O
                         net (fo=1, routed)           1.341     8.609    gcm_aes_instance/stage5/w_s4_encrypted_cb[38]
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.492     9.442    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y3          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
                         clock pessimism              0.492     9.933    
                         clock uncertainty           -0.125     9.808    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.242    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          9.242    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 3.453ns (36.379%)  route 6.039ns (63.621%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.428 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.613    -0.899    gcm_aes_instance/stage4/clk_out
    RAMB18_X2Y3          RAMB18E1                                     r  gcm_aes_instance/stage4/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.555 r  gcm_aes_instance/stage4/sel__0/DOADO[1]
                         net (fo=4, routed)           1.214     2.769    gcm_aes_instance/stage4/in_byte71_in[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.893 r  gcm_aes_instance/stage4/g0_b0__71_i_7/O
                         net (fo=2, routed)           0.508     3.401    gcm_aes_instance/stage4/g0_b0__71_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  gcm_aes_instance/stage4/g0_b0__71_i_2/O
                         net (fo=32, routed)          1.657     5.182    gcm_aes_instance/stage4/SBOX14_out[57]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.306 r  gcm_aes_instance/stage4/g3_b1__71/O
                         net (fo=1, routed)           0.000     5.306    gcm_aes_instance/stage4/g3_b1__71_n_0
    SLICE_X37Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     5.523 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_113/O
                         net (fo=1, routed)           0.000     5.523    gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_113_n_0
    SLICE_X37Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     5.617 r  gcm_aes_instance/stage4/SBOX_inferred__39/sel__6_i_42/O
                         net (fo=5, routed)           1.318     6.934    gcm_aes_instance/stage4/in_byte100_in[6]
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.316     7.250 r  gcm_aes_instance/stage4/sel__8_i_7/O
                         net (fo=1, routed)           1.343     8.593    gcm_aes_instance/stage5/w_s4_encrypted_cb[86]
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.478     9.428    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKARDCLK
                         clock pessimism              0.492     9.919    
                         clock uncertainty           -0.125     9.794    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.228    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 3.369ns (35.454%)  route 6.134ns (64.546%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.434 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.607    -0.905    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y5          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  gcm_aes_instance/stage5/sel__0/DOADO[2]
                         net (fo=5, routed)           2.057     3.606    gcm_aes_instance/stage5/in_byte71_in[5]
    SLICE_X29Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.730 r  gcm_aes_instance/stage5/g0_b0__87_i_3/O
                         net (fo=32, routed)          1.440     5.170    gcm_aes_instance/stage5/SBOX14_out[58]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.294 r  gcm_aes_instance/stage5/g1_b1__87/O
                         net (fo=1, routed)           0.000     5.294    gcm_aes_instance/stage5/g1_b1__87_n_0
    SLICE_X33Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     5.539 r  gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_110/O
                         net (fo=3, routed)           0.979     6.518    gcm_aes_instance/stage5/SBOX_inferred__39/sel__6_i_110_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.298     6.816 r  gcm_aes_instance/stage5/sel__8_i_24__0/O
                         net (fo=1, routed)           0.574     7.390    gcm_aes_instance/stage5/sel__8_i_24__0_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.514 r  gcm_aes_instance/stage5/sel__8_i_15__1/O
                         net (fo=1, routed)           1.083     8.598    gcm_aes_instance/stage6/w_s5_encrypted_cb[94]
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.484     9.434    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y13         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKBWRCLK
                         clock pessimism              0.492     9.925    
                         clock uncertainty           -0.125     9.800    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.234    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 3.484ns (36.662%)  route 6.019ns (63.338%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 9.441 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.609    -0.903    gcm_aes_instance/stage5/clk_out
    RAMB18_X0Y4          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.551 r  gcm_aes_instance/stage5/sel__12/DOBDO[3]
                         net (fo=4, routed)           1.292     2.843    gcm_aes_instance/stage5/in_byte89_in[4]
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124     2.967 r  gcm_aes_instance/stage5/g0_b0__80_i_8/O
                         net (fo=2, routed)           1.029     3.996    gcm_aes_instance/stage5/g0_b0__80_i_8_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  gcm_aes_instance/stage5/g0_b0__81_i_4/O
                         net (fo=32, routed)          1.151     5.272    gcm_aes_instance/stage5/SBOX14_out[107]
    SLICE_X38Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.396 r  gcm_aes_instance/stage5/g0_b1__81/O
                         net (fo=1, routed)           0.000     5.396    gcm_aes_instance/stage5/g0_b1__81_n_0
    SLICE_X38Y21         MUXF7 (Prop_muxf7_I0_O)      0.241     5.637 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_116/O
                         net (fo=2, routed)           0.000     5.637    gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_116_n_0
    SLICE_X38Y21         MUXF8 (Prop_muxf8_I0_O)      0.098     5.735 r  gcm_aes_instance/stage5/SBOX_inferred__33/sel__6_i_46/O
                         net (fo=4, routed)           1.285     7.019    gcm_aes_instance/stage5/in_byte102_in[6]
    SLICE_X38Y26         LUT6 (Prop_lut6_I2_O)        0.319     7.338 r  gcm_aes_instance/stage5/sel__6_i_7__1/O
                         net (fo=1, routed)           1.262     8.600    gcm_aes_instance/stage6/w_s5_encrypted_cb[70]
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.491     9.441    gcm_aes_instance/stage6/clk_out
    RAMB18_X1Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
                         clock pessimism              0.492     9.932    
                         clock uncertainty           -0.125     9.807    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.241    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 3.337ns (35.093%)  route 6.172ns (64.907%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 9.445 - 10.945 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.607    -0.905    gcm_aes_instance/stage6/clk_out
    RAMB18_X0Y14         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.549 r  gcm_aes_instance/stage6/sel__4/DOBDO[2]
                         net (fo=5, routed)           2.401     3.950    gcm_aes_instance/stage6/in_byte73_in[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  gcm_aes_instance/stage6/g0_b0__104_i_3/O
                         net (fo=32, routed)          1.420     5.494    gcm_aes_instance/stage6/SBOX14_out[50]
    SLICE_X50Y42         LUT6 (Prop_lut6_I2_O)        0.124     5.618 r  gcm_aes_instance/stage6/g3_b3__104/O
                         net (fo=1, routed)           0.000     5.618    gcm_aes_instance/stage6/g3_b3__104_n_0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     5.832 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89/O
                         net (fo=2, routed)           0.810     6.642    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I1_O)        0.297     6.939 r  gcm_aes_instance/stage6/sel__0_i_30/O
                         net (fo=2, routed)           0.808     7.747    gcm_aes_instance/stage6/fn_gf_multiply2352_return[3]
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.871 r  gcm_aes_instance/stage6/sel__0_i_4__2/O
                         net (fo=1, routed)           0.733     8.604    gcm_aes_instance/stage7/w_s6_encrypted_cb[44]
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.495    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.278 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.859    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.950 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        1.495     9.445    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y19         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.492     9.936    
                         clock uncertainty           -0.125     9.811    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.245    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  0.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[847]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[847]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.906%)  route 0.231ns (62.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.552    -0.629    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X35Y28         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[847]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[847]/Q
                         net (fo=1, routed)           0.231    -0.257    gcm_aes_instance/stage5/D[48]
    SLICE_X45Y27         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[847]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/stage5/clk_out
    SLICE_X45Y27         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[847]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.075    -0.290    gcm_aes_instance/stage5/r_key_schedule_reg[847]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[566]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[566]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.627%)  route 0.234ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X43Y20         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[566]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[566]/Q
                         net (fo=1, routed)           0.234    -0.253    gcm_aes_instance/stage4/D[73]
    SLICE_X33Y20         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[566]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/stage4/clk_out
    SLICE_X33Y20         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[566]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.070    -0.295    gcm_aes_instance/stage4/r_key_schedule_reg[566]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_iv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage3/r_j0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.754%)  route 0.243ns (63.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.563    -0.618    gcm_aes_instance/stage2/clk_out
    SLICE_X28Y6          FDRE                                         r  gcm_aes_instance/stage2/r_iv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/stage2/r_iv_reg[4]/Q
                         net (fo=1, routed)           0.243    -0.235    gcm_aes_instance/stage3/Q[3]
    SLICE_X37Y6          FDRE                                         r  gcm_aes_instance/stage3/r_j0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.832    -0.858    gcm_aes_instance/stage3/clk_out
    SLICE_X37Y6          FDRE                                         r  gcm_aes_instance/stage3/r_j0_reg[4]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.070    -0.284    gcm_aes_instance/stage3/r_j0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[721]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[721]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.071%)  route 0.229ns (61.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.552    -0.629    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X44Y26         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[721]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[721]/Q
                         net (fo=1, routed)           0.229    -0.259    gcm_aes_instance/stage5/D[174]
    SLICE_X34Y26         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[721]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.816    -0.874    gcm_aes_instance/stage5/clk_out
    SLICE_X34Y26         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[721]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.059    -0.311    gcm_aes_instance/stage5/r_key_schedule_reg[721]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[639]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.752%)  route 0.253ns (64.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.557    -0.624    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X41Y17         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[639]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[639]/Q
                         net (fo=1, routed)           0.253    -0.230    gcm_aes_instance/stage4/D[0]
    SLICE_X32Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage4/clk_out
    SLICE_X32Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[639]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.075    -0.287    gcm_aes_instance/stage4/r_key_schedule_reg[639]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[621]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[621]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.017%)  route 0.217ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.556    -0.625    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X38Y18         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[621]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[621]/Q
                         net (fo=1, routed)           0.217    -0.244    gcm_aes_instance/stage4/D[18]
    SLICE_X34Y16         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[621]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage4/clk_out
    SLICE_X34Y16         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[621]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.059    -0.303    gcm_aes_instance/stage4/r_key_schedule_reg[621]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[735]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[735]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.848%)  route 0.252ns (64.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.551    -0.630    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X41Y23         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[735]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[735]/Q
                         net (fo=1, routed)           0.252    -0.237    gcm_aes_instance/stage5/D[160]
    SLICE_X29Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[735]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.820    -0.870    gcm_aes_instance/stage5/clk_out
    SLICE_X29Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[735]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.070    -0.296    gcm_aes_instance/stage5/r_key_schedule_reg[735]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[811]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[811]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.651%)  route 0.254ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.556    -0.625    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X36Y31         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[811]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[811]/Q
                         net (fo=1, routed)           0.254    -0.230    gcm_aes_instance/stage5/D[84]
    SLICE_X28Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[811]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[811]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.072    -0.290    gcm_aes_instance/stage5/r_key_schedule_reg[811]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[693]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[693]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.921%)  route 0.252ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.553    -0.628    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X36Y28         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[693]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[693]/Q
                         net (fo=1, routed)           0.252    -0.236    gcm_aes_instance/stage5/D[202]
    SLICE_X28Y28         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[693]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y28         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[693]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.066    -0.299    gcm_aes_instance/stage5/r_key_schedule_reg[693]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[733]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[733]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.553    -0.628    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X41Y22         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[733]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[733]/Q
                         net (fo=1, routed)           0.253    -0.235    gcm_aes_instance/stage5/D[162]
    SLICE_X29Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[733]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.820    -0.870    gcm_aes_instance/stage5/clk_out
    SLICE_X29Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[733]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.066    -0.300    gcm_aes_instance/stage5/r_key_schedule_reg[733]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[731]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[731]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.908%)  route 0.237ns (59.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.551    -0.630    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X38Y23         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[731]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[731]/Q
                         net (fo=1, routed)           0.237    -0.229    gcm_aes_instance/stage5/D[164]
    SLICE_X28Y23         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[731]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.818    -0.872    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y23         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[731]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.072    -0.296    gcm_aes_instance/stage5/r_key_schedule_reg[731]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[564]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.552    -0.629    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X44Y23         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[564]/Q
                         net (fo=1, routed)           0.249    -0.239    gcm_aes_instance/stage4/D[75]
    SLICE_X34Y23         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[564]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.816    -0.874    gcm_aes_instance/stage4/clk_out
    SLICE_X34Y23         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[564]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.063    -0.307    gcm_aes_instance/stage4/r_key_schedule_reg[564]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[804]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[804]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.359%)  route 0.233ns (58.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X38Y29         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[804]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[804]/Q
                         net (fo=1, routed)           0.233    -0.231    gcm_aes_instance/stage5/D[91]
    SLICE_X30Y29         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[804]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/stage5/clk_out
    SLICE_X30Y29         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[804]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.064    -0.301    gcm_aes_instance/stage5/r_key_schedule_reg[804]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[792]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[792]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.146%)  route 0.245ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.555    -0.626    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X38Y30         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[792]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[792]/Q
                         net (fo=1, routed)           0.245    -0.218    gcm_aes_instance/stage5/D[103]
    SLICE_X29Y30         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[792]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.823    -0.867    gcm_aes_instance/stage5/clk_out
    SLICE_X29Y30         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[792]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.072    -0.291    gcm_aes_instance/stage5/r_key_schedule_reg[792]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[801]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[801]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.083%)  route 0.245ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.557    -0.624    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X38Y32         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[801]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[801]/Q
                         net (fo=1, routed)           0.245    -0.215    gcm_aes_instance/stage5/D[94]
    SLICE_X28Y32         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[801]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.825    -0.865    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y32         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[801]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.070    -0.291    gcm_aes_instance/stage5/r_key_schedule_reg[801]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[656]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[656]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.087%)  route 0.237ns (64.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X43Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[656]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[656]/Q
                         net (fo=1, routed)           0.237    -0.263    gcm_aes_instance/stage5/D[239]
    SLICE_X35Y20         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[656]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.820    -0.870    gcm_aes_instance/stage5/clk_out
    SLICE_X35Y20         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[656]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.019    -0.347    gcm_aes_instance/stage5/r_key_schedule_reg[656]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[653]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[653]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.553    -0.628    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X43Y21         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[653]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[653]/Q
                         net (fo=8, routed)           0.285    -0.202    gcm_aes_instance/keyexpan4/D[434]
    SLICE_X29Y17         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[653]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.825    -0.865    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X29Y17         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[653]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.070    -0.291    gcm_aes_instance/keyexpan4/r_key_schedule_reg[653]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[754]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.184%)  route 0.284ns (66.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X44Y22         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[754]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[754]/Q
                         net (fo=35, routed)          0.284    -0.202    gcm_aes_instance/keyexpan4/D[333]
    SLICE_X32Y22         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.819    -0.871    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X32Y22         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.072    -0.295    gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[818]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[818]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.467%)  route 0.293ns (67.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.553    -0.628    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X37Y27         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[818]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[818]/Q
                         net (fo=1, routed)           0.293    -0.194    gcm_aes_instance/stage5/D[77]
    SLICE_X28Y29         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[818]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.822    -0.868    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y29         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[818]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.072    -0.292    gcm_aes_instance/stage5/r_key_schedule_reg[818]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[626]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[626]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.643%)  route 0.291ns (67.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.556    -0.625    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X37Y18         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[626]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[626]/Q
                         net (fo=1, routed)           0.291    -0.193    gcm_aes_instance/stage4/D[13]
    SLICE_X33Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[626]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage4/clk_out
    SLICE_X33Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[626]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.070    -0.292    gcm_aes_instance/stage4/r_key_schedule_reg[626]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[618]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[618]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.514%)  route 0.293ns (67.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X36Y20         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[618]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[618]/Q
                         net (fo=1, routed)           0.293    -0.194    gcm_aes_instance/stage4/D[21]
    SLICE_X33Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[618]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage4/clk_out
    SLICE_X33Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[618]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.066    -0.296    gcm_aes_instance/stage4/r_key_schedule_reg[618]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[737]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[737]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.844%)  route 0.288ns (67.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X40Y20         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[737]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[737]/Q
                         net (fo=26, routed)          0.288    -0.198    gcm_aes_instance/keyexpan4/D[350]
    SLICE_X30Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[737]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X30Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[737]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.063    -0.302    gcm_aes_instance/keyexpan4/r_key_schedule_reg[737]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[787]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[787]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.495%)  route 0.273ns (62.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.553    -0.628    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X42Y28         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[787]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[787]/Q
                         net (fo=1, routed)           0.273    -0.191    gcm_aes_instance/stage5/D[108]
    SLICE_X28Y28         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[787]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y28         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[787]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.070    -0.295    gcm_aes_instance/stage5/r_key_schedule_reg[787]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[734]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[734]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.485%)  route 0.293ns (67.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.550    -0.631    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X43Y24         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[734]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[734]/Q
                         net (fo=1, routed)           0.293    -0.197    gcm_aes_instance/stage5/D[161]
    SLICE_X30Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[734]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.819    -0.871    gcm_aes_instance/stage5/clk_out
    SLICE_X30Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[734]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.063    -0.304    gcm_aes_instance/stage5/r_key_schedule_reg[734]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[705]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.524%)  route 0.251ns (60.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.555    -0.626    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X38Y19         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[705]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[705]/Q
                         net (fo=5, routed)           0.251    -0.211    gcm_aes_instance/keyexpan4/D[382]
    SLICE_X31Y22         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.819    -0.871    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X31Y22         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.047    -0.320    gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[663]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[663]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.826%)  route 0.258ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.555    -0.626    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X46Y20         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[663]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[663]/Q
                         net (fo=8, routed)           0.258    -0.204    gcm_aes_instance/keyexpan4/D[424]
    SLICE_X30Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[663]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X30Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[663]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.052    -0.313    gcm_aes_instance/keyexpan4/r_key_schedule_reg[663]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[668]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.007%)  route 0.241ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.550    -0.631    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X42Y25         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[668]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.483 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[668]/Q
                         net (fo=1, routed)           0.241    -0.242    gcm_aes_instance/stage5/D[227]
    SLICE_X31Y25         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.816    -0.874    gcm_aes_instance/stage5/clk_out
    SLICE_X31Y25         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[668]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.019    -0.351    gcm_aes_instance/stage5/r_key_schedule_reg[668]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[563]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[563]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.228%)  route 0.297ns (67.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X47Y21         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[563]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[563]/Q
                         net (fo=1, routed)           0.297    -0.190    gcm_aes_instance/stage4/D[76]
    SLICE_X33Y20         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[563]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.821    -0.869    gcm_aes_instance/stage4/clk_out
    SLICE_X33Y20         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[563]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.066    -0.299    gcm_aes_instance/stage4/r_key_schedule_reg[563]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[650]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[650]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.512%)  route 0.306ns (68.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.551    -0.630    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X39Y23         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[650]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[650]/Q
                         net (fo=8, routed)           0.306    -0.183    gcm_aes_instance/keyexpan4/D[437]
    SLICE_X29Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[650]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.822    -0.868    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X29Y20         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[650]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.070    -0.294    gcm_aes_instance/keyexpan4/r_key_schedule_reg[650]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[634]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.752%)  route 0.282ns (63.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.557    -0.624    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X42Y17         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[634]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[634]/Q
                         net (fo=1, routed)           0.282    -0.178    gcm_aes_instance/stage4/D[5]
    SLICE_X33Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage4/clk_out
    SLICE_X33Y17         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[634]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.072    -0.290    gcm_aes_instance/stage4/r_key_schedule_reg[634]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[827]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[827]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.067%)  route 0.313ns (68.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.555    -0.626    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X41Y30         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[827]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[827]/Q
                         net (fo=1, routed)           0.313    -0.173    gcm_aes_instance/stage5/D[68]
    SLICE_X28Y30         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[827]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.823    -0.867    gcm_aes_instance/stage5/clk_out
    SLICE_X28Y30         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[827]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.075    -0.288    gcm_aes_instance/stage5/r_key_schedule_reg[827]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[637]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.190%)  route 0.289ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.556    -0.625    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X42Y18         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[637]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[637]/Q
                         net (fo=1, routed)           0.289    -0.172    gcm_aes_instance/stage4/D[2]
    SLICE_X35Y16         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage4/clk_out
    SLICE_X35Y16         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[637]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.072    -0.290    gcm_aes_instance/stage4/r_key_schedule_reg[637]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[817]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[817]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.166%)  route 0.311ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.554    -0.627    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X45Y27         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[817]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[817]/Q
                         net (fo=1, routed)           0.311    -0.175    gcm_aes_instance/stage5/D[78]
    SLICE_X31Y28         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[817]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.820    -0.870    gcm_aes_instance/stage5/clk_out
    SLICE_X31Y28         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[817]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.072    -0.294    gcm_aes_instance/stage5/r_key_schedule_reg[817]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.563    -0.618    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X51Y12         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[511]/Q
                         net (fo=1, routed)           0.056    -0.421    gcm_aes_instance/stage4/D[128]
    SLICE_X51Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.833    -0.857    gcm_aes_instance/stage4/clk_out
    SLICE_X51Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[511]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.076    -0.542    gcm_aes_instance/stage4/r_key_schedule_reg[511]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[506]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.562    -0.619    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X51Y13         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[506]/Q
                         net (fo=1, routed)           0.056    -0.422    gcm_aes_instance/stage4/D[133]
    SLICE_X51Y13         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.832    -0.858    gcm_aes_instance/stage4/clk_out
    SLICE_X51Y13         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[506]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.076    -0.543    gcm_aes_instance/stage4/r_key_schedule_reg[506]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[545]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.558    -0.623    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X51Y19         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[545]/Q
                         net (fo=1, routed)           0.056    -0.426    gcm_aes_instance/stage4/D[94]
    SLICE_X51Y19         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[545]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.827    -0.863    gcm_aes_instance/stage4/clk_out
    SLICE_X51Y19         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[545]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.076    -0.547    gcm_aes_instance/stage4/r_key_schedule_reg[545]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[745]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[745]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.551    -0.630    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X43Y26         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[745]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[745]/Q
                         net (fo=1, routed)           0.056    -0.433    gcm_aes_instance/stage5/D[150]
    SLICE_X43Y26         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[745]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.818    -0.872    gcm_aes_instance/stage5/clk_out
    SLICE_X43Y26         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[745]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.076    -0.554    gcm_aes_instance/stage5/r_key_schedule_reg[745]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[925]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[925]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.563    -0.618    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X33Y43         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[925]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[925]/Q
                         net (fo=1, routed)           0.056    -0.421    gcm_aes_instance/stage6/D[194]
    SLICE_X33Y43         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[925]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.832    -0.858    gcm_aes_instance/stage6/clk_out
    SLICE_X33Y43         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[925]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.076    -0.542    gcm_aes_instance/stage6/r_key_schedule_reg[925]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1292]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1292]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.590    -0.591    gcm_aes_instance/stage6/clk_out
    SLICE_X61Y34         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  gcm_aes_instance/stage6/r_key_schedule_reg[1292]/Q
                         net (fo=1, routed)           0.056    -0.394    gcm_aes_instance/stage7/D[3]
    SLICE_X61Y34         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1292]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.858    -0.832    gcm_aes_instance/stage7/clk_out
    SLICE_X61Y34         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1292]/C
                         clock pessimism              0.240    -0.591    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.076    -0.515    gcm_aes_instance/stage7/r_key_schedule_reg[1292]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/o_cipher_text_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.593    -0.588    gcm_aes_instance/stage8/clk_out
    SLICE_X63Y39         FDRE                                         r  gcm_aes_instance/stage8/o_cipher_text_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/stage8/o_cipher_text_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.391    u/D[12]
    SLICE_X63Y39         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.864    -0.826    u/clk_out
    SLICE_X63Y39         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.076    -0.512    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[705]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.553    -0.628    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X31Y22         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[705]/Q
                         net (fo=1, routed)           0.056    -0.431    gcm_aes_instance/stage5/D[190]
    SLICE_X31Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[705]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.819    -0.871    gcm_aes_instance/stage5/clk_out
    SLICE_X31Y22         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[705]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.076    -0.552    gcm_aes_instance/stage5/r_key_schedule_reg[705]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[779]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[779]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.560    -0.621    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X13Y32         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[779]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[779]/Q
                         net (fo=1, routed)           0.056    -0.424    gcm_aes_instance/stage5/D[116]
    SLICE_X13Y32         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[779]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.828    -0.862    gcm_aes_instance/stage5/clk_out
    SLICE_X13Y32         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[779]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.075    -0.546    gcm_aes_instance/stage5/r_key_schedule_reg[779]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[803]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[803]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.556    -0.625    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X31Y31         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[803]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[803]/Q
                         net (fo=1, routed)           0.056    -0.428    gcm_aes_instance/stage5/D[92]
    SLICE_X31Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[803]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.823    -0.867    gcm_aes_instance/stage5/clk_out
    SLICE_X31Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[803]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.075    -0.550    gcm_aes_instance/stage5/r_key_schedule_reg[803]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[313]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage3/r_key_schedule_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.591    -0.590    gcm_aes_instance/keyexpan2/clk_out
    SLICE_X65Y13         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[313]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[313]/Q
                         net (fo=1, routed)           0.056    -0.393    gcm_aes_instance/stage3/D[41]
    SLICE_X65Y13         FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.861    -0.829    gcm_aes_instance/stage3/clk_out
    SLICE_X65Y13         FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[313]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.075    -0.515    gcm_aes_instance/stage3/r_key_schedule_reg[313]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[900]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[900]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.563    -0.618    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X33Y43         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[900]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[900]/Q
                         net (fo=1, routed)           0.056    -0.421    gcm_aes_instance/stage6/D[219]
    SLICE_X33Y43         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[900]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.832    -0.858    gcm_aes_instance/stage6/clk_out
    SLICE_X33Y43         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[900]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.075    -0.543    gcm_aes_instance/stage6/r_key_schedule_reg[900]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1196]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1196]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.590    -0.591    gcm_aes_instance/stage6/clk_out
    SLICE_X59Y36         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  gcm_aes_instance/stage6/r_key_schedule_reg[1196]/Q
                         net (fo=1, routed)           0.056    -0.394    gcm_aes_instance/stage7/D[19]
    SLICE_X59Y36         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1196]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.859    -0.831    gcm_aes_instance/stage7/clk_out
    SLICE_X59Y36         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1196]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.075    -0.516    gcm_aes_instance/stage7/r_key_schedule_reg[1196]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1293]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1293]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.591    -0.590    gcm_aes_instance/stage6/clk_out
    SLICE_X63Y34         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/stage6/r_key_schedule_reg[1293]/Q
                         net (fo=1, routed)           0.056    -0.393    gcm_aes_instance/stage7/D[2]
    SLICE_X63Y34         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1293]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.860    -0.830    gcm_aes_instance/stage7/clk_out
    SLICE_X63Y34         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1293]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.075    -0.515    gcm_aes_instance/stage7/r_key_schedule_reg[1293]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[834]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[834]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.556    -0.625    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X43Y31         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[834]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[834]/Q
                         net (fo=1, routed)           0.056    -0.428    gcm_aes_instance/stage5/D[61]
    SLICE_X43Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[834]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.824    -0.866    gcm_aes_instance/stage5/clk_out
    SLICE_X43Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[834]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.075    -0.550    gcm_aes_instance/stage5/r_key_schedule_reg[834]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[846]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[846]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.555    -0.626    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X35Y31         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[846]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[846]/Q
                         net (fo=1, routed)           0.056    -0.429    gcm_aes_instance/stage5/D[49]
    SLICE_X35Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[846]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.822    -0.868    gcm_aes_instance/stage5/clk_out
    SLICE_X35Y31         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[846]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.075    -0.551    gcm_aes_instance/stage5/r_key_schedule_reg[846]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[965]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[965]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.560    -0.621    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X51Y32         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[965]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[965]/Q
                         net (fo=1, routed)           0.056    -0.424    gcm_aes_instance/stage6/D[154]
    SLICE_X51Y32         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[965]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, routed)        0.829    -0.861    gcm_aes_instance/stage6/clk_out
    SLICE_X51Y32         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[965]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.075    -0.546    gcm_aes_instance/stage6/r_key_schedule_reg[965]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 5.473 }
Period(ns):         10.945
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y17     gcm_aes_instance/stage7/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y17     gcm_aes_instance/stage7/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y3      gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y3      gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X2Y16     gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X2Y16     gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y5      gcm_aes_instance/stage4/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y5      gcm_aes_instance/stage4/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y3      gcm_aes_instance/stage5/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y3      gcm_aes_instance/stage5/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y14     gcm_aes_instance/stage6/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y14     gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y2      gcm_aes_instance/stage4/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y2      gcm_aes_instance/stage4/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y9      gcm_aes_instance/stage5/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y9      gcm_aes_instance/stage5/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y14     gcm_aes_instance/stage6/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y14     gcm_aes_instance/stage6/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y13     gcm_aes_instance/stage6/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y13     gcm_aes_instance/stage6/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X2Y5      gcm_aes_instance/stage4/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X2Y5      gcm_aes_instance/stage4/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y10     gcm_aes_instance/stage5/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y10     gcm_aes_instance/stage5/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y1      gcm_aes_instance/stage4/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y1      gcm_aes_instance/stage4/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y8      gcm_aes_instance/stage5/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y8      gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y8      gcm_aes_instance/stage6/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y8      gcm_aes_instance/stage6/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y5      gcm_aes_instance/stage5/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y5      gcm_aes_instance/stage5/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X2Y3      gcm_aes_instance/stage4/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X2Y3      gcm_aes_instance/stage4/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y18     gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y18     gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y10     gcm_aes_instance/stage6/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y10     gcm_aes_instance/stage6/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y6      gcm_aes_instance/stage5/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y6      gcm_aes_instance/stage5/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y11     gcm_aes_instance/stage6/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y11     gcm_aes_instance/stage6/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y6      gcm_aes_instance/stage4/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y6      gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y12     gcm_aes_instance/stage6/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y12     gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y19     gcm_aes_instance/stage7/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X1Y19     gcm_aes_instance/stage7/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y4      gcm_aes_instance/stage5/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369      RAMB18_X0Y4      gcm_aes_instance/stage5/sel__12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.945      202.415    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y11     gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y9      gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y11     gcm_aes_instance/keyexpan3/r_key_schedule_reg[412]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y10     gcm_aes_instance/keyexpan3/r_key_schedule_reg[413]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y11     gcm_aes_instance/stage4/r_key_schedule_reg[390]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y9      gcm_aes_instance/stage4/r_key_schedule_reg[410]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y11     gcm_aes_instance/stage4/r_key_schedule_reg[412]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y10     gcm_aes_instance/stage4/r_key_schedule_reg[413]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y40     gcm_aes_instance/stage6/r_key_schedule_reg[1104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y40     gcm_aes_instance/stage6/r_key_schedule_reg[1136]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y38     gcm_aes_instance/stage6/r_key_schedule_reg[1137]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y39     gcm_aes_instance/stage6/r_key_schedule_reg[1139]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y39     gcm_aes_instance/stage6/r_key_schedule_reg[1141]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X57Y38     gcm_aes_instance/stage6/r_key_schedule_reg[1143]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X57Y11     gcm_aes_instance/stage3/r_key_schedule_reg[326]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X56Y11     gcm_aes_instance/stage3/r_key_schedule_reg[334]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[305]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[315]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[320]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X56Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[326]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[338]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X57Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[339]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[340]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X56Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[342]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[347]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[372]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X50Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[379]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[380]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X52Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[382]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[410]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[413]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[415]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[423]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[433]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[435]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[440]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[442]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y10     gcm_aes_instance/keyexpan2/r_key_schedule_reg[445]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y11     gcm_aes_instance/keyexpan2/r_key_schedule_reg[447]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493      SLICE_X64Y44     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X56Y17     gcm_aes_instance/keyexpan3/r_key_schedule_reg[422]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X43Y13     gcm_aes_instance/keyexpan3/r_key_schedule_reg[424]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y13     gcm_aes_instance/keyexpan3/r_key_schedule_reg[425]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X43Y13     gcm_aes_instance/keyexpan3/r_key_schedule_reg[433]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y17     gcm_aes_instance/keyexpan3/r_key_schedule_reg[449]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X56Y17     gcm_aes_instance/keyexpan3/r_key_schedule_reg[454]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y36     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1005]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y37     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1006]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y36     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1007]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X30Y17     gcm_aes_instance/stage5/r_key_schedule_reg[641]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X31Y22     gcm_aes_instance/stage5/r_key_schedule_reg[646]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X37Y25     gcm_aes_instance/stage5/r_key_schedule_reg[648]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X28Y18     gcm_aes_instance/stage5/r_key_schedule_reg[652]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y36     gcm_aes_instance/stage6/r_key_schedule_reg[1005]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y37     gcm_aes_instance/stage6/r_key_schedule_reg[1006]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X40Y36     gcm_aes_instance/stage6/r_key_schedule_reg[1007]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y32     gcm_aes_instance/stage6/r_key_schedule_reg[1013]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y32     gcm_aes_instance/stage6/r_key_schedule_reg[1014]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X62Y41     gcm_aes_instance/stage8/o_cipher_text_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X62Y42     gcm_aes_instance/stage8/o_cipher_text_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X62Y41     gcm_aes_instance/stage8/o_cipher_text_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X63Y40     gcm_aes_instance/stage8/o_cipher_text_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y17     gcm_aes_instance/keyexpan3/r_key_schedule_reg[465]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X48Y16     gcm_aes_instance/keyexpan3/r_key_schedule_reg[466]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X54Y22     gcm_aes_instance/keyexpan3/r_key_schedule_reg[477]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X51Y22     gcm_aes_instance/keyexpan3/r_key_schedule_reg[479]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X56Y32     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1011]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y32     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1013]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X55Y32     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1014]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y32     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1019]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X45Y34     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1029]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X29Y18     gcm_aes_instance/stage5/r_key_schedule_reg[657]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X30Y22     gcm_aes_instance/stage5/r_key_schedule_reg[658]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X38Y25     gcm_aes_instance/stage5/r_key_schedule_reg[666]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X31Y25     gcm_aes_instance/stage5/r_key_schedule_reg[668]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X32Y27     gcm_aes_instance/stage5/r_key_schedule_reg[671]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X52Y32     gcm_aes_instance/stage6/r_key_schedule_reg[1019]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X45Y34     gcm_aes_instance/stage6/r_key_schedule_reg[1052]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X62Y42     gcm_aes_instance/stage8/o_cipher_text_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X53Y17     gcm_aes_instance/keyexpan3/r_key_schedule_reg[489]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X49Y16     gcm_aes_instance/keyexpan3/r_key_schedule_reg[493]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973      SLICE_X48Y16     gcm_aes_instance/keyexpan3/r_key_schedule_reg[494]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



