// Seed: 2608904868
`define pp_1 0
`default_nettype wire
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
);
  type_2(
      1, 1, id_0
  );
endmodule
