   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,2
  10              	 .eabi_attribute 34,0
  11              	 .eabi_attribute 18,4
  12              	 .code 16
  13              	 .file "cpu_c.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .section .text.CPU_BitBandClr,"ax",%progbits
  18              	 .align 2
  19              	 .global CPU_BitBandClr
  20              	 .code 16
  21              	 .thumb_func
  23              	CPU_BitBandClr:
  24              	.LFB0:
  25              	 .file 1 "../Dave/Generated/UCPROBE/cpu_c.c"
   1:../Dave/Generated/UCPROBE/cpu_c.c **** /*
   2:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
   3:../Dave/Generated/UCPROBE/cpu_c.c **** *                                                uC/CPU
   4:../Dave/Generated/UCPROBE/cpu_c.c **** *                                    CPU CONFIGURATION & PORT LAYER
   5:../Dave/Generated/UCPROBE/cpu_c.c **** *
   6:../Dave/Generated/UCPROBE/cpu_c.c **** *                          (c) Copyright 2004-2015; Micrium, Inc.; Weston, FL
   7:../Dave/Generated/UCPROBE/cpu_c.c **** *
   8:../Dave/Generated/UCPROBE/cpu_c.c **** *               All rights reserved.  Protected by international copyright laws.
   9:../Dave/Generated/UCPROBE/cpu_c.c **** *
  10:../Dave/Generated/UCPROBE/cpu_c.c **** *               uC/CPU is provided in source form to registered licensees ONLY.  It is
  11:../Dave/Generated/UCPROBE/cpu_c.c **** *               illegal to distribute this source code to any third party unless you receive
  12:../Dave/Generated/UCPROBE/cpu_c.c **** *               written permission by an authorized Micrium representative.  Knowledge of
  13:../Dave/Generated/UCPROBE/cpu_c.c **** *               the source code may NOT be used to develop a similar product.
  14:../Dave/Generated/UCPROBE/cpu_c.c **** *
  15:../Dave/Generated/UCPROBE/cpu_c.c **** *               Please help us continue to provide the Embedded community with the finest
  16:../Dave/Generated/UCPROBE/cpu_c.c **** *               software available.  Your honesty is greatly appreciated.
  17:../Dave/Generated/UCPROBE/cpu_c.c **** *
  18:../Dave/Generated/UCPROBE/cpu_c.c **** *               You can find our product's user manual, API reference, release notes and
  19:../Dave/Generated/UCPROBE/cpu_c.c **** *               more information at https://doc.micrium.com.
  20:../Dave/Generated/UCPROBE/cpu_c.c **** *               You can contact us at www.micrium.com.
  21:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  22:../Dave/Generated/UCPROBE/cpu_c.c **** */
  23:../Dave/Generated/UCPROBE/cpu_c.c **** 
  24:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  25:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  26:../Dave/Generated/UCPROBE/cpu_c.c **** *
  27:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            CPU PORT FILE
  28:../Dave/Generated/UCPROBE/cpu_c.c **** *
  29:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            ARM-Cortex-M0
  30:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            GNU C Compiler
  31:../Dave/Generated/UCPROBE/cpu_c.c **** *
  32:../Dave/Generated/UCPROBE/cpu_c.c **** * Filename      : cpu_c.c
  33:../Dave/Generated/UCPROBE/cpu_c.c **** * Version       : V1.30.02.00
  34:../Dave/Generated/UCPROBE/cpu_c.c **** * Programmer(s) : JJL
  35:../Dave/Generated/UCPROBE/cpu_c.c **** *                 BAN
  36:../Dave/Generated/UCPROBE/cpu_c.c **** *                 MD
  37:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  38:../Dave/Generated/UCPROBE/cpu_c.c **** */
  39:../Dave/Generated/UCPROBE/cpu_c.c **** 
  40:../Dave/Generated/UCPROBE/cpu_c.c **** 
  41:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  42:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  43:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            INCLUDE FILES
  44:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  45:../Dave/Generated/UCPROBE/cpu_c.c **** */
  46:../Dave/Generated/UCPROBE/cpu_c.c **** 
  47:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "cpu.h"
  48:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "cpu_core.h"
  49:../Dave/Generated/UCPROBE/cpu_c.c **** 
  50:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "lib_def.h"
  51:../Dave/Generated/UCPROBE/cpu_c.c **** 
  52:../Dave/Generated/UCPROBE/cpu_c.c **** #ifdef __cplusplus
  53:../Dave/Generated/UCPROBE/cpu_c.c **** extern  "C" {
  54:../Dave/Generated/UCPROBE/cpu_c.c **** #endif
  55:../Dave/Generated/UCPROBE/cpu_c.c **** 
  56:../Dave/Generated/UCPROBE/cpu_c.c **** 
  57:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  58:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  59:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            LOCAL DEFINES
  60:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  61:../Dave/Generated/UCPROBE/cpu_c.c **** */
  62:../Dave/Generated/UCPROBE/cpu_c.c **** 
  63:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_INT_SRC_POS_MAX                  ((((CPU_REG_NVIC_NVIC + 1) & 0x1F) * 32) + 16)
  64:../Dave/Generated/UCPROBE/cpu_c.c **** 
  65:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_LO                 0x20000000
  66:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_HI                 0x200FFFFF
  67:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_BASE                   0x22000000
  68:../Dave/Generated/UCPROBE/cpu_c.c **** 
  69:../Dave/Generated/UCPROBE/cpu_c.c **** 
  70:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_LO               0x40000000
  71:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_HI               0x400FFFFF
  72:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_BASE                 0x42000000
  73:../Dave/Generated/UCPROBE/cpu_c.c **** 
  74:../Dave/Generated/UCPROBE/cpu_c.c **** 
  75:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  76:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  77:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           LOCAL CONSTANTS
  78:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  79:../Dave/Generated/UCPROBE/cpu_c.c **** */
  80:../Dave/Generated/UCPROBE/cpu_c.c **** 
  81:../Dave/Generated/UCPROBE/cpu_c.c **** 
  82:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  83:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  84:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          LOCAL DATA TYPES
  85:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  86:../Dave/Generated/UCPROBE/cpu_c.c **** */
  87:../Dave/Generated/UCPROBE/cpu_c.c **** 
  88:../Dave/Generated/UCPROBE/cpu_c.c **** 
  89:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  90:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  91:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            LOCAL TABLES
  92:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  93:../Dave/Generated/UCPROBE/cpu_c.c **** */
  94:../Dave/Generated/UCPROBE/cpu_c.c **** 
  95:../Dave/Generated/UCPROBE/cpu_c.c **** 
  96:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  97:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  98:../Dave/Generated/UCPROBE/cpu_c.c **** *                                       LOCAL GLOBAL VARIABLES
  99:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 100:../Dave/Generated/UCPROBE/cpu_c.c **** */
 101:../Dave/Generated/UCPROBE/cpu_c.c **** 
 102:../Dave/Generated/UCPROBE/cpu_c.c **** 
 103:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 104:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 105:../Dave/Generated/UCPROBE/cpu_c.c **** *                                      LOCAL FUNCTION PROTOTYPES
 106:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 107:../Dave/Generated/UCPROBE/cpu_c.c **** */
 108:../Dave/Generated/UCPROBE/cpu_c.c **** 
 109:../Dave/Generated/UCPROBE/cpu_c.c **** 
 110:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 111:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 112:../Dave/Generated/UCPROBE/cpu_c.c **** *                                     LOCAL CONFIGURATION ERRORS
 113:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 114:../Dave/Generated/UCPROBE/cpu_c.c **** */
 115:../Dave/Generated/UCPROBE/cpu_c.c **** 
 116:../Dave/Generated/UCPROBE/cpu_c.c **** 
 117:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 118:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 119:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          CPU_BitBandClr()
 120:../Dave/Generated/UCPROBE/cpu_c.c **** *
 121:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Clear bit in bit-band region.
 122:../Dave/Generated/UCPROBE/cpu_c.c **** *
 123:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 124:../Dave/Generated/UCPROBE/cpu_c.c **** *
 125:../Dave/Generated/UCPROBE/cpu_c.c **** *               bit_nbr         Bit number in byte.
 126:../Dave/Generated/UCPROBE/cpu_c.c **** *
 127:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 128:../Dave/Generated/UCPROBE/cpu_c.c **** *
 129:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 130:../Dave/Generated/UCPROBE/cpu_c.c **** *
 131:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : none.
 132:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 133:../Dave/Generated/UCPROBE/cpu_c.c **** */
 134:../Dave/Generated/UCPROBE/cpu_c.c **** 
 135:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_BitBandClr (CPU_ADDR    addr,
 136:../Dave/Generated/UCPROBE/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 137:../Dave/Generated/UCPROBE/cpu_c.c **** {
  26              	 .loc 1 137 0
  27              	 .cfi_startproc
  28              	.LVL0:
 138:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_off;
 139:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 140:../Dave/Generated/UCPROBE/cpu_c.c **** 
 141:../Dave/Generated/UCPROBE/cpu_c.c **** 
 142:../Dave/Generated/UCPROBE/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
  29              	 .loc 1 142 0
  30 0000 E023     	 mov r3,#224
  31 0002 1B06     	 lsl r3,r3,#24
  32 0004 C218     	 add r2,r0,r3
  33 0006 0D4B     	 ldr r3,.L6
  34 0008 9A42     	 cmp r2,r3
  35 000a 0DD9     	 bls .L5
 143:../Dave/Generated/UCPROBE/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 144:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
 145:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
 146:../Dave/Generated/UCPROBE/cpu_c.c **** 
 147:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
 148:../Dave/Generated/UCPROBE/cpu_c.c **** 
 149:../Dave/Generated/UCPROBE/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
  36              	 .loc 1 149 0
  37 000c C022     	 mov r2,#192
  38 000e 1206     	 lsl r2,r2,#24
  39 0010 8218     	 add r2,r0,r2
  40 0012 9A42     	 cmp r2,r3
  41 0014 07D8     	 bhi .L1
  42              	.LVL1:
  43 0016 8423     	 mov r3,#132
 150:../Dave/Generated/UCPROBE/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 151:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
 152:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
 153:../Dave/Generated/UCPROBE/cpu_c.c **** 
 154:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  44              	 .loc 1 154 0
  45 0018 0022     	 mov r2,#0
 151:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
  46              	 .loc 1 151 0
  47 001a 4001     	 lsl r0,r0,#5
  48              	.LVL2:
  49 001c DB05     	 lsl r3,r3,#23
  50 001e C318     	 add r3,r0,r3
  51 0020 8900     	 lsl r1,r1,#2
  52              	.LVL3:
 152:../Dave/Generated/UCPROBE/cpu_c.c **** 
  53              	 .loc 1 152 0
  54 0022 5B18     	 add r3,r3,r1
  55              	 .loc 1 154 0
  56 0024 1A60     	 str r2,[r3]
  57              	.LVL4:
  58              	.L1:
 155:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 156:../Dave/Generated/UCPROBE/cpu_c.c **** }
  59              	 .loc 1 156 0
  60              	 
  61 0026 7047     	 bx lr
  62              	.LVL5:
  63              	.L5:
  64 0028 8823     	 mov r3,#136
  65 002a 9B05     	 lsl r3,r3,#22
  66 002c 9C46     	 mov ip,r3
 147:../Dave/Generated/UCPROBE/cpu_c.c **** 
  67              	 .loc 1 147 0
  68 002e 0023     	 mov r3,#0
 144:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
  69              	 .loc 1 144 0
  70 0030 4001     	 lsl r0,r0,#5
  71              	.LVL6:
  72 0032 6044     	 add r0,r0,ip
  73              	.LVL7:
  74 0034 8900     	 lsl r1,r1,#2
  75              	.LVL8:
 145:../Dave/Generated/UCPROBE/cpu_c.c **** 
  76              	 .loc 1 145 0
  77 0036 4018     	 add r0,r0,r1
  78              	.LVL9:
 147:../Dave/Generated/UCPROBE/cpu_c.c **** 
  79              	 .loc 1 147 0
  80 0038 0360     	 str r3,[r0]
  81 003a F4E7     	 b .L1
  82              	.L7:
  83              	 .align 2
  84              	.L6:
  85 003c FFFF0F00 	 .word 1048575
  86              	 .cfi_endproc
  87              	.LFE0:
  89              	 .section .text.CPU_BitBandSet,"ax",%progbits
  90              	 .align 2
  91              	 .global CPU_BitBandSet
  92              	 .code 16
  93              	 .thumb_func
  95              	CPU_BitBandSet:
  96              	.LFB1:
 157:../Dave/Generated/UCPROBE/cpu_c.c **** 
 158:../Dave/Generated/UCPROBE/cpu_c.c **** 
 159:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 160:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 161:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          CPU_BitBandSet()
 162:../Dave/Generated/UCPROBE/cpu_c.c **** *
 163:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Set bit in bit-band region.
 164:../Dave/Generated/UCPROBE/cpu_c.c **** *
 165:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 166:../Dave/Generated/UCPROBE/cpu_c.c **** *
 167:../Dave/Generated/UCPROBE/cpu_c.c **** *               bit_nbr         Bit number in byte.
 168:../Dave/Generated/UCPROBE/cpu_c.c **** *
 169:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 170:../Dave/Generated/UCPROBE/cpu_c.c **** *
 171:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 172:../Dave/Generated/UCPROBE/cpu_c.c **** *
 173:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : none.
 174:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 175:../Dave/Generated/UCPROBE/cpu_c.c **** */
 176:../Dave/Generated/UCPROBE/cpu_c.c **** 
 177:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_BitBandSet (CPU_ADDR    addr,
 178:../Dave/Generated/UCPROBE/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 179:../Dave/Generated/UCPROBE/cpu_c.c **** {
  97              	 .loc 1 179 0
  98              	 .cfi_startproc
  99              	.LVL10:
 180:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_off;
 181:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 182:../Dave/Generated/UCPROBE/cpu_c.c **** 
 183:../Dave/Generated/UCPROBE/cpu_c.c **** 
 184:../Dave/Generated/UCPROBE/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
 100              	 .loc 1 184 0
 101 0000 E023     	 mov r3,#224
 102 0002 1B06     	 lsl r3,r3,#24
 103 0004 C218     	 add r2,r0,r3
 104 0006 0D4B     	 ldr r3,.L12
 105 0008 9A42     	 cmp r2,r3
 106 000a 0DD9     	 bls .L11
 185:../Dave/Generated/UCPROBE/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 186:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
 187:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
 188:../Dave/Generated/UCPROBE/cpu_c.c **** 
 189:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 190:../Dave/Generated/UCPROBE/cpu_c.c **** 
 191:../Dave/Generated/UCPROBE/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
 107              	 .loc 1 191 0
 108 000c C022     	 mov r2,#192
 109 000e 1206     	 lsl r2,r2,#24
 110 0010 8218     	 add r2,r0,r2
 111 0012 9A42     	 cmp r2,r3
 112 0014 07D8     	 bhi .L8
 113              	.LVL11:
 114 0016 8423     	 mov r3,#132
 192:../Dave/Generated/UCPROBE/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 193:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
 194:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
 195:../Dave/Generated/UCPROBE/cpu_c.c **** 
 196:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 115              	 .loc 1 196 0
 116 0018 0122     	 mov r2,#1
 193:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
 117              	 .loc 1 193 0
 118 001a 4001     	 lsl r0,r0,#5
 119              	.LVL12:
 120 001c DB05     	 lsl r3,r3,#23
 121 001e C318     	 add r3,r0,r3
 122 0020 8900     	 lsl r1,r1,#2
 123              	.LVL13:
 194:../Dave/Generated/UCPROBE/cpu_c.c **** 
 124              	 .loc 1 194 0
 125 0022 5B18     	 add r3,r3,r1
 126              	 .loc 1 196 0
 127 0024 1A60     	 str r2,[r3]
 128              	.LVL14:
 129              	.L8:
 197:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 198:../Dave/Generated/UCPROBE/cpu_c.c **** }
 130              	 .loc 1 198 0
 131              	 
 132 0026 7047     	 bx lr
 133              	.LVL15:
 134              	.L11:
 135 0028 8823     	 mov r3,#136
 136 002a 9B05     	 lsl r3,r3,#22
 137 002c 9C46     	 mov ip,r3
 189:../Dave/Generated/UCPROBE/cpu_c.c **** 
 138              	 .loc 1 189 0
 139 002e 0123     	 mov r3,#1
 186:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
 140              	 .loc 1 186 0
 141 0030 4001     	 lsl r0,r0,#5
 142              	.LVL16:
 143 0032 6044     	 add r0,r0,ip
 144              	.LVL17:
 145 0034 8900     	 lsl r1,r1,#2
 146              	.LVL18:
 187:../Dave/Generated/UCPROBE/cpu_c.c **** 
 147              	 .loc 1 187 0
 148 0036 4018     	 add r0,r0,r1
 149              	.LVL19:
 189:../Dave/Generated/UCPROBE/cpu_c.c **** 
 150              	 .loc 1 189 0
 151 0038 0360     	 str r3,[r0]
 152 003a F4E7     	 b .L8
 153              	.L13:
 154              	 .align 2
 155              	.L12:
 156 003c FFFF0F00 	 .word 1048575
 157              	 .cfi_endproc
 158              	.LFE1:
 160              	 .section .text.CPU_IntSrcDis,"ax",%progbits
 161              	 .align 2
 162              	 .global CPU_IntSrcDis
 163              	 .code 16
 164              	 .thumb_func
 166              	CPU_IntSrcDis:
 167              	.LFB2:
 199:../Dave/Generated/UCPROBE/cpu_c.c **** 
 200:../Dave/Generated/UCPROBE/cpu_c.c **** 
 201:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 202:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 203:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           CPU_IntSrcDis()
 204:../Dave/Generated/UCPROBE/cpu_c.c **** *
 205:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Disable an interrupt source.
 206:../Dave/Generated/UCPROBE/cpu_c.c **** *
 207:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table :
 208:../Dave/Generated/UCPROBE/cpu_c.c **** *
 209:../Dave/Generated/UCPROBE/cpu_c.c **** *                           0       Invalid (see Note #1a).
 210:../Dave/Generated/UCPROBE/cpu_c.c **** *                           1       Invalid (see Note #1b).
 211:../Dave/Generated/UCPROBE/cpu_c.c **** *                           2       Non-maskable Interrupt.
 212:../Dave/Generated/UCPROBE/cpu_c.c **** *                           3       Hard Fault.
 213:../Dave/Generated/UCPROBE/cpu_c.c **** *                           4       Memory Management.
 214:../Dave/Generated/UCPROBE/cpu_c.c **** *                           5       Bus Fault.
 215:../Dave/Generated/UCPROBE/cpu_c.c **** *                           6       Usage Fault.
 216:../Dave/Generated/UCPROBE/cpu_c.c **** *                           7-10    Reserved.
 217:../Dave/Generated/UCPROBE/cpu_c.c **** *                           11      SVCall.
 218:../Dave/Generated/UCPROBE/cpu_c.c **** *                           12      Debug Monitor.
 219:../Dave/Generated/UCPROBE/cpu_c.c **** *                           13      Reserved.
 220:../Dave/Generated/UCPROBE/cpu_c.c **** *                           14      PendSV.
 221:../Dave/Generated/UCPROBE/cpu_c.c **** *                           15      SysTick.
 222:../Dave/Generated/UCPROBE/cpu_c.c **** *                           16+     External Interrupt.
 223:../Dave/Generated/UCPROBE/cpu_c.c **** *
 224:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 225:../Dave/Generated/UCPROBE/cpu_c.c **** *
 226:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 227:../Dave/Generated/UCPROBE/cpu_c.c **** *
 228:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) Several table positions do not contain interrupt sources :
 229:../Dave/Generated/UCPROBE/cpu_c.c **** *
 230:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Position 0 contains the stack pointer.
 231:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) Positions 7-10, 13 are reserved.
 232:../Dave/Generated/UCPROBE/cpu_c.c **** *
 233:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) Several interrupts cannot be disabled/enabled :
 234:../Dave/Generated/UCPROBE/cpu_c.c **** *
 235:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset.
 236:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI.
 237:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault.
 238:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (d) SVCall.
 239:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (e) Debug monitor.
 240:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (f) PendSV.
 241:../Dave/Generated/UCPROBE/cpu_c.c **** *
 242:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) The maximum Cortex-M0 table position is 256.  A particular Cortex-M0 may have f
 243:../Dave/Generated/UCPROBE/cpu_c.c **** *                   than 240 external exceptions and, consequently, fewer than 256 table positions.
 244:../Dave/Generated/UCPROBE/cpu_c.c **** *                   This function assumes that the specified table position is valid if the interru
 245:../Dave/Generated/UCPROBE/cpu_c.c **** *                   controller type register's INTLINESNUM field is large enough so that the positi
 246:../Dave/Generated/UCPROBE/cpu_c.c **** *                   COULD be valid.
 247:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 248:../Dave/Generated/UCPROBE/cpu_c.c **** */
 249:../Dave/Generated/UCPROBE/cpu_c.c **** 
 250:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcDis (CPU_INT08U  pos)
 251:../Dave/Generated/UCPROBE/cpu_c.c **** {
 168              	 .loc 1 251 0
 169              	 .cfi_startproc
 170              	.LVL20:
 171 0000 38B5     	 push {r3,r4,r5,lr}
 172              	.LCFI0:
 173              	 .cfi_def_cfa_offset 16
 174              	 .cfi_offset 3,-16
 175              	 .cfi_offset 4,-12
 176              	 .cfi_offset 5,-8
 177              	 .cfi_offset 14,-4
 178 0002 0F28     	 cmp r0,#15
 179 0004 07D8     	 bhi .L15
 180 0006 0124     	 mov r4,#1
 181 0008 231C     	 mov r3,r4
 182 000a 8340     	 lsl r3,r3,r0
 183 000c 174A     	 ldr r2,.L22
 184 000e 1342     	 tst r3,r2
 185 0010 0BD1     	 bne .L14
 186 0012 1B04     	 lsl r3,r3,#16
 187 0014 20D4     	 bmi .L20
 188              	.L15:
 252:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 253:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 254:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 255:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 256:../Dave/Generated/UCPROBE/cpu_c.c **** 
 257:../Dave/Generated/UCPROBE/cpu_c.c **** 
 258:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 259:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 260:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 261:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 262:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 263:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 264:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 265:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 266:../Dave/Generated/UCPROBE/cpu_c.c **** 
 267:../Dave/Generated/UCPROBE/cpu_c.c **** 
 268:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 269:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 270:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 271:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 272:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 273:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 274:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 275:../Dave/Generated/UCPROBE/cpu_c.c **** 
 276:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 277:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 278:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
 279:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 280:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 281:../Dave/Generated/UCPROBE/cpu_c.c **** 
 282:../Dave/Generated/UCPROBE/cpu_c.c **** 
 283:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 284:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 285:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 189              	 .loc 1 285 0
 190 0016 1F25     	 mov r5,#31
 191 0018 154B     	 ldr r3,.L22+4
 192 001a 1B68     	 ldr r3,[r3]
 193              	.LVL21:
 194 001c 0133     	 add r3,r3,#1
 195              	.LVL22:
 196 001e 2B40     	 and r3,r5
 197              	.LVL23:
 198 0020 5B01     	 lsl r3,r3,#5
 199 0022 1033     	 add r3,r3,#16
 286:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 200              	 .loc 1 286 0
 201 0024 DBB2     	 uxtb r3,r3
 202 0026 9842     	 cmp r0,r3
 203 0028 00D3     	 bcc .L21
 204              	.LVL24:
 205              	.L14:
 287:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 288:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 289:../Dave/Generated/UCPROBE/cpu_c.c **** 
 290:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 291:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
 292:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 293:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 294:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 295:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 296:../Dave/Generated/UCPROBE/cpu_c.c **** }
 206              	 .loc 1 296 0
 207              	 
 208 002a 38BD     	 pop {r3,r4,r5,pc}
 209              	.LVL25:
 210              	.L21:
 287:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 211              	 .loc 1 287 0
 212 002c 1038     	 sub r0,r0,#16
 213              	.LVL26:
 214 002e 041C     	 mov r4,r0
 215              	.LVL27:
 290:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
 216              	 .loc 1 290 0
 217 0030 FFF7FEFF 	 bl CPU_SR_Save
 218              	.LVL28:
 287:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 219              	 .loc 1 287 0
 220 0034 E217     	 asr r2,r4,#31
 221 0036 D20E     	 lsr r2,r2,#27
 222 0038 1419     	 add r4,r2,r4
 223              	.LVL29:
 291:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 224              	 .loc 1 291 0
 225 003a 0E49     	 ldr r1,.L22+8
 287:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 226              	 .loc 1 287 0
 227 003c 6311     	 asr r3,r4,#5
 288:../Dave/Generated/UCPROBE/cpu_c.c **** 
 228              	 .loc 1 288 0
 229 003e 2C40     	 and r4,r5
 291:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 230              	 .loc 1 291 0
 231 0040 8C46     	 mov ip,r1
 288:../Dave/Generated/UCPROBE/cpu_c.c **** 
 232              	 .loc 1 288 0
 233 0042 A41A     	 sub r4,r4,r2
 291:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 234              	 .loc 1 291 0
 235 0044 E035     	 add r5,r5,#224
 236 0046 2C40     	 and r4,r5
 237 0048 FE3D     	 sub r5,r5,#254
 238 004a A540     	 lsl r5,r5,r4
 239 004c 6344     	 add r3,r3,ip
 240 004e 9B00     	 lsl r3,r3,#2
 241 0050 1D60     	 str r5,[r3]
 292:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 242              	 .loc 1 292 0
 243 0052 FFF7FEFF 	 bl CPU_SR_Restore
 244              	.LVL30:
 245 0056 E8E7     	 b .L14
 246              	.LVL31:
 247              	.L20:
 277:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
 248              	 .loc 1 277 0
 249 0058 FFF7FEFF 	 bl CPU_SR_Save
 250              	.LVL32:
 278:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 251              	 .loc 1 278 0
 252 005c 064A     	 ldr r2,.L22+12
 253 005e 1368     	 ldr r3,[r2]
 254 0060 A343     	 bic r3,r4
 255 0062 1360     	 str r3,[r2]
 279:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 256              	 .loc 1 279 0
 257 0064 FFF7FEFF 	 bl CPU_SR_Restore
 258              	.LVL33:
 280:../Dave/Generated/UCPROBE/cpu_c.c **** 
 259              	 .loc 1 280 0
 260 0068 DFE7     	 b .L14
 261              	.L23:
 262 006a C046     	 .align 2
 263              	.L22:
 264 006c 8F6F0000 	 .word 28559
 265 0070 04E000E0 	 .word -536813564
 266 0074 60380038 	 .word 939538528
 267 0078 10E000E0 	 .word -536813552
 268              	 .cfi_endproc
 269              	.LFE2:
 271              	 .section .text.CPU_IntSrcEn,"ax",%progbits
 272              	 .align 2
 273              	 .global CPU_IntSrcEn
 274              	 .code 16
 275              	 .thumb_func
 277              	CPU_IntSrcEn:
 278              	.LFB3:
 297:../Dave/Generated/UCPROBE/cpu_c.c **** 
 298:../Dave/Generated/UCPROBE/cpu_c.c **** 
 299:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 300:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 301:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           CPU_IntSrcEn()
 302:../Dave/Generated/UCPROBE/cpu_c.c **** *
 303:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Enable an interrupt source.
 304:../Dave/Generated/UCPROBE/cpu_c.c **** *
 305:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 306:../Dave/Generated/UCPROBE/cpu_c.c **** *
 307:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 308:../Dave/Generated/UCPROBE/cpu_c.c **** *
 309:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 310:../Dave/Generated/UCPROBE/cpu_c.c **** *
 311:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 312:../Dave/Generated/UCPROBE/cpu_c.c **** *
 313:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) See 'CPU_IntSrcDis()  Note #2'.
 314:../Dave/Generated/UCPROBE/cpu_c.c **** *
 315:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 316:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 317:../Dave/Generated/UCPROBE/cpu_c.c **** */
 318:../Dave/Generated/UCPROBE/cpu_c.c **** 
 319:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcEn (CPU_INT08U  pos)
 320:../Dave/Generated/UCPROBE/cpu_c.c **** {
 279              	 .loc 1 320 0
 280              	 .cfi_startproc
 281              	.LVL34:
 282 0000 38B5     	 push {r3,r4,r5,lr}
 283              	.LCFI1:
 284              	 .cfi_def_cfa_offset 16
 285              	 .cfi_offset 3,-16
 286              	 .cfi_offset 4,-12
 287              	 .cfi_offset 5,-8
 288              	 .cfi_offset 14,-4
 289 0002 0F28     	 cmp r0,#15
 290 0004 07D8     	 bhi .L25
 291 0006 0124     	 mov r4,#1
 292 0008 231C     	 mov r3,r4
 293 000a 8340     	 lsl r3,r3,r0
 294 000c 174A     	 ldr r2,.L32
 295 000e 1342     	 tst r3,r2
 296 0010 0BD1     	 bne .L24
 297 0012 1B04     	 lsl r3,r3,#16
 298 0014 20D4     	 bmi .L30
 299              	.L25:
 321:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 322:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 323:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 324:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 325:../Dave/Generated/UCPROBE/cpu_c.c **** 
 326:../Dave/Generated/UCPROBE/cpu_c.c **** 
 327:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 328:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_STK_PTR:                                  /* ---------------- INVALID OR RESE
 329:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_07:
 330:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_08:
 331:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_09:
 332:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_10:
 333:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_13:
 334:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 335:../Dave/Generated/UCPROBE/cpu_c.c **** 
 336:../Dave/Generated/UCPROBE/cpu_c.c **** 
 337:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 338:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RESET:                                    /* Reset (see Note #2).            
 339:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_NMI:                                      /* Non-maskable interrupt (see Note
 340:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_HFAULT:                                   /* Hard fault (see Note #2).       
 341:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SVCALL:                                   /* SVCall (see Note #2).           
 342:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_PENDSV:                                   /* PendSV (see Note #2).           
 343:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 344:../Dave/Generated/UCPROBE/cpu_c.c **** 
 345:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 346:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 347:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
 348:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 349:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 350:../Dave/Generated/UCPROBE/cpu_c.c **** 
 351:../Dave/Generated/UCPROBE/cpu_c.c **** 
 352:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 353:../Dave/Generated/UCPROBE/cpu_c.c ****          default:
 354:../Dave/Generated/UCPROBE/cpu_c.c ****              pos_max = CPU_INT_SRC_POS_MAX;
 300              	 .loc 1 354 0
 301 0016 1F25     	 mov r5,#31
 302 0018 154B     	 ldr r3,.L32+4
 303 001a 1B68     	 ldr r3,[r3]
 304              	.LVL35:
 305 001c 0133     	 add r3,r3,#1
 306              	.LVL36:
 307 001e 2B40     	 and r3,r5
 308              	.LVL37:
 309 0020 5B01     	 lsl r3,r3,#5
 310 0022 1033     	 add r3,r3,#16
 355:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 311              	 .loc 1 355 0
 312 0024 DBB2     	 uxtb r3,r3
 313 0026 9842     	 cmp r0,r3
 314 0028 00D3     	 bcc .L31
 315              	.LVL38:
 316              	.L24:
 356:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 357:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 358:../Dave/Generated/UCPROBE/cpu_c.c **** 
 359:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 360:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
 361:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 362:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 363:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 364:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 365:../Dave/Generated/UCPROBE/cpu_c.c **** }
 317              	 .loc 1 365 0
 318              	 
 319 002a 38BD     	 pop {r3,r4,r5,pc}
 320              	.LVL39:
 321              	.L31:
 356:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 322              	 .loc 1 356 0
 323 002c 1038     	 sub r0,r0,#16
 324              	.LVL40:
 325 002e 041C     	 mov r4,r0
 326              	.LVL41:
 359:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
 327              	 .loc 1 359 0
 328 0030 FFF7FEFF 	 bl CPU_SR_Save
 329              	.LVL42:
 356:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 330              	 .loc 1 356 0
 331 0034 E217     	 asr r2,r4,#31
 332 0036 D20E     	 lsr r2,r2,#27
 333 0038 1419     	 add r4,r2,r4
 334              	.LVL43:
 360:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 335              	 .loc 1 360 0
 336 003a 0E49     	 ldr r1,.L32+8
 356:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 337              	 .loc 1 356 0
 338 003c 6311     	 asr r3,r4,#5
 357:../Dave/Generated/UCPROBE/cpu_c.c **** 
 339              	 .loc 1 357 0
 340 003e 2C40     	 and r4,r5
 360:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 341              	 .loc 1 360 0
 342 0040 8C46     	 mov ip,r1
 357:../Dave/Generated/UCPROBE/cpu_c.c **** 
 343              	 .loc 1 357 0
 344 0042 A41A     	 sub r4,r4,r2
 360:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 345              	 .loc 1 360 0
 346 0044 E035     	 add r5,r5,#224
 347 0046 2C40     	 and r4,r5
 348 0048 FE3D     	 sub r5,r5,#254
 349 004a A540     	 lsl r5,r5,r4
 350 004c 6344     	 add r3,r3,ip
 351 004e 9B00     	 lsl r3,r3,#2
 352 0050 1D60     	 str r5,[r3]
 361:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 353              	 .loc 1 361 0
 354 0052 FFF7FEFF 	 bl CPU_SR_Restore
 355              	.LVL44:
 356 0056 E8E7     	 b .L24
 357              	.LVL45:
 358              	.L30:
 346:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
 359              	 .loc 1 346 0
 360 0058 FFF7FEFF 	 bl CPU_SR_Save
 361              	.LVL46:
 347:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 362              	 .loc 1 347 0
 363 005c 064B     	 ldr r3,.L32+12
 364 005e 1A68     	 ldr r2,[r3]
 365 0060 1443     	 orr r4,r2
 366 0062 1C60     	 str r4,[r3]
 348:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 367              	 .loc 1 348 0
 368 0064 FFF7FEFF 	 bl CPU_SR_Restore
 369              	.LVL47:
 349:../Dave/Generated/UCPROBE/cpu_c.c **** 
 370              	 .loc 1 349 0
 371 0068 DFE7     	 b .L24
 372              	.L33:
 373 006a C046     	 .align 2
 374              	.L32:
 375 006c 8F6F0000 	 .word 28559
 376 0070 04E000E0 	 .word -536813564
 377 0074 40380038 	 .word 939538496
 378 0078 10E000E0 	 .word -536813552
 379              	 .cfi_endproc
 380              	.LFE3:
 382              	 .section .text.CPU_IntSrcPendClr,"ax",%progbits
 383              	 .align 2
 384              	 .global CPU_IntSrcPendClr
 385              	 .code 16
 386              	 .thumb_func
 388              	CPU_IntSrcPendClr:
 389              	.LFB4:
 366:../Dave/Generated/UCPROBE/cpu_c.c **** 
 367:../Dave/Generated/UCPROBE/cpu_c.c **** 
 368:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 369:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 370:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPendClr()
 371:../Dave/Generated/UCPROBE/cpu_c.c **** *
 372:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Clear a pending interrupt.
 373:../Dave/Generated/UCPROBE/cpu_c.c **** *
 374:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 375:../Dave/Generated/UCPROBE/cpu_c.c **** *
 376:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 377:../Dave/Generated/UCPROBE/cpu_c.c **** *
 378:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 379:../Dave/Generated/UCPROBE/cpu_c.c **** *
 380:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 381:../Dave/Generated/UCPROBE/cpu_c.c **** *
 382:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) The pending status of several interrupts cannot be clear/set :
 383:../Dave/Generated/UCPROBE/cpu_c.c **** *
 384:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset.
 385:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI.
 386:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault.
 387:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (d) Memory Managment.
 388:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (e) Bus Fault.
 389:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (f) Usage Fault.
 390:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (g) SVCall.
 391:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (h) Debug monitor.
 392:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (i) PendSV.
 393:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (j) Systick
 394:../Dave/Generated/UCPROBE/cpu_c.c **** *
 395:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 396:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 397:../Dave/Generated/UCPROBE/cpu_c.c **** */
 398:../Dave/Generated/UCPROBE/cpu_c.c **** 
 399:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcPendClr (CPU_INT08U  pos)
 400:../Dave/Generated/UCPROBE/cpu_c.c **** 
 401:../Dave/Generated/UCPROBE/cpu_c.c **** {
 390              	 .loc 1 401 0
 391              	 .cfi_startproc
 392              	.LVL48:
 393 0000 38B5     	 push {r3,r4,r5,lr}
 394              	.LCFI2:
 395              	 .cfi_def_cfa_offset 16
 396              	 .cfi_offset 3,-16
 397              	 .cfi_offset 4,-12
 398              	 .cfi_offset 5,-8
 399              	 .cfi_offset 14,-4
 400 0002 0F28     	 cmp r0,#15
 401 0004 04D8     	 bhi .L35
 402 0006 0123     	 mov r3,#1
 403 0008 8340     	 lsl r3,r3,r0
 404 000a 124A     	 ldr r2,.L38
 405 000c 1342     	 tst r3,r2
 406 000e 09D1     	 bne .L34
 407              	.L35:
 402:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 403:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 404:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 405:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 406:../Dave/Generated/UCPROBE/cpu_c.c **** 
 407:../Dave/Generated/UCPROBE/cpu_c.c **** 
 408:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 409:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 410:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 411:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 412:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 413:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 414:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 415:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 416:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 417:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 418:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 419:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 420:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 421:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 422:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 423:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 424:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 425:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 426:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 408              	 .loc 1 426 0
 409 0010 1F25     	 mov r5,#31
 410 0012 114B     	 ldr r3,.L38+4
 411 0014 1B68     	 ldr r3,[r3]
 412              	.LVL49:
 413 0016 0133     	 add r3,r3,#1
 414              	.LVL50:
 415 0018 2B40     	 and r3,r5
 416              	.LVL51:
 417 001a 5B01     	 lsl r3,r3,#5
 418 001c 1033     	 add r3,r3,#16
 427:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 419              	 .loc 1 427 0
 420 001e DBB2     	 uxtb r3,r3
 421 0020 9842     	 cmp r0,r3
 422 0022 00D3     	 bcc .L37
 423              	.LVL52:
 424              	.L34:
 428:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 429:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 430:../Dave/Generated/UCPROBE/cpu_c.c **** 
 431:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 432:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLRPEND(group) = DEF_BIT(nbr);
 433:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 434:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 435:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 436:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 437:../Dave/Generated/UCPROBE/cpu_c.c **** }
 425              	 .loc 1 437 0
 426              	 
 427 0024 38BD     	 pop {r3,r4,r5,pc}
 428              	.LVL53:
 429              	.L37:
 428:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 430              	 .loc 1 428 0
 431 0026 1038     	 sub r0,r0,#16
 432              	.LVL54:
 433 0028 041C     	 mov r4,r0
 434              	.LVL55:
 431:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLRPEND(group) = DEF_BIT(nbr);
 435              	 .loc 1 431 0
 436 002a FFF7FEFF 	 bl CPU_SR_Save
 437              	.LVL56:
 428:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 438              	 .loc 1 428 0
 439 002e E217     	 asr r2,r4,#31
 440 0030 D20E     	 lsr r2,r2,#27
 441 0032 1419     	 add r4,r2,r4
 442              	.LVL57:
 432:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 443              	 .loc 1 432 0
 444 0034 0949     	 ldr r1,.L38+8
 428:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 445              	 .loc 1 428 0
 446 0036 6311     	 asr r3,r4,#5
 429:../Dave/Generated/UCPROBE/cpu_c.c **** 
 447              	 .loc 1 429 0
 448 0038 2C40     	 and r4,r5
 432:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 449              	 .loc 1 432 0
 450 003a 8C46     	 mov ip,r1
 429:../Dave/Generated/UCPROBE/cpu_c.c **** 
 451              	 .loc 1 429 0
 452 003c A41A     	 sub r4,r4,r2
 432:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 453              	 .loc 1 432 0
 454 003e E035     	 add r5,r5,#224
 455 0040 2C40     	 and r4,r5
 456 0042 FE3D     	 sub r5,r5,#254
 457 0044 A540     	 lsl r5,r5,r4
 458 0046 6344     	 add r3,r3,ip
 459 0048 9B00     	 lsl r3,r3,#2
 460 004a 1D60     	 str r5,[r3]
 433:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 461              	 .loc 1 433 0
 462 004c FFF7FEFF 	 bl CPU_SR_Restore
 463              	.LVL58:
 464 0050 E8E7     	 b .L34
 465              	.L39:
 466 0052 C046     	 .align 2
 467              	.L38:
 468 0054 8FEF0000 	 .word 61327
 469 0058 04E000E0 	 .word -536813564
 470 005c A0380038 	 .word 939538592
 471              	 .cfi_endproc
 472              	.LFE4:
 474              	 .section .text.CPU_IntSrcPrioSet,"ax",%progbits
 475              	 .align 2
 476              	 .global CPU_IntSrcPrioSet
 477              	 .code 16
 478              	 .thumb_func
 480              	CPU_IntSrcPrioSet:
 481              	.LFB5:
 438:../Dave/Generated/UCPROBE/cpu_c.c **** 
 439:../Dave/Generated/UCPROBE/cpu_c.c **** 
 440:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 441:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 442:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPrioSet()
 443:../Dave/Generated/UCPROBE/cpu_c.c **** *
 444:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Set priority of an interrupt source.
 445:../Dave/Generated/UCPROBE/cpu_c.c **** *
 446:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 447:../Dave/Generated/UCPROBE/cpu_c.c **** *
 448:../Dave/Generated/UCPROBE/cpu_c.c **** *               prio    Priority.  Use a lower priority number for a higher priority.
 449:../Dave/Generated/UCPROBE/cpu_c.c **** *
 450:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 451:../Dave/Generated/UCPROBE/cpu_c.c **** *
 452:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 453:../Dave/Generated/UCPROBE/cpu_c.c **** *
 454:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 455:../Dave/Generated/UCPROBE/cpu_c.c **** *
 456:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) Several interrupts priorities CANNOT be set :
 457:../Dave/Generated/UCPROBE/cpu_c.c **** *
 458:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset (always -3).
 459:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI (always -2).
 460:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault (always -1).
 461:../Dave/Generated/UCPROBE/cpu_c.c **** *
 462:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 463:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 464:../Dave/Generated/UCPROBE/cpu_c.c **** */
 465:../Dave/Generated/UCPROBE/cpu_c.c **** 
 466:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
 467:../Dave/Generated/UCPROBE/cpu_c.c ****                          CPU_INT08U  prio)
 468:../Dave/Generated/UCPROBE/cpu_c.c **** {
 482              	 .loc 1 468 0
 483              	 .cfi_startproc
 484              	.LVL59:
 485 0000 F8B5     	 push {r3,r4,r5,r6,r7,lr}
 486              	.LCFI3:
 487              	 .cfi_def_cfa_offset 24
 488              	 .cfi_offset 3,-24
 489              	 .cfi_offset 4,-20
 490              	 .cfi_offset 5,-16
 491              	 .cfi_offset 6,-12
 492              	 .cfi_offset 7,-8
 493              	 .cfi_offset 14,-4
 494              	 .loc 1 468 0
 495 0002 0D1C     	 mov r5,r1
 469:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 470:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 471:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 472:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  temp;
 473:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 474:../Dave/Generated/UCPROBE/cpu_c.c **** 
 475:../Dave/Generated/UCPROBE/cpu_c.c **** 
 476:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 496              	 .loc 1 476 0
 497 0004 0F28     	 cmp r0,#15
 498 0006 1FD8     	 bhi .L41
 499 0008 234A     	 ldr r2,.L48
 500 000a 8300     	 lsl r3,r0,#2
 501 000c D358     	 ldr r3,[r2,r3]
 502 000e 9F46     	 mov pc,r3
 503              	 .section .rodata.CPU_IntSrcPrioSet,"a",%progbits
 504              	 .align 2
 505              	.L43:
 506 0000 26000000 	 .word .L40
 507 0004 26000000 	 .word .L40
 508 0008 26000000 	 .word .L40
 509 000c 26000000 	 .word .L40
 510 0010 48000000 	 .word .L41
 511 0014 48000000 	 .word .L41
 512 0018 48000000 	 .word .L41
 513 001c 26000000 	 .word .L40
 514 0020 26000000 	 .word .L40
 515 0024 26000000 	 .word .L40
 516 0028 26000000 	 .word .L40
 517 002c 10000000 	 .word .L44
 518 0030 48000000 	 .word .L41
 519 0034 26000000 	 .word .L40
 520 0038 28000000 	 .word .L45
 521 003c 40000000 	 .word .L46
 522              	 .section .text.CPU_IntSrcPrioSet
 523              	.L44:
 477:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_STK_PTR:                                  /* ---------------- INVALID OR RESE
 478:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_07:
 479:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_08:
 480:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_09:
 481:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_10:
 482:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_13:
 483:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 484:../Dave/Generated/UCPROBE/cpu_c.c **** 
 485:../Dave/Generated/UCPROBE/cpu_c.c **** 
 486:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 487:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RESET:                                    /* Reset (see Note #2).            
 488:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_NMI:                                      /* Non-maskable interrupt (see Note
 489:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_HFAULT:                                   /* Hard fault (see Note #2).       
 490:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 491:../Dave/Generated/UCPROBE/cpu_c.c **** 
 492:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SVCALL:                                   /* SVCall.                         
 493:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 524              	 .loc 1 493 0
 525 0010 FFF7FEFF 	 bl CPU_SR_Save
 526              	.LVL60:
 494:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI2;
 527              	 .loc 1 494 0
 528 0014 214A     	 ldr r2,.L48+4
 529              	.L47:
 495:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 496:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 497:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI2  = temp;
 498:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 499:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 500:../Dave/Generated/UCPROBE/cpu_c.c **** 
 501:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_PENDSV:                                   /* PendSV.                         
 502:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 503:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI3;
 504:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 505:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 506:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI3  = temp;
 507:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 508:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 509:../Dave/Generated/UCPROBE/cpu_c.c **** 
 510:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 511:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 512:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI3;
 530              	 .loc 1 512 0
 531 0016 1368     	 ldr r3,[r2]
 532              	.LVL61:
 513:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 514:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 533              	 .loc 1 514 0
 534 0018 2D06     	 lsl r5,r5,#24
 513:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 535              	 .loc 1 513 0
 536 001a 1B02     	 lsl r3,r3,#8
 537              	.LVL62:
 538 001c 1B0A     	 lsr r3,r3,#8
 539              	.LVL63:
 540              	 .loc 1 514 0
 541 001e 1D43     	 orr r5,r3
 542              	.LVL64:
 515:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI3  = temp;
 543              	 .loc 1 515 0
 544 0020 1560     	 str r5,[r2]
 516:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 545              	 .loc 1 516 0
 546 0022 FFF7FEFF 	 bl CPU_SR_Restore
 547              	.LVL65:
 548              	.L40:
 517:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 518:../Dave/Generated/UCPROBE/cpu_c.c **** 
 519:../Dave/Generated/UCPROBE/cpu_c.c **** 
 520:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 521:../Dave/Generated/UCPROBE/cpu_c.c ****          default:
 522:../Dave/Generated/UCPROBE/cpu_c.c ****              pos_max = CPU_INT_SRC_POS_MAX;
 523:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 524:../Dave/Generated/UCPROBE/cpu_c.c ****                  group                    = (pos - 16) / 4;
 525:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 526:../Dave/Generated/UCPROBE/cpu_c.c **** 
 527:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 528:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                     = CPU_REG_NVIC_PRIO(group);
 529:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
 530:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
 531:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_PRIO(group) = temp;
 532:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 533:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 534:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 535:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 536:../Dave/Generated/UCPROBE/cpu_c.c **** }
 549              	 .loc 1 536 0
 550              	 
 551 0026 F8BD     	 pop {r3,r4,r5,r6,r7,pc}
 552              	.LVL66:
 553              	.L45:
 502:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI3;
 554              	 .loc 1 502 0
 555 0028 FFF7FEFF 	 bl CPU_SR_Save
 556              	.LVL67:
 503:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 557              	 .loc 1 503 0
 558 002c 1C4A     	 ldr r2,.L48+8
 504:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 559              	 .loc 1 504 0
 560 002e 1D4B     	 ldr r3,.L48+12
 503:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 561              	 .loc 1 503 0
 562 0030 1168     	 ldr r1,[r2]
 563              	.LVL68:
 505:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI3  = temp;
 564              	 .loc 1 505 0
 565 0032 2D04     	 lsl r5,r5,#16
 504:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 566              	 .loc 1 504 0
 567 0034 0B40     	 and r3,r1
 568              	.LVL69:
 505:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_REG_NVIC_SHPRI3  = temp;
 569              	 .loc 1 505 0
 570 0036 1D43     	 orr r5,r3
 571              	.LVL70:
 506:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 572              	 .loc 1 506 0
 573 0038 1560     	 str r5,[r2]
 507:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 574              	 .loc 1 507 0
 575 003a FFF7FEFF 	 bl CPU_SR_Restore
 576              	.LVL71:
 508:../Dave/Generated/UCPROBE/cpu_c.c **** 
 577              	 .loc 1 508 0
 578 003e F2E7     	 b .L40
 579              	.LVL72:
 580              	.L46:
 511:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                 = CPU_REG_NVIC_SHPRI3;
 581              	 .loc 1 511 0
 582 0040 FFF7FEFF 	 bl CPU_SR_Save
 583              	.LVL73:
 512:../Dave/Generated/UCPROBE/cpu_c.c ****               temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 584              	 .loc 1 512 0
 585 0044 164A     	 ldr r2,.L48+8
 586 0046 E6E7     	 b .L47
 587              	.LVL74:
 588              	.L41:
 522:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 589              	 .loc 1 522 0
 590 0048 1F22     	 mov r2,#31
 591 004a 174B     	 ldr r3,.L48+16
 592 004c 1B68     	 ldr r3,[r3]
 593              	.LVL75:
 594 004e 0133     	 add r3,r3,#1
 595              	.LVL76:
 596 0050 1340     	 and r3,r2
 597              	.LVL77:
 598 0052 5B01     	 lsl r3,r3,#5
 599 0054 1033     	 add r3,r3,#16
 523:../Dave/Generated/UCPROBE/cpu_c.c ****                  group                    = (pos - 16) / 4;
 600              	 .loc 1 523 0
 601 0056 DBB2     	 uxtb r3,r3
 602 0058 9842     	 cmp r0,r3
 603 005a E4D2     	 bcs .L40
 524:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 604              	 .loc 1 524 0
 605 005c 1038     	 sub r0,r0,#16
 606              	.LVL78:
 607 005e 041C     	 mov r4,r0
 608              	.LVL79:
 527:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                     = CPU_REG_NVIC_PRIO(group);
 609              	 .loc 1 527 0
 610 0060 FFF7FEFF 	 bl CPU_SR_Save
 611              	.LVL80:
 524:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 612              	 .loc 1 524 0
 613 0064 E117     	 asr r1,r4,#31
 614 0066 8E0F     	 lsr r6,r1,#30
 528:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
 615              	 .loc 1 528 0
 616 0068 1049     	 ldr r1,.L48+20
 617 006a FF22     	 mov r2,#255
 618 006c 8C46     	 mov ip,r1
 525:../Dave/Generated/UCPROBE/cpu_c.c **** 
 619              	 .loc 1 525 0
 620 006e 0321     	 mov r1,#3
 524:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 621              	 .loc 1 524 0
 622 0070 3419     	 add r4,r6,r4
 623              	.LVL81:
 624 0072 A310     	 asr r3,r4,#2
 525:../Dave/Generated/UCPROBE/cpu_c.c **** 
 625              	 .loc 1 525 0
 626 0074 0C40     	 and r4,r1
 627 0076 A11B     	 sub r1,r4,r6
 628 0078 1140     	 and r1,r2
 529:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
 629              	 .loc 1 529 0
 630 007a C900     	 lsl r1,r1,#3
 631 007c 1340     	 and r3,r2
 632 007e 8A40     	 lsl r2,r2,r1
 528:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
 633              	 .loc 1 528 0
 634 0080 6344     	 add r3,r3,ip
 635 0082 9B00     	 lsl r3,r3,#2
 636 0084 1F68     	 ldr r7,[r3]
 637              	.LVL82:
 530:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_PRIO(group) = temp;
 638              	 .loc 1 530 0
 639 0086 8D40     	 lsl r5,r5,r1
 529:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
 640              	 .loc 1 529 0
 641 0088 9743     	 bic r7,r2
 642              	.LVL83:
 643 008a 3A1C     	 mov r2,r7
 644              	.LVL84:
 530:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_PRIO(group) = temp;
 645              	 .loc 1 530 0
 646 008c 2A43     	 orr r2,r5
 647              	.LVL85:
 531:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 648              	 .loc 1 531 0
 649 008e 1A60     	 str r2,[r3]
 532:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 650              	 .loc 1 532 0
 651 0090 FFF7FEFF 	 bl CPU_SR_Restore
 652              	.LVL86:
 653 0094 C7E7     	 b .L40
 654              	.L49:
 655 0096 C046     	 .align 2
 656              	.L48:
 657 0098 00000000 	 .word .L43
 658 009c 1CED00E0 	 .word -536810212
 659 00a0 20ED00E0 	 .word -536810208
 660 00a4 FFFF00FF 	 .word -16711681
 661 00a8 04E000E0 	 .word -536813564
 662 00ac 00390038 	 .word 939538688
 663              	 .cfi_endproc
 664              	.LFE5:
 666              	 .section .text.CPU_IntSrcPrioGet,"ax",%progbits
 667              	 .align 2
 668              	 .global CPU_IntSrcPrioGet
 669              	 .code 16
 670              	 .thumb_func
 672              	CPU_IntSrcPrioGet:
 673              	.LFB6:
 537:../Dave/Generated/UCPROBE/cpu_c.c **** 
 538:../Dave/Generated/UCPROBE/cpu_c.c **** 
 539:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 540:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 541:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPrioGet()
 542:../Dave/Generated/UCPROBE/cpu_c.c **** *
 543:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Get priority of an interrupt source.
 544:../Dave/Generated/UCPROBE/cpu_c.c **** *
 545:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 546:../Dave/Generated/UCPROBE/cpu_c.c **** *
 547:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : Priority of interrupt source.  If the interrupt source specified is invalid, then
 548:../Dave/Generated/UCPROBE/cpu_c.c **** *               DEF_INT_16S_MIN_VAL is returned.
 549:../Dave/Generated/UCPROBE/cpu_c.c **** *
 550:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 551:../Dave/Generated/UCPROBE/cpu_c.c **** *
 552:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()      Note #1'.
 553:../Dave/Generated/UCPROBE/cpu_c.c **** *
 554:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) See 'CPU_IntSrcPrioSet()  Note #2'.
 555:../Dave/Generated/UCPROBE/cpu_c.c **** *
 556:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()      Note #3'.
 557:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 558:../Dave/Generated/UCPROBE/cpu_c.c **** */
 559:../Dave/Generated/UCPROBE/cpu_c.c **** 
 560:../Dave/Generated/UCPROBE/cpu_c.c **** CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
 561:../Dave/Generated/UCPROBE/cpu_c.c **** {
 674              	 .loc 1 561 0
 675              	 .cfi_startproc
 676              	.LVL87:
 677 0000 F8B5     	 push {r3,r4,r5,r6,r7,lr}
 678              	.LCFI4:
 679              	 .cfi_def_cfa_offset 24
 680              	 .cfi_offset 3,-24
 681              	 .cfi_offset 4,-20
 682              	 .cfi_offset 5,-16
 683              	 .cfi_offset 6,-12
 684              	 .cfi_offset 7,-8
 685              	 .cfi_offset 14,-4
 562:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 563:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 564:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 565:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT16S  prio;
 566:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  temp;
 567:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 568:../Dave/Generated/UCPROBE/cpu_c.c **** 
 569:../Dave/Generated/UCPROBE/cpu_c.c **** 
 570:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 686              	 .loc 1 570 0
 687 0002 0F28     	 cmp r0,#15
 688 0004 26D8     	 bhi .L51
 689 0006 254A     	 ldr r2,.L62
 690 0008 8300     	 lsl r3,r0,#2
 691 000a D358     	 ldr r3,[r2,r3]
 692 000c 9F46     	 mov pc,r3
 693              	 .section .rodata.CPU_IntSrcPrioGet,"a",%progbits
 694              	 .align 2
 695              	.L53:
 696 0000 0E000000 	 .word .L61
 697 0004 16000000 	 .word .L54
 698 0008 1A000000 	 .word .L55
 699 000c 1E000000 	 .word .L56
 700 0010 54000000 	 .word .L51
 701 0014 54000000 	 .word .L51
 702 0018 54000000 	 .word .L51
 703 001c 0E000000 	 .word .L61
 704 0020 0E000000 	 .word .L61
 705 0024 0E000000 	 .word .L61
 706 0028 0E000000 	 .word .L61
 707 002c 22000000 	 .word .L57
 708 0030 54000000 	 .word .L51
 709 0034 0E000000 	 .word .L61
 710 0038 32000000 	 .word .L58
 711 003c 44000000 	 .word .L59
 712              	 .section .text.CPU_IntSrcPrioGet
 713              	.L61:
 571:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_STK_PTR:                                  /* ---------------- INVALID OR RESE
 572:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_07:
 573:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_08:
 574:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_09:
 575:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_10:
 576:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RSVD_13:
 577:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = DEF_INT_16S_MIN_VAL;
 578:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 579:../Dave/Generated/UCPROBE/cpu_c.c **** 
 580:../Dave/Generated/UCPROBE/cpu_c.c **** 
 581:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 582:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_RESET:                                    /* Reset (see Note #2).            
 583:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = -3;
 584:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 585:../Dave/Generated/UCPROBE/cpu_c.c **** 
 586:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_NMI:                                      /* Non-maskable interrupt (see Note
 587:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = -2;
 588:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 589:../Dave/Generated/UCPROBE/cpu_c.c **** 
 590:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_HFAULT:                                   /* Hard fault (see Note #2).       
 591:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = -1;
 592:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 593:../Dave/Generated/UCPROBE/cpu_c.c **** 
 594:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SVCALL:                                   /* SVCall.                         
 595:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 596:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI2;
 597:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 598:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 599:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 600:../Dave/Generated/UCPROBE/cpu_c.c **** 
 601:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_PENDSV:                                   /* PendSV.                         
 602:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 603:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI3;
 604:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 605:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 606:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 607:../Dave/Generated/UCPROBE/cpu_c.c **** 
 608:../Dave/Generated/UCPROBE/cpu_c.c ****          case CPU_INT_SYSTICK:                                  /* SysTick.                        
 609:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_ENTER();
 610:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI3;
 611:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 612:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 613:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 614:../Dave/Generated/UCPROBE/cpu_c.c **** 
 615:../Dave/Generated/UCPROBE/cpu_c.c **** 
 616:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 617:../Dave/Generated/UCPROBE/cpu_c.c ****          default:
 618:../Dave/Generated/UCPROBE/cpu_c.c ****              pos_max = CPU_INT_SRC_POS_MAX;
 619:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 620:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 4;
 621:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 4;
 622:../Dave/Generated/UCPROBE/cpu_c.c **** 
 623:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 624:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp  = CPU_REG_NVIC_PRIO(group);
 625:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 626:../Dave/Generated/UCPROBE/cpu_c.c **** 
 627:../Dave/Generated/UCPROBE/cpu_c.c ****                  prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 628:../Dave/Generated/UCPROBE/cpu_c.c ****              } else {
 629:../Dave/Generated/UCPROBE/cpu_c.c ****                  prio  = DEF_INT_16S_MIN_VAL;
 714              	 .loc 1 629 0
 715 000e 8024     	 mov r4,#128
 716 0010 2402     	 lsl r4,r4,#8
 717              	.LVL88:
 718              	.L52:
 630:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 631:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 632:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 633:../Dave/Generated/UCPROBE/cpu_c.c **** 
 634:../Dave/Generated/UCPROBE/cpu_c.c ****     return (prio);
 719              	 .loc 1 634 0
 720 0012 20B2     	 sxth r0,r4
 635:../Dave/Generated/UCPROBE/cpu_c.c **** }
 721              	 .loc 1 635 0
 722              	 
 723              	.LVL89:
 724 0014 F8BD     	 pop {r3,r4,r5,r6,r7,pc}
 725              	.LVL90:
 726              	.L54:
 583:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 727              	 .loc 1 583 0
 728 0016 224C     	 ldr r4,.L62+4
 729 0018 FBE7     	 b .L52
 730              	.L55:
 731              	.LVL91:
 587:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 732              	 .loc 1 587 0
 733 001a 224C     	 ldr r4,.L62+8
 588:../Dave/Generated/UCPROBE/cpu_c.c **** 
 734              	 .loc 1 588 0
 735 001c F9E7     	 b .L52
 736              	.LVL92:
 737              	.L56:
 591:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 738              	 .loc 1 591 0
 739 001e 224C     	 ldr r4,.L62+12
 592:../Dave/Generated/UCPROBE/cpu_c.c **** 
 740              	 .loc 1 592 0
 741 0020 F7E7     	 b .L52
 742              	.LVL93:
 743              	.L57:
 595:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI2;
 744              	 .loc 1 595 0
 745 0022 FFF7FEFF 	 bl CPU_SR_Save
 746              	.LVL94:
 596:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 747              	 .loc 1 596 0
 748 0026 214B     	 ldr r3,.L62+16
 749 0028 1C68     	 ldr r4,[r3]
 750              	.LVL95:
 597:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 751              	 .loc 1 597 0
 752 002a 240E     	 lsr r4,r4,#24
 753              	.LVL96:
 598:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 754              	 .loc 1 598 0
 755 002c FFF7FEFF 	 bl CPU_SR_Restore
 756              	.LVL97:
 599:../Dave/Generated/UCPROBE/cpu_c.c **** 
 757              	 .loc 1 599 0
 758 0030 EFE7     	 b .L52
 759              	.LVL98:
 760              	.L58:
 602:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI3;
 761              	 .loc 1 602 0
 762 0032 FFF7FEFF 	 bl CPU_SR_Save
 763              	.LVL99:
 603:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 764              	 .loc 1 603 0
 765 0036 1E4B     	 ldr r3,.L62+20
 766 0038 1C68     	 ldr r4,[r3]
 767              	.LVL100:
 604:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 768              	 .loc 1 604 0
 769 003a 2402     	 lsl r4,r4,#8
 770              	.LVL101:
 771 003c 240E     	 lsr r4,r4,#24
 772              	.LVL102:
 605:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 773              	 .loc 1 605 0
 774 003e FFF7FEFF 	 bl CPU_SR_Restore
 775              	.LVL103:
 606:../Dave/Generated/UCPROBE/cpu_c.c **** 
 776              	 .loc 1 606 0
 777 0042 E6E7     	 b .L52
 778              	.LVL104:
 779              	.L59:
 609:../Dave/Generated/UCPROBE/cpu_c.c ****               temp = CPU_REG_NVIC_SHPRI3;
 780              	 .loc 1 609 0
 781 0044 FFF7FEFF 	 bl CPU_SR_Save
 782              	.LVL105:
 610:../Dave/Generated/UCPROBE/cpu_c.c ****               prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 783              	 .loc 1 610 0
 784 0048 194B     	 ldr r3,.L62+20
 785 004a 1C68     	 ldr r4,[r3]
 786              	.LVL106:
 611:../Dave/Generated/UCPROBE/cpu_c.c ****               CPU_CRITICAL_EXIT();
 787              	 .loc 1 611 0
 788 004c 240E     	 lsr r4,r4,#24
 789              	.LVL107:
 612:../Dave/Generated/UCPROBE/cpu_c.c ****               break;
 790              	 .loc 1 612 0
 791 004e FFF7FEFF 	 bl CPU_SR_Restore
 792              	.LVL108:
 613:../Dave/Generated/UCPROBE/cpu_c.c **** 
 793              	 .loc 1 613 0
 794 0052 DEE7     	 b .L52
 795              	.LVL109:
 796              	.L51:
 618:../Dave/Generated/UCPROBE/cpu_c.c ****              if (pos < pos_max) {                               /* See Note #3.                    
 797              	 .loc 1 618 0
 798 0054 1F22     	 mov r2,#31
 799 0056 174B     	 ldr r3,.L62+24
 800 0058 1B68     	 ldr r3,[r3]
 801              	.LVL110:
 802 005a 0133     	 add r3,r3,#1
 803              	.LVL111:
 804 005c 1340     	 and r3,r2
 805              	.LVL112:
 806 005e 5B01     	 lsl r3,r3,#5
 807 0060 1033     	 add r3,r3,#16
 619:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 4;
 808              	 .loc 1 619 0
 809 0062 DBB2     	 uxtb r3,r3
 810 0064 9842     	 cmp r0,r3
 811 0066 D2D2     	 bcs .L61
 620:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 4;
 812              	 .loc 1 620 0
 813 0068 1038     	 sub r0,r0,#16
 814              	.LVL113:
 815 006a 061C     	 mov r6,r0
 816              	.LVL114:
 623:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp  = CPU_REG_NVIC_PRIO(group);
 817              	 .loc 1 623 0
 818 006c FFF7FEFF 	 bl CPU_SR_Save
 819              	.LVL115:
 624:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 820              	 .loc 1 624 0
 821 0070 114A     	 ldr r2,.L62+28
 822 0072 FF24     	 mov r4,#255
 823 0074 9446     	 mov ip,r2
 620:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 4;
 824              	 .loc 1 620 0
 825 0076 F717     	 asr r7,r6,#31
 826 0078 BF0F     	 lsr r7,r7,#30
 827 007a BE19     	 add r6,r7,r6
 828              	.LVL116:
 829 007c B310     	 asr r3,r6,#2
 830 007e 2340     	 and r3,r4
 624:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 831              	 .loc 1 624 0
 832 0080 6344     	 add r3,r3,ip
 833 0082 9B00     	 lsl r3,r3,#2
 834 0084 1D68     	 ldr r5,[r3]
 835              	.LVL117:
 625:../Dave/Generated/UCPROBE/cpu_c.c **** 
 836              	 .loc 1 625 0
 837 0086 FFF7FEFF 	 bl CPU_SR_Restore
 838              	.LVL118:
 621:../Dave/Generated/UCPROBE/cpu_c.c **** 
 839              	 .loc 1 621 0
 840 008a 0320     	 mov r0,#3
 841 008c 0640     	 and r6,r0
 842 008e F01B     	 sub r0,r6,r7
 843 0090 2040     	 and r0,r4
 627:../Dave/Generated/UCPROBE/cpu_c.c ****              } else {
 844              	 .loc 1 627 0
 845 0092 C000     	 lsl r0,r0,#3
 846 0094 C540     	 lsr r5,r5,r0
 847              	.LVL119:
 848 0096 2C40     	 and r4,r5
 849              	.LVL120:
 850 0098 BBE7     	 b .L52
 851              	.L63:
 852 009a C046     	 .align 2
 853              	.L62:
 854 009c 00000000 	 .word .L53
 855 00a0 FDFF0000 	 .word 65533
 856 00a4 FEFF0000 	 .word 65534
 857 00a8 FFFF0000 	 .word 65535
 858 00ac 1CED00E0 	 .word -536810212
 859 00b0 20ED00E0 	 .word -536810208
 860 00b4 04E000E0 	 .word -536813564
 861 00b8 00390038 	 .word 939538688
 862              	 .cfi_endproc
 863              	.LFE6:
 865              	 .section .text.CPU_RevBits,"ax",%progbits
 866              	 .align 2
 867              	 .global CPU_RevBits
 868              	 .code 16
 869              	 .thumb_func
 871              	CPU_RevBits:
 872              	.LFB7:
 636:../Dave/Generated/UCPROBE/cpu_c.c **** 
 637:../Dave/Generated/UCPROBE/cpu_c.c **** 
 638:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 639:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 640:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_RevBits()
 641:../Dave/Generated/UCPROBE/cpu_c.c **** *Description : Reverses the bits in a data value.
 642:../Dave/Generated/UCPROBE/cpu_c.c **** *
 643:../Dave/Generated/UCPROBE/cpu_c.c **** * Prototypes  : CPU_DATA  CPU_RevBits(CPU_DATA  val);
 644:../Dave/Generated/UCPROBE/cpu_c.c **** *
 645:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : val         Data value to reverse bits.
 646:../Dave/Generated/UCPROBE/cpu_c.c **** *
 647:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : Value with all bits in 'val' reversed (see Note #1).
 648:../Dave/Generated/UCPROBE/cpu_c.c **** *
 649:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 650:../Dave/Generated/UCPROBE/cpu_c.c **** *
 651:../Dave/Generated/UCPROBE/cpu_c.c **** *               This function is an INTERNAL CPU module function but MAY be called by application f
 652:../Dave/Generated/UCPROBE/cpu_c.c **** *
 653:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) val is a 32-bit number
 654:../Dave/Generated/UCPROBE/cpu_c.c **** *                                (2) Goes through a number and checks for sets bits which are then 
 655:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        in the reverse locations:
 656:../Dave/Generated/UCPROBE/cpu_c.c **** *
 657:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        reverse_val                 =>     0b00000....00
 658:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        val                         =>     0101100....10
 659:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        val's 2nd bit is set        =>     reverse_val's bit (num_
 660:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        val's 5th bit is set        =>     reverse_val's bit (num_
 661:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        ...                                ...
 662:../Dave/Generated/UCPROBE/cpu_c.c **** *                                        ...                                ...
 663:../Dave/Generated/UCPROBE/cpu_c.c **** *
 664:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 665:../Dave/Generated/UCPROBE/cpu_c.c **** */
 666:../Dave/Generated/UCPROBE/cpu_c.c **** 
 667:../Dave/Generated/UCPROBE/cpu_c.c **** CPU_DATA CPU_RevBits(CPU_DATA val)
 668:../Dave/Generated/UCPROBE/cpu_c.c **** {
 873              	 .loc 1 668 0
 874              	 .cfi_startproc
 875              	.LVL121:
 876 0000 70B5     	 push {r4,r5,r6,lr}
 877              	.LCFI5:
 878              	 .cfi_def_cfa_offset 16
 879              	 .cfi_offset 4,-16
 880              	 .cfi_offset 5,-12
 881              	 .cfi_offset 6,-8
 882              	 .cfi_offset 14,-4
 669:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_DATA    reverse_val;
 670:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr_bits;                                       /* establish how many bits are in v
 671:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  cnt;                                            /* for stepping through each bit in
 672:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  tmp;                                            /* gets shifted off bit to check if
 673:../Dave/Generated/UCPROBE/cpu_c.c **** 
 674:../Dave/Generated/UCPROBE/cpu_c.c **** 
 675:../Dave/Generated/UCPROBE/cpu_c.c ****         nbr_bits    = sizeof(CPU_DATA) * 8;
 676:../Dave/Generated/UCPROBE/cpu_c.c ****         reverse_val = 0;                                        /* make sure reverse_val is cleared
 677:../Dave/Generated/UCPROBE/cpu_c.c **** 
 678:../Dave/Generated/UCPROBE/cpu_c.c ****     for (cnt = 0; cnt < nbr_bits; cnt++)
 883              	 .loc 1 678 0
 884 0002 0022     	 mov r2,#0
 668:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_DATA    reverse_val;
 885              	 .loc 1 668 0
 886 0004 061C     	 mov r6,r0
 676:../Dave/Generated/UCPROBE/cpu_c.c **** 
 887              	 .loc 1 676 0
 888 0006 0021     	 mov r1,#0
 889 0008 1F25     	 mov r5,#31
 679:../Dave/Generated/UCPROBE/cpu_c.c ****     {
 680:../Dave/Generated/UCPROBE/cpu_c.c ****         tmp = (val & (1 << cnt));                               /* shift the next bit into tmp     
 681:../Dave/Generated/UCPROBE/cpu_c.c **** 
 682:../Dave/Generated/UCPROBE/cpu_c.c ****         if(tmp) {
 683:../Dave/Generated/UCPROBE/cpu_c.c ****             reverse_val |= (1 << ((nbr_bits - 1) - cnt));       /* shift in a 1 bit to reverse equi
 890              	 .loc 1 683 0
 891 000a 0124     	 mov r4,#1
 892              	.LVL122:
 893              	.L67:
 894 000c 201C     	 mov r0,r4
 895 000e AB1A     	 sub r3,r5,r2
 896 0010 9840     	 lsl r0,r0,r3
 897 0012 031C     	 mov r3,r0
 898 0014 081C     	 mov r0,r1
 899 0016 0B43     	 orr r3,r1
 900 0018 211C     	 mov r1,r4
 901 001a 9140     	 lsl r1,r1,r2
 902 001c 0E42     	 tst r6,r1
 903 001e 00D0     	 beq .L66
 904 0020 181C     	 mov r0,r3
 905              	.L66:
 678:../Dave/Generated/UCPROBE/cpu_c.c ****     {
 906              	 .loc 1 678 0
 907 0022 0132     	 add r2,r2,#1
 908 0024 011C     	 mov r1,r0
 909              	.LVL123:
 910 0026 202A     	 cmp r2,#32
 911 0028 F0D1     	 bne .L67
 684:../Dave/Generated/UCPROBE/cpu_c.c ****         }
 685:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 686:../Dave/Generated/UCPROBE/cpu_c.c **** 
 687:../Dave/Generated/UCPROBE/cpu_c.c ****     return (reverse_val);
 688:../Dave/Generated/UCPROBE/cpu_c.c **** }
 912              	 .loc 1 688 0
 913              	 
 914              	.LVL124:
 915 002a 70BD     	 pop {r4,r5,r6,pc}
 916              	 .cfi_endproc
 917              	.LFE7:
 919              	 .text
 920              	.Letext0:
 921              	 .file 2 "../Dave/Generated/UCPROBE/cpu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_c.c
    {standard input}:18     .text.CPU_BitBandClr:00000000 $t
    {standard input}:23     .text.CPU_BitBandClr:00000000 CPU_BitBandClr
    {standard input}:85     .text.CPU_BitBandClr:0000003c $d
    {standard input}:90     .text.CPU_BitBandSet:00000000 $t
    {standard input}:95     .text.CPU_BitBandSet:00000000 CPU_BitBandSet
    {standard input}:156    .text.CPU_BitBandSet:0000003c $d
    {standard input}:161    .text.CPU_IntSrcDis:00000000 $t
    {standard input}:166    .text.CPU_IntSrcDis:00000000 CPU_IntSrcDis
    {standard input}:264    .text.CPU_IntSrcDis:0000006c $d
    {standard input}:272    .text.CPU_IntSrcEn:00000000 $t
    {standard input}:277    .text.CPU_IntSrcEn:00000000 CPU_IntSrcEn
    {standard input}:375    .text.CPU_IntSrcEn:0000006c $d
    {standard input}:383    .text.CPU_IntSrcPendClr:00000000 $t
    {standard input}:388    .text.CPU_IntSrcPendClr:00000000 CPU_IntSrcPendClr
    {standard input}:468    .text.CPU_IntSrcPendClr:00000054 $d
    {standard input}:475    .text.CPU_IntSrcPrioSet:00000000 $t
    {standard input}:480    .text.CPU_IntSrcPrioSet:00000000 CPU_IntSrcPrioSet
    {standard input}:504    .rodata.CPU_IntSrcPrioSet:00000000 $d
    {standard input}:657    .text.CPU_IntSrcPrioSet:00000098 $d
    {standard input}:667    .text.CPU_IntSrcPrioGet:00000000 $t
    {standard input}:672    .text.CPU_IntSrcPrioGet:00000000 CPU_IntSrcPrioGet
    {standard input}:694    .rodata.CPU_IntSrcPrioGet:00000000 $d
    {standard input}:854    .text.CPU_IntSrcPrioGet:0000009c $d
    {standard input}:866    .text.CPU_RevBits:00000000 $t
    {standard input}:871    .text.CPU_RevBits:00000000 CPU_RevBits
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CPU_SR_Save
CPU_SR_Restore
