# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do microprocessor-electrum_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab2/CPU_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package CPU_package
# -- Compiling package body CPU_package
# -- Loading package CPU_package
# vcom -93 -work work {C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab2/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package CPU_package
# -- Compiling entity ALU
# -- Compiling architecture behavioral of ALU
# 
# vcom -93 -work work {C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab2/ALU_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package CPU_package
# -- Compiling entity ALU_TB
# -- Compiling architecture behavior of ALU_TB
# vcom -93 -work work {C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab2/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package CPU_package
# -- Compiling entity ALU
# -- Compiling architecture behavioral of ALU
# vcom -93 -work work {C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab2/CPU_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package CPU_package
# -- Compiling package body CPU_package
# -- Loading package CPU_package
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  ALU_TB
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.cpu_package(body)
# Loading work.alu_tb(behavior)
# Loading work.alu(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 320 ns
