[03/04 18:33:03      0s] 
[03/04 18:33:03      0s] Cadence Innovus(TM) Implementation System.
[03/04 18:33:03      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/04 18:33:03      0s] 
[03/04 18:33:03      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[03/04 18:33:03      0s] Options:	
[03/04 18:33:03      0s] Date:		Tue Mar  4 18:33:03 2025
[03/04 18:33:03      0s] Host:		c2slab.cet.ac.in (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB)
[03/04 18:33:03      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[03/04 18:33:03      0s] 
[03/04 18:33:03      0s] License:
[03/04 18:33:03      0s] 		[18:33:03.275857] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[03/04 18:33:04      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/04 18:33:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/04 18:33:21     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[03/04 18:33:24     18s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[03/04 18:33:24     18s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[03/04 18:33:24     18s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[03/04 18:33:24     18s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[03/04 18:33:24     18s] @(#)CDS: CPE v21.18-s053
[03/04 18:33:24     18s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[03/04 18:33:24     18s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[03/04 18:33:24     18s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/04 18:33:24     18s] @(#)CDS: RCDB 11.15.0
[03/04 18:33:24     18s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[03/04 18:33:24     18s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[03/04 18:33:24     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch.

[03/04 18:33:24     18s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/04 18:33:26     20s] 
[03/04 18:33:26     20s] **INFO:  MMMC transition support version v31-84 
[03/04 18:33:26     20s] 
[03/04 18:33:26     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/04 18:33:26     20s] <CMD> suppressMessage ENCEXT-2799
[03/04 18:33:26     20s] <CMD> win
[03/04 18:33:47     23s] <CMD> encMessage warning 0
[03/04 18:33:47     23s] Suppress "**WARN ..." messages.
[03/04 18:33:47     23s] <CMD> encMessage debug 0
[03/04 18:33:47     23s] <CMD> is_common_ui_mode
[03/04 18:33:47     23s] <CMD> restoreDesign /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat fifo_top
[03/04 18:33:47     23s] #% Begin load design ... (date=03/04 18:33:47, mem=1021.8M)
[03/04 18:33:47     23s] Set Default Input Pin Transition as 0.1 ps.
[03/04 18:33:48     23s] Loading design 'fifo_top' saved by 'Innovus' '21.18-s099_1' on 'Tue Mar 4 18:27:05 2025'.
[03/04 18:33:48     23s] % Begin Load MMMC data ... (date=03/04 18:33:48, mem=1023.7M)
[03/04 18:33:48     23s] % End Load MMMC data ... (date=03/04 18:33:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1024.6M, current mem=1024.6M)
[03/04 18:33:48     23s] 
[03/04 18:33:48     23s] Loading LEF file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/lef/tsl180l4.lef ...
[03/04 18:33:48     23s] 
[03/04 18:33:48     23s] Loading LEF file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/lef/tsl18fs120_scl.lef ...
[03/04 18:33:48     23s] Set DBUPerIGU to M2 pitch 560.
[03/04 18:33:48     23s] 
[03/04 18:33:48     23s] Loading LEF file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/lef/tsl18cio150_4lm.lef ...
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/04 18:33:48     24s] Type 'man IMPLF-200' for more detail.
[03/04 18:33:48     24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/04 18:33:48     24s] To increase the message display limit, refer to the product command reference manual.
[03/04 18:33:48     24s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/04 18:33:48     24s] Loading view definition file from /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/viewDefinition.tcl
[03/04 18:33:48     24s] Reading max_timing timing library '/run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[03/04 18:33:48     24s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[03/04 18:33:48     24s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[03/04 18:33:48     24s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[03/04 18:33:48     24s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[03/04 18:33:48     24s] Reading max_timing timing library '/run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
[03/04 18:33:49     24s] Read 93 cells in library 'tsl18cio150_max' 
[03/04 18:33:49     24s] Reading min_timing timing library '/run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[03/04 18:33:49     25s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[03/04 18:33:49     25s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[03/04 18:33:49     25s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[03/04 18:33:49     25s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[03/04 18:33:49     25s] Reading min_timing timing library '/run/media/user1/c2s/S5_training_batch2/VINAYAK/05_Floorplanning/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
[03/04 18:33:49     25s] Read 93 cells in library 'tsl18cio150_min' 
[03/04 18:33:49     25s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[03/04 18:33:49     25s] late library set: max_timing
[03/04 18:33:49     25s] early library set: min_timing
[03/04 18:33:49     25s] Completed consistency checks. Status: Successful
[03/04 18:33:49     25s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[03/04 18:33:49     25s] late library set: max_timing
[03/04 18:33:49     25s] early library set: min_timing
[03/04 18:33:49     25s] Completed consistency checks. Status: Successful
[03/04 18:33:49     25s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:01.0, peak res=1128.0M, current mem=1049.8M)
[03/04 18:33:49     25s] *** End library_loading (cpu=0.03min, real=0.02min, mem=36.9M, fe_cpu=0.43min, fe_real=0.77min, fe_mem=1121.0M) ***
[03/04 18:33:49     25s] % Begin Load netlist data ... (date=03/04 18:33:49, mem=1049.8M)
[03/04 18:33:49     25s] *** Begin netlist parsing (mem=1121.0M) ***
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[03/04 18:33:49     25s] Type 'man IMPVL-159' for more detail.
[03/04 18:33:49     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/04 18:33:49     25s] To increase the message display limit, refer to the product command reference manual.
[03/04 18:33:49     25s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/04 18:33:49     25s] Created 627 new cells from 4 timing libraries.
[03/04 18:33:49     25s] Reading netlist ...
[03/04 18:33:49     25s] Backslashed names will retain backslash and a trailing blank character.
[03/04 18:33:49     25s] Reading verilogBinary netlist '/run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.v.bin'
[03/04 18:33:49     25s] 
[03/04 18:33:49     25s] *** Memory Usage v#1 (Current mem = 1127.031M, initial mem = 486.988M) ***
[03/04 18:33:49     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1127.0M) ***
[03/04 18:33:49     25s] % End Load netlist data ... (date=03/04 18:33:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.6M, current mem=1068.6M)
[03/04 18:33:49     25s] Set top cell to fifo_top.
[03/04 18:33:50     25s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[03/04 18:33:50     25s] late library set: max_timing
[03/04 18:33:50     25s] early library set: min_timing
[03/04 18:33:50     25s] Completed consistency checks. Status: Successful
[03/04 18:33:50     25s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[03/04 18:33:50     25s] late library set: max_timing
[03/04 18:33:50     25s] early library set: min_timing
[03/04 18:33:50     25s] Completed consistency checks. Status: Successful
[03/04 18:33:50     25s] Hooked 1254 DB cells to tlib cells.
[03/04 18:33:50     25s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1077.7M, current mem=1077.7M)
[03/04 18:33:50     25s] Starting recursive module instantiation check.
[03/04 18:33:50     25s] No recursion found.
[03/04 18:33:50     25s] Building hierarchical netlist for Cell fifo_top ...
[03/04 18:33:50     25s] *** Netlist is unique.
[03/04 18:33:50     25s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[03/04 18:33:50     25s] ** info: there are 1294 modules.
[03/04 18:33:50     25s] ** info: there are 384 stdCell insts.
[03/04 18:33:50     25s] ** info: there are 46 Pad insts.
[03/04 18:33:50     25s] 
[03/04 18:33:50     25s] *** Memory Usage v#1 (Current mem = 1173.445M, initial mem = 486.988M) ***
[03/04 18:33:50     25s] *info: set bottom ioPad orient R0
[03/04 18:33:50     25s] Reading IO assignment file "/run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/iofile/fifo.io" ...
[03/04 18:33:50     25s] Adjusting Core to Left to: 125.2000. Core to Bottom to: 125.2000.
[03/04 18:33:50     25s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/04 18:33:50     25s] Type 'man IMPFP-3961' for more detail.
[03/04 18:33:50     25s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/04 18:33:50     25s] Type 'man IMPFP-3961' for more detail.
[03/04 18:33:50     25s] Horizontal Layer M1 offset = 0 (derived)
[03/04 18:33:50     25s] Vertical Layer M2 offset = 280 (derived)
[03/04 18:33:50     25s] Start create_tracks
[03/04 18:33:50     25s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[03/04 18:33:50     25s] Pre-connect netlist-defined P/G connections...
[03/04 18:33:50     25s]   Updated 20 instances.
[03/04 18:33:50     26s] Loading preference file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/gui.pref.tcl ...
[03/04 18:33:50     26s] Slack adjustment of -0 applied on <default> path group
[03/04 18:33:50     26s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[03/04 18:33:50     26s] Type 'man IMPOPT-3602' for more detail.
[03/04 18:33:50     26s] Effort level <high> specified for reg2reg path_group
[03/04 18:33:50     26s] Slack adjustment of -0 applied on reg2reg path_group
[03/04 18:33:50     26s] addRing command will ignore shorts while creating rings.
[03/04 18:33:50     26s] addRing command will disallow rings to go over rows.
[03/04 18:33:50     26s] addRing command will consider rows while creating rings.
[03/04 18:33:50     26s] The ring targets are set to core/block ring wires.
[03/04 18:33:50     26s] addStripe will allow jog to connect padcore ring and block ring.
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] Stripes will not extend to closest target.
[03/04 18:33:50     26s] When breaking rings, the power planner will consider the existence of blocks.
[03/04 18:33:50     26s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/04 18:33:50     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/04 18:33:50     26s] Stripes will not be created over regions without power planning wires.
[03/04 18:33:50     26s] Offset for stripe breaking is set to 0.
[03/04 18:33:50     26s] Stripes will stop at the boundary of the specified area.
[03/04 18:33:50     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/04 18:33:50     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/04 18:33:50     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/04 18:33:50     26s] Change floorplan default-technical-site to 'CoreSite'.
[03/04 18:33:50     26s] Extraction setup Delayed 
[03/04 18:33:50     26s] *Info: initialize multi-corner CTS.
[03/04 18:33:50     26s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.5M, current mem=1099.9M)
[03/04 18:33:50     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[03/04 18:33:50     26s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:33:50     26s] Summary for sequential cells identification: 
[03/04 18:33:50     26s]   Identified SBFF number: 114
[03/04 18:33:50     26s]   Identified MBFF number: 0
[03/04 18:33:50     26s]   Identified SB Latch number: 0
[03/04 18:33:50     26s]   Identified MB Latch number: 0
[03/04 18:33:50     26s]   Not identified SBFF number: 6
[03/04 18:33:50     26s]   Not identified MBFF number: 0
[03/04 18:33:50     26s]   Not identified SB Latch number: 0
[03/04 18:33:50     26s]   Not identified MB Latch number: 0
[03/04 18:33:50     26s]   Number of sequential cells which are not FFs: 83
[03/04 18:33:50     26s] Total number of combinational cells: 321
[03/04 18:33:50     26s] Total number of sequential cells: 203
[03/04 18:33:50     26s] Total number of tristate cells: 10
[03/04 18:33:50     26s] Total number of level shifter cells: 0
[03/04 18:33:50     26s] Total number of power gating cells: 0
[03/04 18:33:50     26s] Total number of isolation cells: 0
[03/04 18:33:50     26s] Total number of power switch cells: 0
[03/04 18:33:50     26s] Total number of pulse generator cells: 0
[03/04 18:33:50     26s] Total number of always on buffers: 0
[03/04 18:33:50     26s] Total number of retention cells: 0
[03/04 18:33:50     26s] Total number of physical cells: 0
[03/04 18:33:50     26s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[03/04 18:33:50     26s] Total number of usable buffers: 13
[03/04 18:33:50     26s] List of unusable buffers:
[03/04 18:33:50     26s] Total number of unusable buffers: 0
[03/04 18:33:50     26s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[03/04 18:33:50     26s] Total number of usable inverters: 12
[03/04 18:33:50     26s] List of unusable inverters:
[03/04 18:33:50     26s] Total number of unusable inverters: 0
[03/04 18:33:50     26s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[03/04 18:33:50     26s] Total number of identified usable delay cells: 13
[03/04 18:33:50     26s] List of identified unusable delay cells:
[03/04 18:33:50     26s] Total number of identified unusable delay cells: 0
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Deleting Cell Server End ...
[03/04 18:33:50     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1370.3M, current mem=1370.3M)
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[03/04 18:33:50     26s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:33:50     26s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:33:50     26s] Summary for sequential cells identification: 
[03/04 18:33:50     26s]   Identified SBFF number: 114
[03/04 18:33:50     26s]   Identified MBFF number: 0
[03/04 18:33:50     26s]   Identified SB Latch number: 0
[03/04 18:33:50     26s]   Identified MB Latch number: 0
[03/04 18:33:50     26s]   Not identified SBFF number: 6
[03/04 18:33:50     26s]   Not identified MBFF number: 0
[03/04 18:33:50     26s]   Not identified SB Latch number: 0
[03/04 18:33:50     26s]   Not identified MB Latch number: 0
[03/04 18:33:50     26s]   Number of sequential cells which are not FFs: 83
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] Trim Metal Layers:
[03/04 18:33:50     26s]  Visiting view : worst
[03/04 18:33:50     26s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[03/04 18:33:50     26s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[03/04 18:33:50     26s]  Visiting view : best
[03/04 18:33:50     26s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 1
[03/04 18:33:50     26s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:33:50     26s] 
[03/04 18:33:50     26s] TimeStamp Deleting Cell Server End ...
[03/04 18:33:50     26s] % Begin Load MMMC data post ... (date=03/04 18:33:50, mem=1371.4M)
[03/04 18:33:50     26s] % End Load MMMC data post ... (date=03/04 18:33:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1371.4M, current mem=1371.4M)
[03/04 18:33:50     26s] Reading floorplan file - /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.fp.gz (mem = 1441.4M).
[03/04 18:33:50     26s] % Begin Load floorplan data ... (date=03/04 18:33:50, mem=1372.0M)
[03/04 18:33:50     26s] *info: reset 440 existing net BottomPreferredLayer and AvoidDetour
[03/04 18:33:50     26s] Pre-connect netlist-defined P/G connections...
[03/04 18:33:50     26s]   Updated 20 instances.
[03/04 18:33:50     26s] Deleting old partition specification.
[03/04 18:33:51     26s] Set FPlanBox to (0 0 1939840 1939840)
[03/04 18:33:51     26s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/04 18:33:51     26s] Type 'man IMPFP-3961' for more detail.
[03/04 18:33:51     26s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/04 18:33:51     26s] Type 'man IMPFP-3961' for more detail.
[03/04 18:33:51     26s] Horizontal Layer M1 offset = 0 (derived)
[03/04 18:33:51     26s] Vertical Layer M2 offset = 280 (derived)
[03/04 18:33:51     26s] Start create_tracks
[03/04 18:33:51     26s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[03/04 18:33:51     26s]  ... processed partition successfully.
[03/04 18:33:51     26s] Reading binary special route file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.fp.spr.gz (Created by Innovus v21.18-s099_1 on Tue Mar  4 18:27:03 2025, version: 1)
[03/04 18:33:51     26s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1372.0M, current mem=1372.0M)
[03/04 18:33:51     26s] There are 245 io inst loaded
[03/04 18:33:51     26s] There are 8 nets with weight being set
[03/04 18:33:51     26s] There are 8 nets with bottomPreferredRoutingLayer being set
[03/04 18:33:51     26s] There are 8 nets with avoidDetour being set
[03/04 18:33:51     26s] Extracting standard cell pins and blockage ...... 
[03/04 18:33:51     26s] Pin and blockage extraction finished
[03/04 18:33:51     26s] % End Load floorplan data ... (date=03/04 18:33:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=1374.8M, current mem=1374.8M)
[03/04 18:33:51     26s] Reading congestion map file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.route.congmap.gz ...
[03/04 18:33:51     26s] % Begin Load SymbolTable ... (date=03/04 18:33:51, mem=1374.8M)
[03/04 18:33:51     26s] routingBox: (520 800) (1939800 1939520)
[03/04 18:33:51     26s] coreBox:    (374880 374880) (1564960 1564960)
[03/04 18:33:51     26s] Un-suppress "**WARN ..." messages.
[03/04 18:33:51     26s] % End Load SymbolTable ... (date=03/04 18:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1379.0M, current mem=1378.9M)
[03/04 18:33:51     26s] Loading place ...
[03/04 18:33:51     26s] % Begin Load placement data ... (date=03/04 18:33:51, mem=1378.9M)
[03/04 18:33:51     26s] Reading placement file - /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.place.gz.
[03/04 18:33:51     26s] ** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Tue Mar  4 18:27:03 2025, version# 2) ...
[03/04 18:33:51     26s] Read Views for adaptive view pruning ...
[03/04 18:33:51     26s] Read 0 views from Binary DB for adaptive view pruning
[03/04 18:33:51     26s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1448.4M) ***
[03/04 18:33:51     26s] Total net length = 3.549e+04 (2.072e+04 1.477e+04) (ext = 0.000e+00)
[03/04 18:33:51     26s] % End Load placement data ... (date=03/04 18:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1379.4M, current mem=1379.4M)
[03/04 18:33:51     26s] Reading PG file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Tue Mar  4 18:27:03 2025)
[03/04 18:33:51     26s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1445.4M) ***
[03/04 18:33:51     26s] % Begin Load routing data ... (date=03/04 18:33:51, mem=1379.6M)
[03/04 18:33:51     26s] Reading routing file - /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.route.gz.
[03/04 18:33:51     26s] Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Tue Mar  4 18:27:04 2025 Format: 20.1) ...
[03/04 18:33:51     26s] *** Total 438 nets are successfully restored.
[03/04 18:33:51     26s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1446.4M) ***
[03/04 18:33:51     26s] % End Load routing data ... (date=03/04 18:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.4M, current mem=1380.5M)
[03/04 18:33:51     26s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/04 18:33:51     26s] Reading property file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.prop
[03/04 18:33:51     26s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1449.4M) ***
[03/04 18:33:52     26s] Reading dirtyarea snapshot file /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.db.da.gz (Create by Innovus v21.18-s099_1 on Tue Mar  4 18:27:04 2025, version: 4).
[03/04 18:33:52     26s] Set Default Input Pin Transition as 0.1 ps.
[03/04 18:33:52     27s] eee: readRCCornerMetaData, file read unsuccessful: /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/extraction/extractionMetaData.gz
[03/04 18:33:52     27s] Extraction setup Started 
[03/04 18:33:52     27s] 
[03/04 18:33:52     27s] Trim Metal Layers:
[03/04 18:33:52     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/04 18:33:52     27s] Reading Capacitance Table File /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[03/04 18:33:52     27s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[03/04 18:33:52     27s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[03/04 18:33:52     27s] Reading Capacitance Table File /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[03/04 18:33:52     27s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[03/04 18:33:52     27s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[03/04 18:33:52     27s] Summary of Active RC-Corners : 
[03/04 18:33:52     27s]  
[03/04 18:33:52     27s]  Analysis View: worst
[03/04 18:33:52     27s]     RC-Corner Name        : rc_worst
[03/04 18:33:52     27s]     RC-Corner Index       : 0
[03/04 18:33:52     27s]     RC-Corner Temperature : 125 Celsius
[03/04 18:33:52     27s]     RC-Corner Cap Table   : '/run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[03/04 18:33:52     27s]     RC-Corner PreRoute Res Factor         : 1
[03/04 18:33:52     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/04 18:33:52     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/04 18:33:52     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/04 18:33:52     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/04 18:33:52     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/04 18:33:52     27s]  
[03/04 18:33:52     27s]  Analysis View: best
[03/04 18:33:52     27s]     RC-Corner Name        : rc_best
[03/04 18:33:52     27s]     RC-Corner Index       : 1
[03/04 18:33:52     27s]     RC-Corner Temperature : -40 Celsius
[03/04 18:33:52     27s]     RC-Corner Cap Table   : '/run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[03/04 18:33:52     27s]     RC-Corner PreRoute Res Factor         : 1
[03/04 18:33:52     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/04 18:33:52     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/04 18:33:52     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/04 18:33:52     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/04 18:33:52     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/04 18:33:52     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/04 18:33:52     27s] 
[03/04 18:33:52     27s] Trim Metal Layers:
[03/04 18:33:52     27s] LayerId::1 widthSet size::4
[03/04 18:33:52     27s] LayerId::2 widthSet size::4
[03/04 18:33:52     27s] LayerId::3 widthSet size::4
[03/04 18:33:52     27s] LayerId::4 widthSet size::3
[03/04 18:33:52     27s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[03/04 18:33:52     27s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[03/04 18:33:52     27s] LayerId::2 widthSet size::4
[03/04 18:33:52     27s] LayerId::3 widthSet size::4
[03/04 18:33:52     27s] LayerId::4 widthSet size::3
[03/04 18:33:52     27s] Updating RC grid for preRoute extraction ...
[03/04 18:33:52     27s] eee: pegSigSF::1.070000
[03/04 18:33:52     27s] Initializing multi-corner resistance tables ...
[03/04 18:33:52     27s] Loading rc congestion map /run/media/user1/c2s/S5_training_batch2/VINAYAK/08_Clock_Tree_Synthesis/fifo_top_cts.enc.dat/fifo_top.congmap.gz ...
[03/04 18:33:53     27s] eee: l::1 avDens::0.102022 usedTrk::5611.183582 availTrk::55000.000000 sigTrk::5611.183582
[03/04 18:33:53     27s] eee: l::2 avDens::0.026690 usedTrk::307.965197 availTrk::11538.622642 sigTrk::307.965197
[03/04 18:33:53     27s] eee: l::3 avDens::0.016196 usedTrk::542.781269 availTrk::33513.636023 sigTrk::542.781269
[03/04 18:33:53     27s] eee: l::4 avDens::0.030043 usedTrk::836.378714 availTrk::27839.793476 sigTrk::836.378714
[03/04 18:33:53     27s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.244821 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.918300 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:33:53     27s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.244821 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.918300 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:33:53     27s] Start generating vias ..
[03/04 18:33:53     27s] #create default rule from bind_ndr_rule rule=0x7f6d4effac10 0x7f6d26d32018
[03/04 18:33:53     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[03/04 18:33:53     27s] #Skip building auto via since it is not turned on.
[03/04 18:33:53     27s] Extracting standard cell pins and blockage ...... 
[03/04 18:33:53     27s] Pin and blockage extraction finished
[03/04 18:33:53     27s] Via generation completed.
[03/04 18:33:53     27s] % Begin Load power constraints ... (date=03/04 18:33:53, mem=1390.9M)
[03/04 18:33:53     27s] % End Load power constraints ... (date=03/04 18:33:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.0M, current mem=1398.0M)
[03/04 18:33:53     27s] % Begin load AAE data ... (date=03/04 18:33:53, mem=1443.8M)
[03/04 18:33:53     28s] AAE DB initialization (MEM=1544.14 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/04 18:33:53     28s] % End load AAE data ... (date=03/04 18:33:53, total cpu=0:00:00.5, real=0:00:00.0, peak res=1449.8M, current mem=1449.8M)
[03/04 18:33:53     28s] Restoring CCOpt config...
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[03/04 18:33:53     28s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:33:53     28s] Summary for sequential cells identification: 
[03/04 18:33:53     28s]   Identified SBFF number: 114
[03/04 18:33:53     28s]   Identified MBFF number: 0
[03/04 18:33:53     28s]   Identified SB Latch number: 0
[03/04 18:33:53     28s]   Identified MB Latch number: 0
[03/04 18:33:53     28s]   Not identified SBFF number: 6
[03/04 18:33:53     28s]   Not identified MBFF number: 0
[03/04 18:33:53     28s]   Not identified SB Latch number: 0
[03/04 18:33:53     28s]   Not identified MB Latch number: 0
[03/04 18:33:53     28s]   Number of sequential cells which are not FFs: 83
[03/04 18:33:53     28s]  Visiting view : worst
[03/04 18:33:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[03/04 18:33:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[03/04 18:33:53     28s]  Visiting view : best
[03/04 18:33:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[03/04 18:33:53     28s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[03/04 18:33:53     28s]   Extracting original clock gating for write_clk...
[03/04 18:33:53     28s]     clock_tree write_clk contains 148 sinks and 0 clock gates.
[03/04 18:33:53     28s]   Extracting original clock gating for write_clk done.
[03/04 18:33:53     28s]   Extracting original clock gating for read_clk...
[03/04 18:33:53     28s]     clock_tree read_clk contains 20 sinks and 0 clock gates.
[03/04 18:33:53     28s]   Extracting original clock gating for read_clk done.
[03/04 18:33:53     28s]   The skew group read_clk/all was created. It contains 20 sinks and 1 sources.
[03/04 18:33:53     28s]   The skew group write_clk/all was created. It contains 148 sinks and 1 sources.
[03/04 18:33:53     28s]   The skew group read_clk/all was created. It contains 20 sinks and 1 sources.
[03/04 18:33:53     28s]   The skew group write_clk/all was created. It contains 148 sinks and 1 sources.
[03/04 18:33:53     28s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[03/04 18:33:53     28s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[03/04 18:33:53     28s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[03/04 18:33:53     28s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[03/04 18:33:53     28s] Restoring CCOpt config done.
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Deleting Cell Server End ...
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[03/04 18:33:53     28s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:33:53     28s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:33:53     28s] Summary for sequential cells identification: 
[03/04 18:33:53     28s]   Identified SBFF number: 114
[03/04 18:33:53     28s]   Identified MBFF number: 0
[03/04 18:33:53     28s]   Identified SB Latch number: 0
[03/04 18:33:53     28s]   Identified MB Latch number: 0
[03/04 18:33:53     28s]   Not identified SBFF number: 6
[03/04 18:33:53     28s]   Not identified MBFF number: 0
[03/04 18:33:53     28s]   Not identified SB Latch number: 0
[03/04 18:33:53     28s]   Not identified MB Latch number: 0
[03/04 18:33:53     28s]   Number of sequential cells which are not FFs: 83
[03/04 18:33:53     28s] Total number of combinational cells: 321
[03/04 18:33:53     28s] Total number of sequential cells: 203
[03/04 18:33:53     28s] Total number of tristate cells: 10
[03/04 18:33:53     28s] Total number of level shifter cells: 0
[03/04 18:33:53     28s] Total number of power gating cells: 0
[03/04 18:33:53     28s] Total number of isolation cells: 0
[03/04 18:33:53     28s] Total number of power switch cells: 0
[03/04 18:33:53     28s] Total number of pulse generator cells: 0
[03/04 18:33:53     28s] Total number of always on buffers: 0
[03/04 18:33:53     28s] Total number of retention cells: 0
[03/04 18:33:53     28s] Total number of physical cells: 0
[03/04 18:33:53     28s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[03/04 18:33:53     28s] Total number of usable buffers: 13
[03/04 18:33:53     28s] List of unusable buffers:
[03/04 18:33:53     28s] Total number of unusable buffers: 0
[03/04 18:33:53     28s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[03/04 18:33:53     28s] Total number of usable inverters: 12
[03/04 18:33:53     28s] List of unusable inverters:
[03/04 18:33:53     28s] Total number of unusable inverters: 0
[03/04 18:33:53     28s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[03/04 18:33:53     28s] Total number of identified usable delay cells: 13
[03/04 18:33:53     28s] List of identified unusable delay cells:
[03/04 18:33:53     28s] Total number of identified unusable delay cells: 0
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] TimeStamp Deleting Cell Server End ...
[03/04 18:33:53     28s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[03/04 18:33:53     28s] timing_enable_separate_device_slew_effect_sensitivities
[03/04 18:33:53     28s] #% End load design ... (date=03/04 18:33:53, total cpu=0:00:05.1, real=0:00:06.0, peak res=1474.1M, current mem=1457.5M)
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] *** Summary of all messages that are not suppressed in this session:
[03/04 18:33:53     28s] Severity  ID               Count  Summary                                  
[03/04 18:33:53     28s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/04 18:33:53     28s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/04 18:33:53     28s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[03/04 18:33:53     28s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[03/04 18:33:53     28s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[03/04 18:33:53     28s] WARNING   IMPCCOPT-2332        4  The property %s is deprecated. It still ...
[03/04 18:33:53     28s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/04 18:33:53     28s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[03/04 18:33:53     28s] *** Message Summary: 1498 warning(s), 0 error(s)
[03/04 18:33:53     28s] 
[03/04 18:33:53     28s] <CMD> setDrawView fplan
[03/04 18:33:53     28s] <CMD> encMessage warning 1
[03/04 18:33:53     28s] <CMD> encMessage debug 0
[03/04 18:33:56     28s] <CMD> setDrawView place
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ADIODE
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[03/04 18:37:27     45s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[03/04 18:37:27     45s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/04 18:37:27     45s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/04 18:37:27     45s] <CMD> routeDesign -globalDetail
[03/04 18:37:27     45s] ### Time Record (routeDesign) is installed.
[03/04 18:37:27     45s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.79 (MB), peak = 1502.06 (MB)
[03/04 18:37:27     45s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/04 18:37:27     45s] #**INFO: setDesignMode -flowEffort standard
[03/04 18:37:27     45s] #**INFO: setDesignMode -powerEffort none
[03/04 18:37:27     45s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/04 18:37:27     45s] **INFO: User settings:
[03/04 18:37:27     45s] setNanoRouteMode -droutePostRouteSpreadWire    1
[03/04 18:37:27     45s] setNanoRouteMode -drouteUseMultiCutViaEffort   high
[03/04 18:37:27     45s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/04 18:37:27     45s] setNanoRouteMode -grouteExpTdStdDelay          50.7
[03/04 18:37:27     45s] setNanoRouteMode -routeAntennaCellName         ADIODE
[03/04 18:37:27     45s] setNanoRouteMode -routeBottomRoutingLayer      1
[03/04 18:37:27     45s] setNanoRouteMode -routeInsertAntennaDiode      true
[03/04 18:37:27     45s] setNanoRouteMode -routeTopRoutingLayer         4
[03/04 18:37:27     45s] setNanoRouteMode -routeWithSiDriven            true
[03/04 18:37:27     45s] setNanoRouteMode -routeWithTimingDriven        true
[03/04 18:37:27     45s] setNanoRouteMode -timingEngine                 {}
[03/04 18:37:27     45s] setExtractRCMode -engine                       preRoute
[03/04 18:37:27     45s] setDelayCalMode -enable_high_fanout            true
[03/04 18:37:27     45s] setDelayCalMode -engine                        aae
[03/04 18:37:27     45s] setDelayCalMode -ignoreNetLoad                 false
[03/04 18:37:27     45s] setDelayCalMode -socv_accuracy_mode            low
[03/04 18:37:27     45s] setSIMode -separate_delta_delay_on_data        true
[03/04 18:37:27     45s] 
[03/04 18:37:27     45s] #rc_worst has no qx tech file defined
[03/04 18:37:27     45s] #No active RC corner or QRC tech file is missing.
[03/04 18:37:27     45s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/04 18:37:27     45s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/04 18:37:27     45s] OPERPROF: Starting checkPlace at level 1, MEM:1613.0M, EPOCH TIME: 1741093647.898890
[03/04 18:37:27     45s] # Init pin-track-align, new floorplan.
[03/04 18:37:27     45s] Processing tracks to init pin-track alignment.
[03/04 18:37:27     45s] z: 2, totalTracks: 1
[03/04 18:37:27     45s] z: 4, totalTracks: 1
[03/04 18:37:27     45s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/04 18:37:27     45s] All LLGs are deleted
[03/04 18:37:27     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1617.0M, EPOCH TIME: 1741093647.956919
[03/04 18:37:27     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1617.0M, EPOCH TIME: 1741093647.957227
[03/04 18:37:27     45s] # Building fifo_top llgBox search-tree.
[03/04 18:37:27     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1617.0M, EPOCH TIME: 1741093647.957324
[03/04 18:37:27     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1617.0M, EPOCH TIME: 1741093647.957544
[03/04 18:37:27     45s] Max number of tech site patterns supported in site array is 256.
[03/04 18:37:27     45s] Core basic site is CoreSite
[03/04 18:37:27     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1617.0M, EPOCH TIME: 1741093647.957759
[03/04 18:37:27     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f6d25dbf6a8.
[03/04 18:37:27     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[03/04 18:37:27     45s] After signature check, allow fast init is false, keep pre-filter is false.
[03/04 18:37:27     45s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/04 18:37:27     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.003, MEM:1745.0M, EPOCH TIME: 1741093647.960556
[03/04 18:37:27     45s] Use non-trimmed site array because memory saving is not enough.
[03/04 18:37:27     45s] SiteArray: non-trimmed site array dimensions = 212 x 2125
[03/04 18:37:27     45s] SiteArray: use 2,445,312 bytes
[03/04 18:37:27     45s] SiteArray: current memory after site array memory allocation 1747.3M
[03/04 18:37:27     45s] SiteArray: FP blocked sites are writable
[03/04 18:37:27     45s] SiteArray: number of non floorplan blocked sites for llg default is 450500
[03/04 18:37:27     45s] Atter site array init, number of instance map data is 0.
[03/04 18:37:27     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1747.3M, EPOCH TIME: 1741093647.968660
[03/04 18:37:27     45s] 
[03/04 18:37:27     45s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:37:27     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1747.3M, EPOCH TIME: 1741093647.970419
[03/04 18:37:27     45s] Begin checking placement ... (start mem=1613.0M, init mem=1747.3M)
[03/04 18:37:27     45s] Begin checking exclusive groups violation ...
[03/04 18:37:27     45s] There are 0 groups to check, max #box is 0, total #box is 0
[03/04 18:37:27     45s] Finished checking exclusive groups violations. Found 0 Vio.
[03/04 18:37:27     45s] 
[03/04 18:37:27     45s] Running CheckPlace using 1 thread in normal mode...
[03/04 18:37:27     45s] 
[03/04 18:37:27     45s] ...checkPlace normal is done!
[03/04 18:37:27     45s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1747.3M, EPOCH TIME: 1741093647.975333
[03/04 18:37:27     45s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1747.3M, EPOCH TIME: 1741093647.975678
[03/04 18:37:27     45s] *info: Placed = 384            (Fixed = 2)
[03/04 18:37:27     45s] *info: Unplaced = 0           
[03/04 18:37:27     45s] Placement Density:1.27%(18001/1412768)
[03/04 18:37:27     45s] Placement Density (including fixed std cells):1.27%(18001/1412768)
[03/04 18:37:27     45s] All LLGs are deleted
[03/04 18:37:27     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:384).
[03/04 18:37:27     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1747.3M, EPOCH TIME: 1741093647.977156
[03/04 18:37:27     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1747.3M, EPOCH TIME: 1741093647.977465
[03/04 18:37:27     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:37:27     45s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1747.3M)
[03/04 18:37:27     45s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.080, MEM:1747.3M, EPOCH TIME: 1741093647.978769
[03/04 18:37:27     45s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/04 18:37:28     45s] 
[03/04 18:37:28     45s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/04 18:37:28     45s] *** Changed status on (6) nets in Clock.
[03/04 18:37:28     45s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1747.3M) ***
[03/04 18:37:28     45s] 
[03/04 18:37:28     45s] globalDetailRoute
[03/04 18:37:28     45s] 
[03/04 18:37:28     45s] #Start globalDetailRoute on Tue Mar  4 18:37:28 2025
[03/04 18:37:28     45s] #
[03/04 18:37:28     45s] ### Time Record (globalDetailRoute) is installed.
[03/04 18:37:28     45s] ### Time Record (Pre Callback) is installed.
[03/04 18:37:28     45s] RC Grid backup saved.
[03/04 18:37:28     45s] ### Time Record (Pre Callback) is uninstalled.
[03/04 18:37:28     45s] ### Time Record (DB Import) is installed.
[03/04 18:37:28     45s] ### Time Record (Timing Data Generation) is installed.
[03/04 18:37:28     45s] #Generating timing data, please wait...
[03/04 18:37:28     45s] #434 total nets, 409 already routed, 409 will ignore in trialRoute
[03/04 18:37:28     45s] ### run_trial_route starts on Tue Mar  4 18:37:28 2025 with memory = 1512.25 (MB), peak = 1512.26 (MB)
[03/04 18:37:28     45s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/04 18:37:28     45s] ### dump_timing_file starts on Tue Mar  4 18:37:28 2025 with memory = 1518.44 (MB), peak = 1531.84 (MB)
[03/04 18:37:28     45s] ### extractRC starts on Tue Mar  4 18:37:28 2025 with memory = 1518.44 (MB), peak = 1531.84 (MB)
[03/04 18:37:28     45s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:37:28     45s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:37:28     45s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/04 18:37:28     45s] #Dump tif for version 2.1
[03/04 18:37:28     46s] Start AAE Lib Loading. (MEM=1851.01)
[03/04 18:37:28     46s] End AAE Lib Loading. (MEM=1889.17 CPU=0:00:00.0 Real=0:00:00.0)
[03/04 18:37:28     46s] End AAE Lib Interpolated Model. (MEM=1889.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:37:28     46s] Total number of fetched objects 434
[03/04 18:37:28     46s] Total number of fetched objects 434
[03/04 18:37:28     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:37:28     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:37:28     46s] End delay calculation. (MEM=2007.16 CPU=0:00:00.1 REAL=0:00:00.0)
[03/04 18:37:28     46s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1586.75 (MB), peak = 1645.76 (MB)
[03/04 18:37:28     46s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[03/04 18:37:28     46s] #Done generating timing data.
[03/04 18:37:28     46s] ### Time Record (Timing Data Generation) is uninstalled.
[03/04 18:37:28     46s] #create default rule from bind_ndr_rule rule=0x7f6d4effac10 0x7f6d0f77c018
[03/04 18:37:29     46s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/04 18:37:29     46s] ### Net info: total nets: 440
[03/04 18:37:29     46s] ### Net info: dirty nets: 44
[03/04 18:37:29     46s] ### Net info: marked as disconnected nets: 0
[03/04 18:37:29     46s] #num needed restored net=0
[03/04 18:37:29     46s] #need_extraction net=0 (total=440)
[03/04 18:37:29     46s] ### Net info: fully routed nets: 6
[03/04 18:37:29     46s] ### Net info: trivial (< 2 pins) nets: 7
[03/04 18:37:29     46s] ### Net info: unrouted nets: 427
[03/04 18:37:29     46s] ### Net info: re-extraction nets: 0
[03/04 18:37:29     46s] ### Net info: ignored nets: 0
[03/04 18:37:29     46s] ### Net info: skip routing nets: 0
[03/04 18:37:29     46s] #Start reading timing information from file .timing_file_997637.tif.gz ...
[03/04 18:37:29     46s] #Read in timing information for 24 ports, 430 instances from timing file .timing_file_997637.tif.gz.
[03/04 18:37:29     46s] ### import design signature (2): route=1398092352 fixed_route=597959854 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2094691603 dirty_area=0 del_dirty_area=0 cell=820760725 placement=712123534 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[03/04 18:37:29     46s] ### Time Record (DB Import) is uninstalled.
[03/04 18:37:29     46s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[03/04 18:37:29     46s] #RTESIG:78da95d1b14ec330100660669ee2e47608525beeec24b647503bb05054016b158893464a
[03/04 18:37:29     46s] #       1d297606de1e23a6a2e0261ecf9f4effdd2d96efbb03304e1b526b875a1f099e0f5ca044
[03/04 18:37:29     46s] #       b9269d65f79c8ee1ebed91dd2e96fb9757a9a02a5a6720f9e8ba7605e5972dcecd2794a6
[03/04 18:37:29     46s] #       2a86d68333de37b6befbd502710e4f7301084963bda94dbf82c199fe0f91a8811183c4f9
[03/04 18:37:29     46s] #       3e54c74d9a033b35f529ce749ace094748e2d28ff424120a7c3f4ced499998c7e51c9ec9
[03/04 18:37:29     46s] #       1c32dc48fc7990546d57f8f1d8394e982d57781d49c5813d6c9ff6db5d7cfd243501c5af
[03/04 18:37:29     46s] #       1dcca45392d208ccf9c296455f066bec70fe4f1230db5913539c905f2c7ad4f0ecba09db
[03/04 18:37:29     46s] #       48e333728e21517cbe60aee7e118cb73f30d06df3407
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] ### Time Record (Data Preparation) is installed.
[03/04 18:37:29     46s] #RTESIG:78da95d1b14ec330100660669ee2e47608525beeec388e47503bb0505415d6ca10278d94
[03/04 18:37:29     46s] #       3a52e20cbc3d01a6a2e0241eed4fe7ffee16cbb7dd0118a70da5eb16b53e113c1fb84085
[03/04 18:37:29     46s] #       6a4d5aca7b4ea7fee9f591dd2e96fb97a34a2137556b217aafeb6a05d9a73397f203329b
[03/04 18:37:29     46s] #       9baef2d05aef4b57dcfd6a813887c7890084a874de16b65941d7dae60f51a8811183a8f5
[03/04 18:37:29     46s] #       4d7f3b6ce204d8b92cce61a6e3784e384212d77ea0269148c137ddd49a24c53caee670a9
[03/04 18:37:29     46s] #       1290b851f87d20caabdaf8e1d8094ee82d49711ca994037bd83eedb7bbf0f84969020a6f
[03/04 18:37:29     46s] #       bb37935649a94660ad372e334dd65bebbacb7f9280b9dad9a0d24202fbe935fc3127e457
[03/04 18:37:29     46s] #       1b19345c8e9b7e6c7178189c631f7d240f9f90876328cfcd177b6840bd
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] ### Time Record (Data Preparation) is uninstalled.
[03/04 18:37:29     46s] ### Time Record (Global Routing) is installed.
[03/04 18:37:29     46s] ### Time Record (Global Routing) is uninstalled.
[03/04 18:37:29     46s] #Total number of trivial nets (e.g. < 2 pins) = 31 (skipped).
[03/04 18:37:29     46s] #Total number of routable nets = 409.
[03/04 18:37:29     46s] #Total number of nets in the design = 440.
[03/04 18:37:29     46s] #403 routable nets do not have any wires.
[03/04 18:37:29     46s] #6 routable nets have routed wires.
[03/04 18:37:29     46s] #403 nets will be global routed.
[03/04 18:37:29     46s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/04 18:37:29     46s] ### Time Record (Data Preparation) is installed.
[03/04 18:37:29     46s] #Start routing data preparation on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:29     46s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:29     46s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:29     46s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:29     46s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:29     46s] #Build and mark too close pins for the same net.
[03/04 18:37:29     46s] ### Time Record (Cell Pin Access) is installed.
[03/04 18:37:29     46s] #Rebuild pin access data for design.
[03/04 18:37:29     46s] #WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
[03/04 18:37:29     46s] #Initial pin access analysis.
[03/04 18:37:29     46s] #Detail pin access analysis.
[03/04 18:37:29     46s] ### Time Record (Cell Pin Access) is uninstalled.
[03/04 18:37:29     46s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[03/04 18:37:29     46s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/04 18:37:29     46s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/04 18:37:29     46s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[03/04 18:37:29     46s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[03/04 18:37:29     46s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=4(TOP_M)
[03/04 18:37:29     46s] #pin_access_rlayer=2(M2)
[03/04 18:37:29     46s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/04 18:37:29     46s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/04 18:37:29     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.63 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     46s] #Regenerating Ggrids automatically.
[03/04 18:37:29     46s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[03/04 18:37:29     46s] #Using automatically generated G-grids.
[03/04 18:37:29     46s] #Done routing data preparation.
[03/04 18:37:29     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.24 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     46s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:29     46s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:29     46s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:29     46s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:29     46s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Finished routing data preparation on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Cpu time = 00:00:00
[03/04 18:37:29     46s] #Elapsed time = 00:00:00
[03/04 18:37:29     46s] #Increased memory = 11.40 (MB)
[03/04 18:37:29     46s] #Total memory = 1631.24 (MB)
[03/04 18:37:29     46s] #Peak memory = 1661.62 (MB)
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] ### Time Record (Data Preparation) is uninstalled.
[03/04 18:37:29     46s] ### Time Record (Global Routing) is installed.
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Start global routing on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Start global routing initialization on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Number of eco nets is 0
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] #Start global routing data preparation on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] ### build_merged_routing_blockage_rect_list starts on Tue Mar  4 18:37:29 2025 with memory = 1631.24 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     46s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     46s] #Start routing resource analysis on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     46s] #
[03/04 18:37:29     46s] ### init_is_bin_blocked starts on Tue Mar  4 18:37:29 2025 with memory = 1631.60 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     46s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     46s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar  4 18:37:29 2025 with memory = 1634.67 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### adjust_flow_cap starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### adjust_flow_per_partial_route_obs starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### set_via_blocked starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### copy_flow starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #Routing resource analysis is done on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### report_flow_cap starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #  Resource Analysis:
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/04 18:37:29     47s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/04 18:37:29     47s] #  --------------------------------------------------------------
[03/04 18:37:29     47s] #  M1             H        1441        2022       53361    45.12%
[03/04 18:37:29     47s] #  M2             V        1806        1658       53361    46.30%
[03/04 18:37:29     47s] #  M3             H        1726        1737       53361    47.45%
[03/04 18:37:29     47s] #  TOP_M          V         708        1023       53361    51.21%
[03/04 18:37:29     47s] #  --------------------------------------------------------------
[03/04 18:37:29     47s] #  Total                   5681      53.87%      213444    47.52%
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### analyze_m2_tracks starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### report_initial_resource starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### mark_pg_pins_accessibility starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### set_net_region starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Global routing data preparation is done on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### prepare_level starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init level 1 starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### Level 1 hgrid = 231 X 231
[03/04 18:37:29     47s] ### prepare_level_flow starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Global routing initialization is done on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #start global routing iteration 1...
[03/04 18:37:29     47s] ### init_flow_edge starts on Tue Mar  4 18:37:29 2025 with memory = 1635.29 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### routing at level 1 (topmost level) iter 0
[03/04 18:37:29     47s] ### measure_qor starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### measure_congestion starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #start global routing iteration 2...
[03/04 18:37:29     47s] ### routing at level 1 (topmost level) iter 1
[03/04 18:37:29     47s] ### measure_qor starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### measure_congestion starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #start global routing iteration 3...
[03/04 18:37:29     47s] ### routing at level 1 (topmost level) iter 2
[03/04 18:37:29     47s] ### measure_qor starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### measure_congestion starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### route_end starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Total number of trivial nets (e.g. < 2 pins) = 31 (skipped).
[03/04 18:37:29     47s] #Total number of routable nets = 409.
[03/04 18:37:29     47s] #Total number of nets in the design = 440.
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #409 routable nets have routed wires.
[03/04 18:37:29     47s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Routed nets constraints summary:
[03/04 18:37:29     47s] #-----------------------------
[03/04 18:37:29     47s] #        Rules   Unconstrained  
[03/04 18:37:29     47s] #-----------------------------
[03/04 18:37:29     47s] #      Default             403  
[03/04 18:37:29     47s] #-----------------------------
[03/04 18:37:29     47s] #        Total             403  
[03/04 18:37:29     47s] #-----------------------------
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Routing constraints summary of the whole design:
[03/04 18:37:29     47s] #------------------------------------------
[03/04 18:37:29     47s] #        Rules   Pref Layer   Unconstrained  
[03/04 18:37:29     47s] #------------------------------------------
[03/04 18:37:29     47s] #      Default            6             403  
[03/04 18:37:29     47s] #------------------------------------------
[03/04 18:37:29     47s] #        Total            6             403  
[03/04 18:37:29     47s] #------------------------------------------
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### adjust_flow_per_partial_route_obs starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### cal_base_flow starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init_flow_edge starts on Tue Mar  4 18:37:29 2025 with memory = 1640.75 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### cal_flow starts on Tue Mar  4 18:37:29 2025 with memory = 1640.99 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### report_overcon starts on Tue Mar  4 18:37:29 2025 with memory = 1640.99 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #                 OverCon          
[03/04 18:37:29     47s] #                  #Gcell    %Gcell
[03/04 18:37:29     47s] #     Layer           (1)   OverCon  Flow/Cap
[03/04 18:37:29     47s] #  ----------------------------------------------
[03/04 18:37:29     47s] #  M1            0(0.00%)   (0.00%)     0.24  
[03/04 18:37:29     47s] #  M2            1(0.00%)   (0.00%)     0.05  
[03/04 18:37:29     47s] #  M3            0(0.00%)   (0.00%)     0.03  
[03/04 18:37:29     47s] #  TOP_M         1(0.00%)   (0.00%)     0.00  
[03/04 18:37:29     47s] #  ----------------------------------------------
[03/04 18:37:29     47s] #     Total      2(0.00%)   (0.00%)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/04 18:37:29     47s] #  Overflow after GR: 0.00% H + 0.00% V
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### cal_base_flow starts on Tue Mar  4 18:37:29 2025 with memory = 1640.99 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init_flow_edge starts on Tue Mar  4 18:37:29 2025 with memory = 1640.99 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### cal_flow starts on Tue Mar  4 18:37:29 2025 with memory = 1640.99 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### generate_cong_map_content starts on Tue Mar  4 18:37:29 2025 with memory = 1640.99 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### Sync with Inovus CongMap starts on Tue Mar  4 18:37:29 2025 with memory = 1641.50 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #Hotspot report including placement blocked areas
[03/04 18:37:29     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:1986.5M, EPOCH TIME: 1741093649.827115
[03/04 18:37:29     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/04 18:37:29     47s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[03/04 18:37:29     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/04 18:37:29     47s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[03/04 18:37:29     47s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[03/04 18:37:29     47s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[03/04 18:37:29     47s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[03/04 18:37:29     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/04 18:37:29     47s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[03/04 18:37:29     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/04 18:37:29     47s] [hotspot] |   all layers   |              3.56 |              5.78 |                                     |
[03/04 18:37:29     47s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/04 18:37:29     47s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 3.56, normalized total congestion hotspot area = 5.78 (area is in unit of 4 std-cell row bins)
[03/04 18:37:29     47s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 3.56/5.78 (area is in unit of 4 std-cell row bins)
[03/04 18:37:29     47s] [hotspot] max/total 3.56/5.78, big hotspot (>10) total 0.00
[03/04 18:37:29     47s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[03/04 18:37:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 18:37:29     47s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/04 18:37:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 18:37:29     47s] [hotspot] |  1  |   291.19  1232.00   336.00  1276.80 |        3.56   |
[03/04 18:37:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 18:37:29     47s] [hotspot] |  2  |  1590.39  1209.60  1635.19  1254.39 |        0.89   |
[03/04 18:37:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 18:37:29     47s] [hotspot] |  3  |  1612.80  1344.00  1657.60  1388.80 |        0.89   |
[03/04 18:37:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 18:37:29     47s] [hotspot] |  4  |  1635.19  1209.60  1680.00  1254.39 |        0.44   |
[03/04 18:37:29     47s] [hotspot] +-----+-------------------------------------+---------------+
[03/04 18:37:29     47s] Top 4 hotspots total area: 5.78
[03/04 18:37:29     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.039, REAL:0.039, MEM:2002.5M, EPOCH TIME: 1741093649.866432
[03/04 18:37:29     47s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### update starts on Tue Mar  4 18:37:29 2025 with memory = 1641.26 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #Complete Global Routing.
[03/04 18:37:29     47s] #Total wire length = 41390 um.
[03/04 18:37:29     47s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:29     47s] #Total wire length on LAYER M1 = 2650 um.
[03/04 18:37:29     47s] #Total wire length on LAYER M2 = 17696 um.
[03/04 18:37:29     47s] #Total wire length on LAYER M3 = 20854 um.
[03/04 18:37:29     47s] #Total wire length on LAYER TOP_M = 189 um.
[03/04 18:37:29     47s] #Total number of vias = 2630
[03/04 18:37:29     47s] #Up-Via Summary (total 2630):
[03/04 18:37:29     47s] #           
[03/04 18:37:29     47s] #-----------------------
[03/04 18:37:29     47s] # M1               1587
[03/04 18:37:29     47s] # M2               1036
[03/04 18:37:29     47s] # M3                  7
[03/04 18:37:29     47s] #-----------------------
[03/04 18:37:29     47s] #                  2630 
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### report_overcon starts on Tue Mar  4 18:37:29 2025 with memory = 1641.26 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### report_overcon starts on Tue Mar  4 18:37:29 2025 with memory = 1641.26 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #Max overcon = 1 tracks.
[03/04 18:37:29     47s] #Total overcon = 0.00%.
[03/04 18:37:29     47s] #Worst layer Gcell overcon rate = 0.00%.
[03/04 18:37:29     47s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### global_route design signature (5): route=1231459715 net_attr=1703892689
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Global routing statistics:
[03/04 18:37:29     47s] #Cpu time = 00:00:00
[03/04 18:37:29     47s] #Elapsed time = 00:00:00
[03/04 18:37:29     47s] #Increased memory = 10.02 (MB)
[03/04 18:37:29     47s] #Total memory = 1641.26 (MB)
[03/04 18:37:29     47s] #Peak memory = 1661.62 (MB)
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Finished global routing on Tue Mar  4 18:37:29 2025
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### Time Record (Global Routing) is uninstalled.
[03/04 18:37:29     47s] ### Time Record (Data Preparation) is installed.
[03/04 18:37:29     47s] ### Time Record (Data Preparation) is uninstalled.
[03/04 18:37:29     47s] ### track-assign external-init starts on Tue Mar  4 18:37:29 2025 with memory = 1638.01 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### Time Record (Track Assignment) is installed.
[03/04 18:37:29     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:29     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:29     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:29     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:29     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:29     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:29     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:29     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:29     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:29     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:29     47s] ### Time Record (Track Assignment) is uninstalled.
[03/04 18:37:29     47s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.01 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### track-assign engine-init starts on Tue Mar  4 18:37:29 2025 with memory = 1638.01 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] ### Time Record (Track Assignment) is installed.
[03/04 18:37:29     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:29     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:29     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:29     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:29     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:29     47s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:29     47s] ### track-assign core-engine starts on Tue Mar  4 18:37:29 2025 with memory = 1638.01 (MB), peak = 1661.62 (MB)
[03/04 18:37:29     47s] #Start Track Assignment.
[03/04 18:37:29     47s] #Done with 624 horizontal wires in 8 hboxes and 783 vertical wires in 8 hboxes.
[03/04 18:37:29     47s] #Done with 110 horizontal wires in 8 hboxes and 144 vertical wires in 8 hboxes.
[03/04 18:37:29     47s] #Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] #Track assignment summary:
[03/04 18:37:29     47s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/04 18:37:29     47s] #------------------------------------------------------------------------
[03/04 18:37:29     47s] # M1          2604.72 	  0.00%  	  0.00% 	  0.00%
[03/04 18:37:29     47s] # M2         15033.48 	  0.05%  	  0.00% 	  0.04%
[03/04 18:37:29     47s] # M3         18173.96 	  0.05%  	  0.00% 	  0.04%
[03/04 18:37:29     47s] # TOP_M        127.44 	  0.00%  	  0.00% 	  0.00%
[03/04 18:37:29     47s] #------------------------------------------------------------------------
[03/04 18:37:29     47s] # All       35939.60  	  0.04% 	  0.00% 	  0.00%
[03/04 18:37:29     47s] #Complete Track Assignment.
[03/04 18:37:29     47s] #Total wire length = 41168 um.
[03/04 18:37:29     47s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:29     47s] #Total wire length on LAYER M1 = 2641 um.
[03/04 18:37:29     47s] #Total wire length on LAYER M2 = 17632 um.
[03/04 18:37:29     47s] #Total wire length on LAYER M3 = 20714 um.
[03/04 18:37:29     47s] #Total wire length on LAYER TOP_M = 181 um.
[03/04 18:37:29     47s] #Total number of vias = 2630
[03/04 18:37:29     47s] #Up-Via Summary (total 2630):
[03/04 18:37:29     47s] #           
[03/04 18:37:29     47s] #-----------------------
[03/04 18:37:29     47s] # M1               1587
[03/04 18:37:29     47s] # M2               1036
[03/04 18:37:29     47s] # M3                  7
[03/04 18:37:29     47s] #-----------------------
[03/04 18:37:29     47s] #                  2630 
[03/04 18:37:29     47s] #
[03/04 18:37:29     47s] ### track_assign design signature (8): route=236888291
[03/04 18:37:29     47s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:30     47s] ### Time Record (Track Assignment) is uninstalled.
[03/04 18:37:30     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.27 (MB), peak = 1661.62 (MB)
[03/04 18:37:30     47s] #
[03/04 18:37:30     47s] #number of short segments in preferred routing layers
[03/04 18:37:30     47s] #	
[03/04 18:37:30     47s] #	
[03/04 18:37:30     47s] #
[03/04 18:37:30     47s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/04 18:37:30     47s] #Cpu time = 00:00:01
[03/04 18:37:30     47s] #Elapsed time = 00:00:01
[03/04 18:37:30     47s] #Increased memory = 18.43 (MB)
[03/04 18:37:30     47s] #Total memory = 1638.27 (MB)
[03/04 18:37:30     47s] #Peak memory = 1661.62 (MB)
[03/04 18:37:30     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:30     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:30     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:30     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:30     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:30     47s] ### Time Record (Detail Routing) is installed.
[03/04 18:37:30     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:30     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:30     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:30     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:30     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:30     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:30     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:30     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:30     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:30     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:30     47s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:30     47s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:30     47s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:30     47s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:30     47s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:30     47s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:37:30     47s] #
[03/04 18:37:30     47s] #Start Detail Routing..
[03/04 18:37:30     47s] #start initial detail routing ...
[03/04 18:37:30     47s] ### Design has 0 dirty nets, 427 dirty-areas)
[03/04 18:37:33     51s] #   number of violations = 13
[03/04 18:37:33     51s] #
[03/04 18:37:33     51s] #    By Layer and Type :
[03/04 18:37:33     51s] #	         MetSpc    Short   Totals
[03/04 18:37:33     51s] #	M1            3        3        6
[03/04 18:37:33     51s] #	M2            2        5        7
[03/04 18:37:33     51s] #	Totals        5        8       13
[03/04 18:37:33     51s] #21 out of 629 instances (3.3%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/04 18:37:33     51s] #0.3% of the total area is being checked for drcs
[03/04 18:37:33     51s] #0.3% of the total area was checked
[03/04 18:37:33     51s] ### Gcell dirty-map stats: routing = 5.40%, drc-check-only = 20.28%, dirty-area = 4.57%
[03/04 18:37:33     51s] #   number of violations = 13
[03/04 18:37:33     51s] #
[03/04 18:37:33     51s] #    By Layer and Type :
[03/04 18:37:33     51s] #	         MetSpc    Short   Totals
[03/04 18:37:33     51s] #	M1            3        3        6
[03/04 18:37:33     51s] #	M2            2        5        7
[03/04 18:37:33     51s] #	Totals        5        8       13
[03/04 18:37:33     51s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1647.14 (MB), peak = 1679.48 (MB)
[03/04 18:37:33     51s] #start 1st optimization iteration ...
[03/04 18:37:34     51s] ### Gcell dirty-map stats: routing = 5.40%, drc-check-only = 20.28%, dirty-area = 4.57%
[03/04 18:37:34     51s] #   number of violations = 11
[03/04 18:37:34     51s] #
[03/04 18:37:34     51s] #    By Layer and Type :
[03/04 18:37:34     51s] #	         MetSpc    Short   Totals
[03/04 18:37:34     51s] #	M1            3        3        6
[03/04 18:37:34     51s] #	M2            0        5        5
[03/04 18:37:34     51s] #	Totals        3        8       11
[03/04 18:37:34     51s] #    number of process antenna violations = 24
[03/04 18:37:34     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.19 (MB), peak = 1679.48 (MB)
[03/04 18:37:34     51s] #start 2nd optimization iteration ...
[03/04 18:37:34     51s] ### Gcell dirty-map stats: routing = 5.40%, drc-check-only = 20.28%, dirty-area = 4.57%
[03/04 18:37:34     51s] #   number of violations = 11
[03/04 18:37:34     51s] #
[03/04 18:37:34     51s] #    By Layer and Type :
[03/04 18:37:34     51s] #	         MetSpc    Short   Totals
[03/04 18:37:34     51s] #	M1            3        3        6
[03/04 18:37:34     51s] #	M2            0        5        5
[03/04 18:37:34     51s] #	Totals        3        8       11
[03/04 18:37:34     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.66 (MB), peak = 1679.48 (MB)
[03/04 18:37:34     51s] #start 3rd optimization iteration ...
[03/04 18:37:34     51s] ### Gcell dirty-map stats: routing = 5.40%, drc-check-only = 20.28%, dirty-area = 4.57%
[03/04 18:37:34     51s] #   number of violations = 0
[03/04 18:37:34     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.93 (MB), peak = 1679.48 (MB)
[03/04 18:37:34     51s] #Complete Detail Routing.
[03/04 18:37:34     51s] #Total wire length = 42644 um.
[03/04 18:37:34     51s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:34     51s] #Total wire length on LAYER M1 = 4165 um.
[03/04 18:37:34     51s] #Total wire length on LAYER M2 = 18395 um.
[03/04 18:37:34     51s] #Total wire length on LAYER M3 = 19825 um.
[03/04 18:37:34     51s] #Total wire length on LAYER TOP_M = 259 um.
[03/04 18:37:34     51s] #Total number of vias = 2634
[03/04 18:37:34     51s] #Up-Via Summary (total 2634):
[03/04 18:37:34     51s] #           
[03/04 18:37:34     51s] #-----------------------
[03/04 18:37:34     51s] # M1               1611
[03/04 18:37:34     51s] # M2               1011
[03/04 18:37:34     51s] # M3                 12
[03/04 18:37:34     51s] #-----------------------
[03/04 18:37:34     51s] #                  2634 
[03/04 18:37:34     51s] #
[03/04 18:37:34     51s] #Total number of DRC violations = 0
[03/04 18:37:34     51s] ### Time Record (Detail Routing) is uninstalled.
[03/04 18:37:34     51s] #Cpu time = 00:00:04
[03/04 18:37:34     51s] #Elapsed time = 00:00:04
[03/04 18:37:34     51s] #Increased memory = 7.66 (MB)
[03/04 18:37:34     51s] #Total memory = 1645.93 (MB)
[03/04 18:37:34     51s] #Peak memory = 1679.48 (MB)
[03/04 18:37:34     51s] ### Time Record (Antenna Fixing) is installed.
[03/04 18:37:34     51s] #
[03/04 18:37:34     51s] #start routing for process antenna violation fix ...
[03/04 18:37:34     51s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:34     51s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:34     51s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:34     51s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:34     51s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:34     51s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:34     51s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:34     51s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:34     51s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:34     51s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:34     51s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:37:34     52s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:37:34     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.94 (MB), peak = 1679.48 (MB)
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #Total wire length = 42650 um.
[03/04 18:37:34     52s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:34     52s] #Total wire length on LAYER M1 = 4165 um.
[03/04 18:37:34     52s] #Total wire length on LAYER M2 = 18314 um.
[03/04 18:37:34     52s] #Total wire length on LAYER M3 = 19831 um.
[03/04 18:37:34     52s] #Total wire length on LAYER TOP_M = 340 um.
[03/04 18:37:34     52s] #Total number of vias = 2662
[03/04 18:37:34     52s] #Up-Via Summary (total 2662):
[03/04 18:37:34     52s] #           
[03/04 18:37:34     52s] #-----------------------
[03/04 18:37:34     52s] # M1               1611
[03/04 18:37:34     52s] # M2               1029
[03/04 18:37:34     52s] # M3                 22
[03/04 18:37:34     52s] #-----------------------
[03/04 18:37:34     52s] #                  2662 
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #Total number of DRC violations = 0
[03/04 18:37:34     52s] #Total number of process antenna violations = 0
[03/04 18:37:34     52s] #Total number of net violated process antenna rule = 0
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:37:34     52s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #Total wire length = 42650 um.
[03/04 18:37:34     52s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:34     52s] #Total wire length on LAYER M1 = 4165 um.
[03/04 18:37:34     52s] #Total wire length on LAYER M2 = 18314 um.
[03/04 18:37:34     52s] #Total wire length on LAYER M3 = 19831 um.
[03/04 18:37:34     52s] #Total wire length on LAYER TOP_M = 340 um.
[03/04 18:37:34     52s] #Total number of vias = 2662
[03/04 18:37:34     52s] #Up-Via Summary (total 2662):
[03/04 18:37:34     52s] #           
[03/04 18:37:34     52s] #-----------------------
[03/04 18:37:34     52s] # M1               1611
[03/04 18:37:34     52s] # M2               1029
[03/04 18:37:34     52s] # M3                 22
[03/04 18:37:34     52s] #-----------------------
[03/04 18:37:34     52s] #                  2662 
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #Total number of DRC violations = 0
[03/04 18:37:34     52s] #Total number of process antenna violations = 0
[03/04 18:37:34     52s] #Total number of net violated process antenna rule = 0
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] ### Gcell dirty-map stats: routing = 5.40%, drc-check-only = 20.28%, dirty-area = 4.57%
[03/04 18:37:34     52s] ### Time Record (Antenna Fixing) is uninstalled.
[03/04 18:37:34     52s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:34     52s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:34     52s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:34     52s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:34     52s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:34     52s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:34     52s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:34     52s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:34     52s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:34     52s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:34     52s] ### Time Record (Post Route Wire Spreading) is installed.
[03/04 18:37:34     52s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #Start Post Route wire spreading..
[03/04 18:37:34     52s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:34     52s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:34     52s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:34     52s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:34     52s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:34     52s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:34     52s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:34     52s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:34     52s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:34     52s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:34     52s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:37:34     52s] #
[03/04 18:37:34     52s] #Start DRC checking..
[03/04 18:37:35     53s] #   number of violations = 0
[03/04 18:37:35     53s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1647.06 (MB), peak = 1679.48 (MB)
[03/04 18:37:35     53s] #CELL_VIEW fifo_top,init has no DRC violation.
[03/04 18:37:35     53s] #Total number of DRC violations = 0
[03/04 18:37:35     53s] #Total number of process antenna violations = 0
[03/04 18:37:35     53s] #Total number of net violated process antenna rule = 0
[03/04 18:37:35     53s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:35     53s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:35     53s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:35     53s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:35     53s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:35     53s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:35     53s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:35     53s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:35     53s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:35     53s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] #Start data preparation for wire spreading...
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] #Data preparation is done on Tue Mar  4 18:37:35 2025
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] ### track-assign engine-init starts on Tue Mar  4 18:37:35 2025 with memory = 1647.06 (MB), peak = 1679.48 (MB)
[03/04 18:37:35     53s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:35     53s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:35     53s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:35     53s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:35     53s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:35     53s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] #Start Post Route Wire Spread.
[03/04 18:37:35     53s] #Done with 146 horizontal wires in 15 hboxes and 143 vertical wires in 15 hboxes.
[03/04 18:37:35     53s] #Complete Post Route Wire Spread.
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] #Total wire length = 42968 um.
[03/04 18:37:35     53s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:35     53s] #Total wire length on LAYER M1 = 4177 um.
[03/04 18:37:35     53s] #Total wire length on LAYER M2 = 18457 um.
[03/04 18:37:35     53s] #Total wire length on LAYER M3 = 19987 um.
[03/04 18:37:35     53s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:37:35     53s] #Total number of vias = 2662
[03/04 18:37:35     53s] #Up-Via Summary (total 2662):
[03/04 18:37:35     53s] #           
[03/04 18:37:35     53s] #-----------------------
[03/04 18:37:35     53s] # M1               1611
[03/04 18:37:35     53s] # M2               1029
[03/04 18:37:35     53s] # M3                 22
[03/04 18:37:35     53s] #-----------------------
[03/04 18:37:35     53s] #                  2662 
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:35     53s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:35     53s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:35     53s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:35     53s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:35     53s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:37:35     53s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:37:35     53s] #Voltage range [0.000 - 1.620] has 436 nets.
[03/04 18:37:35     53s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:37:35     53s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:37:35     53s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:37:35     53s] #
[03/04 18:37:35     53s] #Start DRC checking..
[03/04 18:37:36     54s] #   number of violations = 0
[03/04 18:37:36     54s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1648.04 (MB), peak = 1679.48 (MB)
[03/04 18:37:36     54s] #CELL_VIEW fifo_top,init has no DRC violation.
[03/04 18:37:36     54s] #Total number of DRC violations = 0
[03/04 18:37:36     54s] #Total number of process antenna violations = 0
[03/04 18:37:36     54s] #Total number of net violated process antenna rule = 0
[03/04 18:37:36     54s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:37:36     54s] #   number of violations = 0
[03/04 18:37:36     54s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1648.04 (MB), peak = 1679.48 (MB)
[03/04 18:37:36     54s] #CELL_VIEW fifo_top,init has no DRC violation.
[03/04 18:37:36     54s] #Total number of DRC violations = 0
[03/04 18:37:36     54s] #Total number of process antenna violations = 0
[03/04 18:37:36     54s] #Total number of net violated process antenna rule = 0
[03/04 18:37:36     54s] #Post Route wire spread is done.
[03/04 18:37:36     54s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/04 18:37:36     54s] #Total wire length = 42968 um.
[03/04 18:37:36     54s] #Total half perimeter of net bounding box = 36477 um.
[03/04 18:37:36     54s] #Total wire length on LAYER M1 = 4177 um.
[03/04 18:37:36     54s] #Total wire length on LAYER M2 = 18457 um.
[03/04 18:37:36     54s] #Total wire length on LAYER M3 = 19987 um.
[03/04 18:37:36     54s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:37:36     54s] #Total number of vias = 2662
[03/04 18:37:36     54s] #Up-Via Summary (total 2662):
[03/04 18:37:36     54s] #           
[03/04 18:37:36     54s] #-----------------------
[03/04 18:37:36     54s] # M1               1611
[03/04 18:37:36     54s] # M2               1029
[03/04 18:37:36     54s] # M3                 22
[03/04 18:37:36     54s] #-----------------------
[03/04 18:37:36     54s] #                  2662 
[03/04 18:37:36     54s] #
[03/04 18:37:36     54s] #detailRoute Statistics:
[03/04 18:37:36     54s] #Cpu time = 00:00:07
[03/04 18:37:36     54s] #Elapsed time = 00:00:07
[03/04 18:37:36     54s] #Increased memory = 9.77 (MB)
[03/04 18:37:36     54s] #Total memory = 1648.04 (MB)
[03/04 18:37:36     54s] #Peak memory = 1679.48 (MB)
[03/04 18:37:36     54s] ### global_detail_route design signature (37): route=1986007035 flt_obj=0 vio=1905142130 shield_wire=1
[03/04 18:37:36     54s] ### Time Record (DB Export) is installed.
[03/04 18:37:36     54s] ### export design design signature (38): route=1986007035 fixed_route=597959854 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1065018465 dirty_area=0 del_dirty_area=0 cell=820760725 placement=712123534 pin_access=1099874747 inst_pattern=1 via=1170551622 routing_via=1987056508
[03/04 18:37:36     54s] ### Time Record (DB Export) is uninstalled.
[03/04 18:37:36     54s] ### Time Record (Post Callback) is installed.
[03/04 18:37:36     54s] ### Time Record (Post Callback) is uninstalled.
[03/04 18:37:36     54s] #
[03/04 18:37:36     54s] #globalDetailRoute statistics:
[03/04 18:37:36     54s] #Cpu time = 00:00:09
[03/04 18:37:36     54s] #Elapsed time = 00:00:09
[03/04 18:37:36     54s] #Increased memory = 143.02 (MB)
[03/04 18:37:36     54s] #Total memory = 1655.27 (MB)
[03/04 18:37:36     54s] #Peak memory = 1679.48 (MB)
[03/04 18:37:36     54s] #Number of warnings = 6
[03/04 18:37:36     54s] #Total number of warnings = 10
[03/04 18:37:36     54s] #Number of fails = 0
[03/04 18:37:36     54s] #Total number of fails = 0
[03/04 18:37:36     54s] #Complete globalDetailRoute on Tue Mar  4 18:37:36 2025
[03/04 18:37:36     54s] #
[03/04 18:37:36     54s] ### Time Record (globalDetailRoute) is uninstalled.
[03/04 18:37:36     54s] #Default setup view is reset to worst.
[03/04 18:37:36     54s] #Default setup view is reset to worst.
[03/04 18:37:36     54s] AAE_INFO: Post Route call back at the end of routeDesign
[03/04 18:37:36     54s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1652.95 (MB), peak = 1679.48 (MB)
[03/04 18:37:36     54s] 
[03/04 18:37:36     54s] *** Summary of all messages that are not suppressed in this session:
[03/04 18:37:36     54s] Severity  ID               Count  Summary                                  
[03/04 18:37:36     54s] WARNING   IMPEXT-6166          1  Capacitance table file(s) without the EX...
[03/04 18:37:36     54s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/04 18:37:36     54s] WARNING   NRDB-1028            1  Some option affecting pin access calcula...
[03/04 18:37:36     54s] WARNING   NRDB-104             4  Cannot find antenna cell. Please set opt...
[03/04 18:37:36     54s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/04 18:37:36     54s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[03/04 18:37:36     54s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[03/04 18:37:36     54s] *** Message Summary: 10 warning(s), 0 error(s)
[03/04 18:37:36     54s] 
[03/04 18:37:36     54s] ### Time Record (routeDesign) is uninstalled.
[03/04 18:37:36     54s] ### 
[03/04 18:37:36     54s] ###   Scalability Statistics
[03/04 18:37:36     54s] ### 
[03/04 18:37:36     54s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:37:36     54s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/04 18:37:36     54s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:37:36     54s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[03/04 18:37:36     54s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[03/04 18:37:36     54s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:37:36     54s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[03/04 18:37:36     54s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[03/04 18:37:36     54s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:37:36     54s] ### 
[03/04 18:40:33     70s] <CMD> zoomBox -221.87600 543.15400 2161.71600 2676.97800
[03/04 18:40:34     70s] <CMD> zoomBox -1242.94000 333.90300 2638.34200 3808.47900
[03/04 18:40:36     70s] <CMD> fit
[03/04 18:40:37     70s] <CMD> zoomBox 422.30500 49.82400 1886.12900 1360.25900
[03/04 18:40:37     70s] <CMD> zoomBox 830.78200 113.39500 1729.75400 918.16700
[03/04 18:40:38     70s] <CMD> zoomBox 1081.63800 152.43700 1633.72000 646.66800
[03/04 18:40:49     71s] <CMD> zoomBox 894.00600 125.27900 1658.13400 809.33700
[03/04 18:40:50     71s] <CMD> zoomBox 469.15700 63.78600 1713.41400 1177.66200
[03/04 18:40:50     72s] <CMD> zoomBox 46.28200 2.58100 1768.43700 1544.27700
[03/04 18:40:51     72s] <CMD> zoomBox -539.01200 -82.13300 1844.59400 2051.70300
[03/04 18:42:20     79s] <CMD> setAnalysisMode -analysisType onChipVariation
[03/04 18:42:52     82s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/04 18:42:52     82s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 500 -prefix fifo_top_postRoute -outDir timingReports
[03/04 18:42:52     82s] Switching SI Aware to true by default in postroute mode   
[03/04 18:42:52     82s] AAE_INFO: switching -siAware from false to true ...
[03/04 18:42:52     82s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/04 18:42:52     82s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:22.2/0:09:46.2 (0.1), mem = 1987.4M
[03/04 18:42:52     82s]  Reset EOS DB
[03/04 18:42:52     82s] Ignoring AAE DB Resetting ...
[03/04 18:42:52     82s] Extraction called for design 'fifo_top' of instances=629 and nets=440 using extraction engine 'postRoute' at effort level 'low' .
[03/04 18:42:52     82s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:42:52     82s] Type 'man IMPEXT-3530' for more detail.
[03/04 18:42:52     82s] PostRoute (effortLevel low) RC Extraction called for design fifo_top.
[03/04 18:42:52     82s] RC Extraction called in multi-corner(2) mode.
[03/04 18:42:52     82s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:42:52     82s] Type 'man IMPEXT-6166' for more detail.
[03/04 18:42:52     82s] Process corner(s) are loaded.
[03/04 18:42:52     82s]  Corner: rc_worst
[03/04 18:42:52     82s]  Corner: rc_best
[03/04 18:42:52     82s] extractDetailRC Option : -outfile /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d  -basic
[03/04 18:42:52     82s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/04 18:42:52     82s]       RC Corner Indexes            0       1   
[03/04 18:42:52     82s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 18:42:52     82s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/04 18:42:52     82s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 18:42:52     82s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 18:42:52     82s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 18:42:52     82s] Shrink Factor                : 1.00000
[03/04 18:42:52     82s] 
[03/04 18:42:52     82s] Trim Metal Layers:
[03/04 18:42:52     82s] LayerId::1 widthSet size::4
[03/04 18:42:52     82s] LayerId::2 widthSet size::4
[03/04 18:42:52     82s] LayerId::3 widthSet size::4
[03/04 18:42:52     82s] LayerId::4 widthSet size::3
[03/04 18:42:52     82s] eee: pegSigSF::1.070000
[03/04 18:42:52     82s] Initializing multi-corner resistance tables ...
[03/04 18:42:52     82s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:42:52     82s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:42:52     82s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:42:52     82s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:42:52     82s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:42:52     82s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1987.4M)
[03/04 18:42:52     82s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for storing RC.
[03/04 18:42:52     82s] Extracted 10.0259% (CPU Time= 0:00:00.0  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 20.0303% (CPU Time= 0:00:00.0  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 30.0346% (CPU Time= 0:00:00.0  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 40.0389% (CPU Time= 0:00:00.0  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 50.0432% (CPU Time= 0:00:00.0  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 60.0259% (CPU Time= 0:00:00.1  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 70.0303% (CPU Time= 0:00:00.1  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 80.0346% (CPU Time= 0:00:00.1  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 90.0389% (CPU Time= 0:00:00.1  MEM= 2031.4M)
[03/04 18:42:52     82s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2031.4M)
[03/04 18:42:52     82s] Number of Extracted Resistors     : 7661
[03/04 18:42:52     82s] Number of Extracted Ground Cap.   : 7844
[03/04 18:42:52     82s] Number of Extracted Coupling Cap. : 13664
[03/04 18:42:52     82s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2007.355M)
[03/04 18:42:52     82s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/04 18:42:52     82s]  Corner: rc_worst
[03/04 18:42:52     82s]  Corner: rc_best
[03/04 18:42:52     82s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2007.4M)
[03/04 18:42:52     82s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb_Filter.rcdb.d' for storing RC.
[03/04 18:42:52     82s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 433 access done (mem: 2011.355M)
[03/04 18:42:52     82s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2011.355M)
[03/04 18:42:52     82s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2011.355M)
[03/04 18:42:52     82s] processing rcdb (/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d) for hinst (top) of cell (fifo_top);
[03/04 18:42:52     82s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 0 access done (mem: 2011.355M)
[03/04 18:42:52     82s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2011.355M)
[03/04 18:42:52     82s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2011.355M)
[03/04 18:42:52     82s] Starting delay calculation for Setup views
[03/04 18:42:53     82s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:42:53     82s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/04 18:42:53     82s] AAE DB initialization (MEM=2009.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/04 18:42:53     82s] AAE_INFO: resetNetProps viewIdx 0 
[03/04 18:42:53     82s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:42:53     82s] #################################################################################
[03/04 18:42:53     82s] # Design Stage: PostRoute
[03/04 18:42:53     82s] # Design Name: fifo_top
[03/04 18:42:53     82s] # Design Mode: 90nm
[03/04 18:42:53     82s] # Analysis Mode: MMMC OCV 
[03/04 18:42:53     82s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:42:53     82s] # Signoff Settings: SI On 
[03/04 18:42:53     82s] #################################################################################
[03/04 18:42:53     82s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:42:53     82s] Setting infinite Tws ...
[03/04 18:42:53     82s] First Iteration Infinite Tw... 
[03/04 18:42:53     82s] Calculate early delays in OCV mode...
[03/04 18:42:53     82s] Calculate late delays in OCV mode...
[03/04 18:42:53     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 2022.0M, InitMEM = 2022.0M)
[03/04 18:42:53     82s] Start delay calculation (fullDC) (1 T). (MEM=2021.96)
[03/04 18:42:53     82s] 
[03/04 18:42:53     82s] Trim Metal Layers:
[03/04 18:42:53     82s] LayerId::1 widthSet size::4
[03/04 18:42:53     82s] LayerId::2 widthSet size::4
[03/04 18:42:53     82s] LayerId::3 widthSet size::4
[03/04 18:42:53     82s] LayerId::4 widthSet size::3
[03/04 18:42:53     82s] eee: pegSigSF::1.070000
[03/04 18:42:53     82s] Initializing multi-corner resistance tables ...
[03/04 18:42:53     82s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:42:53     82s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:42:53     82s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:42:53     82s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:42:53     82s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:42:53     82s] Start AAE Lib Loading. (MEM=2021.96)
[03/04 18:42:53     82s] End AAE Lib Loading. (MEM=2041.04 CPU=0:00:00.0 Real=0:00:00.0)
[03/04 18:42:53     82s] End AAE Lib Interpolated Model. (MEM=2041.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:42:53     82s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2041.043M)
[03/04 18:42:53     82s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2043.0M)
[03/04 18:42:53     83s] Total number of fetched objects 434
[03/04 18:42:53     83s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:42:53     83s] Total number of fetched objects 434
[03/04 18:42:53     83s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:42:53     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:42:53     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:42:53     83s] End delay calculation. (MEM=2086.33 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:42:53     83s] End delay calculation (fullDC). (MEM=2086.33 CPU=0:00:00.3 REAL=0:00:00.0)
[03/04 18:42:53     83s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2086.3M) ***
[03/04 18:42:53     83s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.3M)
[03/04 18:42:53     83s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:42:53     83s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.3M)
[03/04 18:42:53     83s] Starting SI iteration 2
[03/04 18:42:53     83s] Calculate early delays in OCV mode...
[03/04 18:42:53     83s] Calculate late delays in OCV mode...
[03/04 18:42:53     83s] Start delay calculation (fullDC) (1 T). (MEM=2043.45)
[03/04 18:42:53     83s] End AAE Lib Interpolated Model. (MEM=2043.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:42:53     83s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[03/04 18:42:53     83s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 0. 
[03/04 18:42:53     83s] Total number of fetched objects 434
[03/04 18:42:53     83s] AAE_INFO-618: Total number of nets in the design is 440,  0.7 percent of the nets selected for SI analysis
[03/04 18:42:53     83s] Total number of fetched objects 434
[03/04 18:42:53     83s] AAE_INFO-618: Total number of nets in the design is 440,  0.7 percent of the nets selected for SI analysis
[03/04 18:42:53     83s] End delay calculation. (MEM=2094.67 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:42:53     83s] End delay calculation (fullDC). (MEM=2094.67 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:42:53     83s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2094.7M) ***
[03/04 18:42:53     83s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:23 mem=2118.7M)
[03/04 18:42:53     83s] Effort level <high> specified for reg2reg path_group
[03/04 18:42:53     83s] All LLGs are deleted
[03/04 18:42:53     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:53     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:53     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.7M, EPOCH TIME: 1741093973.809797
[03/04 18:42:53     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.7M, EPOCH TIME: 1741093973.810096
[03/04 18:42:53     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2054.7M, EPOCH TIME: 1741093973.810276
[03/04 18:42:53     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:53     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:53     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2054.7M, EPOCH TIME: 1741093973.810455
[03/04 18:42:53     83s] Max number of tech site patterns supported in site array is 256.
[03/04 18:42:53     83s] Core basic site is CoreSite
[03/04 18:42:53     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2054.7M, EPOCH TIME: 1741093973.822447
[03/04 18:42:53     83s] After signature check, allow fast init is false, keep pre-filter is true.
[03/04 18:42:53     83s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/04 18:42:53     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2054.7M, EPOCH TIME: 1741093973.822814
[03/04 18:42:53     83s] SiteArray: non-trimmed site array dimensions = 212 x 2125
[03/04 18:42:53     83s] SiteArray: use 2,445,312 bytes
[03/04 18:42:53     83s] SiteArray: current memory after site array memory allocation 2054.7M
[03/04 18:42:53     83s] SiteArray: FP blocked sites are writable
[03/04 18:42:53     83s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2054.7M, EPOCH TIME: 1741093973.828737
[03/04 18:42:53     83s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:2054.7M, EPOCH TIME: 1741093973.829352
[03/04 18:42:53     83s] SiteArray: number of non floorplan blocked sites for llg default is 450500
[03/04 18:42:53     83s] Atter site array init, number of instance map data is 0.
[03/04 18:42:53     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:2054.7M, EPOCH TIME: 1741093973.832828
[03/04 18:42:53     83s] 
[03/04 18:42:53     83s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:42:53     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:2054.7M, EPOCH TIME: 1741093973.835506
[03/04 18:42:53     83s] All LLGs are deleted
[03/04 18:42:53     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:42:53     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:53     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.7M, EPOCH TIME: 1741093973.840067
[03/04 18:42:53     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.7M, EPOCH TIME: 1741093973.840282
[03/04 18:42:55     84s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.861  |  9.642  |  4.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 18:42:55     84s] All LLGs are deleted
[03/04 18:42:55     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2095.0M, EPOCH TIME: 1741093975.791187
[03/04 18:42:55     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1741093975.791449
[03/04 18:42:55     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2095.0M, EPOCH TIME: 1741093975.791589
[03/04 18:42:55     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2095.0M, EPOCH TIME: 1741093975.791840
[03/04 18:42:55     84s] Max number of tech site patterns supported in site array is 256.
[03/04 18:42:55     84s] Core basic site is CoreSite
[03/04 18:42:55     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2095.0M, EPOCH TIME: 1741093975.803900
[03/04 18:42:55     84s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:42:55     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:42:55     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1741093975.804307
[03/04 18:42:55     84s] Fast DP-INIT is on for default
[03/04 18:42:55     84s] Atter site array init, number of instance map data is 0.
[03/04 18:42:55     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.018, MEM:2095.0M, EPOCH TIME: 1741093975.809444
[03/04 18:42:55     84s] 
[03/04 18:42:55     84s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:42:55     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2095.0M, EPOCH TIME: 1741093975.812168
[03/04 18:42:55     84s] All LLGs are deleted
[03/04 18:42:55     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:42:55     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2095.0M, EPOCH TIME: 1741093975.816628
[03/04 18:42:55     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1741093975.816818
[03/04 18:42:55     84s] Density: 1.274%
------------------------------------------------------------------

[03/04 18:42:55     84s] All LLGs are deleted
[03/04 18:42:55     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2095.0M, EPOCH TIME: 1741093975.821002
[03/04 18:42:55     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1741093975.821298
[03/04 18:42:55     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2095.0M, EPOCH TIME: 1741093975.821476
[03/04 18:42:55     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2095.0M, EPOCH TIME: 1741093975.821669
[03/04 18:42:55     84s] Max number of tech site patterns supported in site array is 256.
[03/04 18:42:55     84s] Core basic site is CoreSite
[03/04 18:42:55     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2095.0M, EPOCH TIME: 1741093975.834351
[03/04 18:42:55     84s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:42:55     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:42:55     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1741093975.834763
[03/04 18:42:55     84s] Fast DP-INIT is on for default
[03/04 18:42:55     84s] Atter site array init, number of instance map data is 0.
[03/04 18:42:55     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.019, MEM:2095.0M, EPOCH TIME: 1741093975.840196
[03/04 18:42:55     84s] 
[03/04 18:42:55     84s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:42:55     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2095.0M, EPOCH TIME: 1741093975.842885
[03/04 18:42:55     84s] All LLGs are deleted
[03/04 18:42:55     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:42:55     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:42:55     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2095.0M, EPOCH TIME: 1741093975.847531
[03/04 18:42:55     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1741093975.847715
[03/04 18:42:55     84s] Reported timing to dir timingReports
[03/04 18:42:55     84s] Total CPU time: 1.9 sec
[03/04 18:42:55     84s] Total Real time: 3.0 sec
[03/04 18:42:55     84s] Total Memory Usage: 2070.988281 Mbytes
[03/04 18:42:55     84s] Reset AAE Options
[03/04 18:42:55     84s] Info: pop threads available for lower-level modules during optimization.
[03/04 18:42:55     84s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.9/0:00:03.7 (0.5), totSession cpu/real = 0:01:24.1/0:09:49.9 (0.1), mem = 2071.0M
[03/04 18:42:55     84s] 
[03/04 18:42:55     84s] =============================================================================================
[03/04 18:42:55     84s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[03/04 18:42:55     84s] =============================================================================================
[03/04 18:42:55     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:42:55     84s] ---------------------------------------------------------------------------------------------
[03/04 18:42:55     84s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:42:55     84s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:02.0 /  0:00:00.6    0.3
[03/04 18:42:55     84s] [ DrvReport              ]      1   0:00:01.5  (  40.4 % )     0:00:01.5 /  0:00:00.0    0.0
[03/04 18:42:55     84s] [ ExtractRC              ]      1   0:00:00.8  (  21.7 % )     0:00:00.8 /  0:00:00.5    0.6
[03/04 18:42:55     84s] [ TimingUpdate           ]      2   0:00:00.4  (  10.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/04 18:42:55     84s] [ FullDelayCalc          ]      2   0:00:00.4  (  10.4 % )     0:00:00.4 /  0:00:00.4    0.9
[03/04 18:42:55     84s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/04 18:42:55     84s] [ GenerateReports        ]      1   0:00:00.4  (  10.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 18:42:55     84s] [ MISC                   ]          0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/04 18:42:55     84s] ---------------------------------------------------------------------------------------------
[03/04 18:42:55     84s]  timeDesign #1 TOTAL                0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:01.9    0.5
[03/04 18:42:55     84s] ---------------------------------------------------------------------------------------------
[03/04 18:42:55     84s] 
[03/04 18:43:46     88s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/04 18:43:46     88s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -prefix fifo_top_postRoute -outDir timingReports
[03/04 18:43:46     88s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:28.2/0:10:40.6 (0.1), mem = 2075.1M
[03/04 18:43:46     88s]  Reset EOS DB
[03/04 18:43:46     88s] Ignoring AAE DB Resetting ...
[03/04 18:43:46     88s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 433 access done (mem: 2075.082M)
[03/04 18:43:46     88s] Extraction called for design 'fifo_top' of instances=629 and nets=440 using extraction engine 'postRoute' at effort level 'low' .
[03/04 18:43:46     88s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:43:46     88s] Type 'man IMPEXT-3530' for more detail.
[03/04 18:43:46     88s] PostRoute (effortLevel low) RC Extraction called for design fifo_top.
[03/04 18:43:46     88s] RC Extraction called in multi-corner(2) mode.
[03/04 18:43:46     88s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:43:46     88s] Type 'man IMPEXT-6166' for more detail.
[03/04 18:43:46     88s] Process corner(s) are loaded.
[03/04 18:43:46     88s]  Corner: rc_worst
[03/04 18:43:46     88s]  Corner: rc_best
[03/04 18:43:46     88s] extractDetailRC Option : -outfile /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d -maxResLength 200  -basic
[03/04 18:43:46     88s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/04 18:43:46     88s]       RC Corner Indexes            0       1   
[03/04 18:43:46     88s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 18:43:46     88s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/04 18:43:46     88s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 18:43:46     88s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 18:43:46     88s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 18:43:46     88s] Shrink Factor                : 1.00000
[03/04 18:43:46     88s] 
[03/04 18:43:46     88s] Trim Metal Layers:
[03/04 18:43:46     88s] LayerId::1 widthSet size::4
[03/04 18:43:46     88s] LayerId::2 widthSet size::4
[03/04 18:43:46     88s] LayerId::3 widthSet size::4
[03/04 18:43:46     88s] LayerId::4 widthSet size::3
[03/04 18:43:46     88s] eee: pegSigSF::1.070000
[03/04 18:43:46     88s] Initializing multi-corner resistance tables ...
[03/04 18:43:46     88s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:43:46     88s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:43:46     88s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:43:46     88s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:43:46     88s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:43:46     88s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2075.1M)
[03/04 18:43:46     88s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for storing RC.
[03/04 18:43:46     88s] Extracted 10.0259% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 20.0303% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 30.0346% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 40.0389% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 50.0432% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 60.0259% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 70.0303% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 80.0346% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 90.0389% (CPU Time= 0:00:00.0  MEM= 2139.1M)
[03/04 18:43:46     88s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2139.1M)
[03/04 18:43:46     88s] Number of Extracted Resistors     : 7661
[03/04 18:43:46     88s] Number of Extracted Ground Cap.   : 7844
[03/04 18:43:46     88s] Number of Extracted Coupling Cap. : 13664
[03/04 18:43:46     88s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2115.082M)
[03/04 18:43:46     88s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/04 18:43:46     88s]  Corner: rc_worst
[03/04 18:43:46     88s]  Corner: rc_best
[03/04 18:43:46     88s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2115.1M)
[03/04 18:43:46     88s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb_Filter.rcdb.d' for storing RC.
[03/04 18:43:47     88s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 433 access done (mem: 2115.082M)
[03/04 18:43:47     88s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2115.082M)
[03/04 18:43:47     88s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2115.082M)
[03/04 18:43:47     88s] processing rcdb (/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d) for hinst (top) of cell (fifo_top);
[03/04 18:43:47     88s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 0 access done (mem: 2115.082M)
[03/04 18:43:47     88s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2115.082M)
[03/04 18:43:47     88s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2115.082M)
[03/04 18:43:47     88s] Effort level <high> specified for reg2reg path_group
[03/04 18:43:47     88s] All LLGs are deleted
[03/04 18:43:47     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:47     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:47     88s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2059.4M, EPOCH TIME: 1741094027.538609
[03/04 18:43:47     88s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2059.4M, EPOCH TIME: 1741094027.538884
[03/04 18:43:47     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2059.4M, EPOCH TIME: 1741094027.539046
[03/04 18:43:47     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:47     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:47     88s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2059.4M, EPOCH TIME: 1741094027.539270
[03/04 18:43:47     88s] Max number of tech site patterns supported in site array is 256.
[03/04 18:43:47     88s] Core basic site is CoreSite
[03/04 18:43:47     88s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2059.4M, EPOCH TIME: 1741094027.551878
[03/04 18:43:47     88s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:43:47     88s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:43:47     88s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2059.4M, EPOCH TIME: 1741094027.552248
[03/04 18:43:47     88s] Fast DP-INIT is on for default
[03/04 18:43:47     88s] Atter site array init, number of instance map data is 0.
[03/04 18:43:47     88s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2059.4M, EPOCH TIME: 1741094027.557599
[03/04 18:43:47     88s] 
[03/04 18:43:47     88s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:43:47     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2059.4M, EPOCH TIME: 1741094027.560254
[03/04 18:43:47     88s] All LLGs are deleted
[03/04 18:43:47     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:43:47     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:47     88s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2059.4M, EPOCH TIME: 1741094027.565286
[03/04 18:43:47     88s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2059.4M, EPOCH TIME: 1741094027.565492
[03/04 18:43:47     88s] OPTC: user 20.0
[03/04 18:43:47     88s] Starting delay calculation for Hold views
[03/04 18:43:47     88s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:43:47     88s] AAE_INFO: resetNetProps viewIdx 1 
[03/04 18:43:47     88s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:43:47     89s] #################################################################################
[03/04 18:43:47     89s] # Design Stage: PostRoute
[03/04 18:43:47     89s] # Design Name: fifo_top
[03/04 18:43:47     89s] # Design Mode: 90nm
[03/04 18:43:47     89s] # Analysis Mode: MMMC OCV 
[03/04 18:43:47     89s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:43:47     89s] # Signoff Settings: SI On 
[03/04 18:43:47     89s] #################################################################################
[03/04 18:43:47     89s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:43:47     89s] Setting infinite Tws ...
[03/04 18:43:47     89s] First Iteration Infinite Tw... 
[03/04 18:43:47     89s] Calculate late delays in OCV mode...
[03/04 18:43:47     89s] Calculate early delays in OCV mode...
[03/04 18:43:47     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2069.0M, InitMEM = 2069.0M)
[03/04 18:43:47     89s] Start delay calculation (fullDC) (1 T). (MEM=2069.03)
[03/04 18:43:47     89s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[03/04 18:43:47     89s] 
[03/04 18:43:47     89s] Trim Metal Layers:
[03/04 18:43:47     89s] LayerId::1 widthSet size::4
[03/04 18:43:47     89s] LayerId::2 widthSet size::4
[03/04 18:43:47     89s] LayerId::3 widthSet size::4
[03/04 18:43:47     89s] LayerId::4 widthSet size::3
[03/04 18:43:47     89s] eee: pegSigSF::1.070000
[03/04 18:43:47     89s] Initializing multi-corner resistance tables ...
[03/04 18:43:47     89s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:43:47     89s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:43:47     89s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:43:47     89s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:43:47     89s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:43:47     89s] End AAE Lib Interpolated Model. (MEM=2069.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:43:47     89s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2069.027M)
[03/04 18:43:47     89s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2069.0M)
[03/04 18:43:47     89s] Total number of fetched objects 434
[03/04 18:43:47     89s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:43:47     89s] Total number of fetched objects 434
[03/04 18:43:47     89s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:43:47     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:43:47     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:43:47     89s] End delay calculation. (MEM=2094.78 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:43:47     89s] End delay calculation (fullDC). (MEM=2094.78 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:43:47     89s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2094.8M) ***
[03/04 18:43:48     89s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2118.8M)
[03/04 18:43:48     89s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:43:48     89s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2118.8M)
[03/04 18:43:48     89s] Starting SI iteration 2
[03/04 18:43:48     89s] Calculate late delays in OCV mode...
[03/04 18:43:48     89s] Calculate early delays in OCV mode...
[03/04 18:43:48     89s] Start delay calculation (fullDC) (1 T). (MEM=2059.89)
[03/04 18:43:48     89s] End AAE Lib Interpolated Model. (MEM=2059.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:43:48     89s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2061.9M)
[03/04 18:43:48     89s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[03/04 18:43:48     89s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[03/04 18:43:48     89s] Total number of fetched objects 434
[03/04 18:43:48     89s] AAE_INFO-618: Total number of nets in the design is 440,  5.7 percent of the nets selected for SI analysis
[03/04 18:43:48     89s] Total number of fetched objects 434
[03/04 18:43:48     89s] AAE_INFO-618: Total number of nets in the design is 440,  0.0 percent of the nets selected for SI analysis
[03/04 18:43:48     89s] End delay calculation. (MEM=2108.6 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:43:48     89s] End delay calculation (fullDC). (MEM=2108.6 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:43:48     89s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2108.6M) ***
[03/04 18:43:48     89s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:30 mem=2132.6M)
[03/04 18:43:48     89s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.656  |
|           TNS (ns):| -0.012  | -0.012  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 18:43:48     89s] All LLGs are deleted
[03/04 18:43:48     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2091.6M, EPOCH TIME: 1741094028.621466
[03/04 18:43:48     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2091.6M, EPOCH TIME: 1741094028.621729
[03/04 18:43:48     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2091.6M, EPOCH TIME: 1741094028.621887
[03/04 18:43:48     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2091.6M, EPOCH TIME: 1741094028.622083
[03/04 18:43:48     89s] Max number of tech site patterns supported in site array is 256.
[03/04 18:43:48     89s] Core basic site is CoreSite
[03/04 18:43:48     89s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2091.6M, EPOCH TIME: 1741094028.634270
[03/04 18:43:48     89s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:43:48     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:43:48     89s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2091.6M, EPOCH TIME: 1741094028.634736
[03/04 18:43:48     89s] Fast DP-INIT is on for default
[03/04 18:43:48     89s] Atter site array init, number of instance map data is 0.
[03/04 18:43:48     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2091.6M, EPOCH TIME: 1741094028.640002
[03/04 18:43:48     89s] 
[03/04 18:43:48     89s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:43:48     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2091.6M, EPOCH TIME: 1741094028.642595
[03/04 18:43:48     89s] All LLGs are deleted
[03/04 18:43:48     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:43:48     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2091.6M, EPOCH TIME: 1741094028.646950
[03/04 18:43:48     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2091.6M, EPOCH TIME: 1741094028.647125
[03/04 18:43:48     89s] Density: 1.274%
------------------------------------------------------------------

[03/04 18:43:48     89s] All LLGs are deleted
[03/04 18:43:48     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2091.6M, EPOCH TIME: 1741094028.651019
[03/04 18:43:48     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2091.6M, EPOCH TIME: 1741094028.651274
[03/04 18:43:48     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2091.6M, EPOCH TIME: 1741094028.651419
[03/04 18:43:48     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2091.6M, EPOCH TIME: 1741094028.651586
[03/04 18:43:48     89s] Max number of tech site patterns supported in site array is 256.
[03/04 18:43:48     89s] Core basic site is CoreSite
[03/04 18:43:48     89s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2091.6M, EPOCH TIME: 1741094028.663444
[03/04 18:43:48     89s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:43:48     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:43:48     89s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2091.6M, EPOCH TIME: 1741094028.663843
[03/04 18:43:48     89s] Fast DP-INIT is on for default
[03/04 18:43:48     89s] Atter site array init, number of instance map data is 0.
[03/04 18:43:48     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:2091.6M, EPOCH TIME: 1741094028.668869
[03/04 18:43:48     89s] 
[03/04 18:43:48     89s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:43:48     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2091.6M, EPOCH TIME: 1741094028.671410
[03/04 18:43:48     89s] All LLGs are deleted
[03/04 18:43:48     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:43:48     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:43:48     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2091.6M, EPOCH TIME: 1741094028.675802
[03/04 18:43:48     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2091.6M, EPOCH TIME: 1741094028.675983
[03/04 18:43:48     90s] Reported timing to dir timingReports
[03/04 18:43:48     90s] Total CPU time: 1.81 sec
[03/04 18:43:48     90s] Total Real time: 2.0 sec
[03/04 18:43:48     90s] Total Memory Usage: 2033.871094 Mbytes
[03/04 18:43:48     90s] Reset AAE Options
[03/04 18:43:48     90s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.2 (0.8), totSession cpu/real = 0:01:30.1/0:10:42.8 (0.1), mem = 2033.9M
[03/04 18:43:48     90s] 
[03/04 18:43:48     90s] =============================================================================================
[03/04 18:43:48     90s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[03/04 18:43:48     90s] =============================================================================================
[03/04 18:43:48     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:43:48     90s] ---------------------------------------------------------------------------------------------
[03/04 18:43:48     90s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:43:48     90s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/04 18:43:48     90s] [ ExtractRC              ]      1   0:00:00.9  (  40.9 % )     0:00:00.9 /  0:00:00.5    0.6
[03/04 18:43:48     90s] [ TimingUpdate           ]      1   0:00:00.4  (  16.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/04 18:43:48     90s] [ FullDelayCalc          ]      2   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 18:43:48     90s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 18:43:48     90s] [ GenerateReports        ]      1   0:00:00.4  (  17.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 18:43:48     90s] [ MISC                   ]          0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/04 18:43:48     90s] ---------------------------------------------------------------------------------------------
[03/04 18:43:48     90s]  timeDesign #2 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.8    0.8
[03/04 18:43:48     90s] ---------------------------------------------------------------------------------------------
[03/04 18:43:48     90s] 
[03/04 18:44:56     95s] <CMD> getNanoRouteMode -quiet -routeWithTimingDriven
[03/04 18:46:29    103s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/04 18:46:29    103s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -prefix fifo_top_postRoute -outDir timingReports
[03/04 18:46:29    103s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:43.0/0:13:23.5 (0.1), mem = 2046.3M
[03/04 18:46:29    103s]  Reset EOS DB
[03/04 18:46:29    103s] Ignoring AAE DB Resetting ...
[03/04 18:46:29    103s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 461 access done (mem: 2046.262M)
[03/04 18:46:29    103s] Extraction called for design 'fifo_top' of instances=629 and nets=440 using extraction engine 'postRoute' at effort level 'low' .
[03/04 18:46:29    103s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:46:29    103s] Type 'man IMPEXT-3530' for more detail.
[03/04 18:46:29    103s] PostRoute (effortLevel low) RC Extraction called for design fifo_top.
[03/04 18:46:29    103s] RC Extraction called in multi-corner(2) mode.
[03/04 18:46:29    103s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:46:29    103s] Type 'man IMPEXT-6166' for more detail.
[03/04 18:46:29    103s] Process corner(s) are loaded.
[03/04 18:46:29    103s]  Corner: rc_worst
[03/04 18:46:29    103s]  Corner: rc_best
[03/04 18:46:29    103s] extractDetailRC Option : -outfile /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d -maxResLength 200  -basic
[03/04 18:46:29    103s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/04 18:46:29    103s]       RC Corner Indexes            0       1   
[03/04 18:46:29    103s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 18:46:29    103s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/04 18:46:29    103s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 18:46:29    103s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 18:46:29    103s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 18:46:29    103s] Shrink Factor                : 1.00000
[03/04 18:46:29    103s] 
[03/04 18:46:29    103s] Trim Metal Layers:
[03/04 18:46:29    103s] LayerId::1 widthSet size::4
[03/04 18:46:29    103s] LayerId::2 widthSet size::4
[03/04 18:46:29    103s] LayerId::3 widthSet size::4
[03/04 18:46:29    103s] LayerId::4 widthSet size::3
[03/04 18:46:29    103s] eee: pegSigSF::1.070000
[03/04 18:46:29    103s] Initializing multi-corner resistance tables ...
[03/04 18:46:29    103s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:46:29    103s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:46:29    103s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:46:29    103s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:46:29    103s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:46:29    103s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2054.3M)
[03/04 18:46:29    103s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for storing RC.
[03/04 18:46:29    103s] Extracted 10.0259% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 20.0303% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 30.0346% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 40.0389% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 50.0432% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 60.0259% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 70.0303% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 80.0346% (CPU Time= 0:00:00.0  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 90.0389% (CPU Time= 0:00:00.1  MEM= 2118.3M)
[03/04 18:46:29    103s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2118.3M)
[03/04 18:46:29    103s] Number of Extracted Resistors     : 7661
[03/04 18:46:29    103s] Number of Extracted Ground Cap.   : 7844
[03/04 18:46:29    103s] Number of Extracted Coupling Cap. : 13664
[03/04 18:46:29    103s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2102.262M)
[03/04 18:46:29    103s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/04 18:46:29    103s]  Corner: rc_worst
[03/04 18:46:29    103s]  Corner: rc_best
[03/04 18:46:29    103s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2102.3M)
[03/04 18:46:29    103s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb_Filter.rcdb.d' for storing RC.
[03/04 18:46:29    103s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 433 access done (mem: 2102.262M)
[03/04 18:46:29    103s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2102.262M)
[03/04 18:46:29    103s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2102.262M)
[03/04 18:46:29    103s] processing rcdb (/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d) for hinst (top) of cell (fifo_top);
[03/04 18:46:30    103s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 0 access done (mem: 2102.262M)
[03/04 18:46:30    103s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2102.262M)
[03/04 18:46:30    103s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2102.262M)
[03/04 18:46:30    103s] Effort level <high> specified for reg2reg path_group
[03/04 18:46:30    103s] All LLGs are deleted
[03/04 18:46:30    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:30    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:30    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2079.0M, EPOCH TIME: 1741094190.338096
[03/04 18:46:30    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2079.0M, EPOCH TIME: 1741094190.338388
[03/04 18:46:30    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2079.0M, EPOCH TIME: 1741094190.338560
[03/04 18:46:30    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:30    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:30    103s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2079.0M, EPOCH TIME: 1741094190.338761
[03/04 18:46:30    103s] Max number of tech site patterns supported in site array is 256.
[03/04 18:46:30    103s] Core basic site is CoreSite
[03/04 18:46:30    103s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2079.0M, EPOCH TIME: 1741094190.351848
[03/04 18:46:30    103s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:46:30    103s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:46:30    103s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2079.0M, EPOCH TIME: 1741094190.352232
[03/04 18:46:30    103s] Fast DP-INIT is on for default
[03/04 18:46:30    103s] Atter site array init, number of instance map data is 0.
[03/04 18:46:30    103s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2079.0M, EPOCH TIME: 1741094190.357508
[03/04 18:46:30    103s] 
[03/04 18:46:30    103s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:30    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.022, MEM:2079.0M, EPOCH TIME: 1741094190.360174
[03/04 18:46:30    103s] All LLGs are deleted
[03/04 18:46:30    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:30    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:30    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2079.0M, EPOCH TIME: 1741094190.364700
[03/04 18:46:30    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2079.0M, EPOCH TIME: 1741094190.364863
[03/04 18:46:30    103s] OPTC: user 20.0
[03/04 18:46:30    103s] Starting delay calculation for Hold views
[03/04 18:46:30    103s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:46:30    103s] AAE_INFO: resetNetProps viewIdx 1 
[03/04 18:46:30    103s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:46:30    103s] #################################################################################
[03/04 18:46:30    103s] # Design Stage: PostRoute
[03/04 18:46:30    103s] # Design Name: fifo_top
[03/04 18:46:30    103s] # Design Mode: 90nm
[03/04 18:46:30    103s] # Analysis Mode: MMMC OCV 
[03/04 18:46:30    103s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:46:30    103s] # Signoff Settings: SI On 
[03/04 18:46:30    103s] #################################################################################
[03/04 18:46:30    103s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:46:30    103s] Setting infinite Tws ...
[03/04 18:46:30    103s] First Iteration Infinite Tw... 
[03/04 18:46:30    103s] Calculate late delays in OCV mode...
[03/04 18:46:30    103s] Calculate early delays in OCV mode...
[03/04 18:46:30    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 2088.7M, InitMEM = 2088.7M)
[03/04 18:46:30    103s] Start delay calculation (fullDC) (1 T). (MEM=2088.65)
[03/04 18:46:30    103s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[03/04 18:46:30    103s] 
[03/04 18:46:30    103s] Trim Metal Layers:
[03/04 18:46:30    103s] LayerId::1 widthSet size::4
[03/04 18:46:30    103s] LayerId::2 widthSet size::4
[03/04 18:46:30    103s] LayerId::3 widthSet size::4
[03/04 18:46:30    103s] LayerId::4 widthSet size::3
[03/04 18:46:30    103s] eee: pegSigSF::1.070000
[03/04 18:46:30    103s] Initializing multi-corner resistance tables ...
[03/04 18:46:30    103s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:46:30    103s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:46:30    103s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:46:30    103s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:46:30    103s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:46:30    103s] End AAE Lib Interpolated Model. (MEM=2088.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:30    103s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2088.652M)
[03/04 18:46:30    103s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2088.7M)
[03/04 18:46:30    103s] Total number of fetched objects 434
[03/04 18:46:30    103s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:46:30    104s] Total number of fetched objects 434
[03/04 18:46:30    104s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:46:30    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:30    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:30    104s] End delay calculation. (MEM=2108.87 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:46:30    104s] End delay calculation (fullDC). (MEM=2108.87 CPU=0:00:00.3 REAL=0:00:00.0)
[03/04 18:46:30    104s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2108.9M) ***
[03/04 18:46:30    104s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2132.9M)
[03/04 18:46:30    104s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:46:30    104s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2132.9M)
[03/04 18:46:30    104s] Starting SI iteration 2
[03/04 18:46:30    104s] Calculate late delays in OCV mode...
[03/04 18:46:30    104s] Calculate early delays in OCV mode...
[03/04 18:46:30    104s] Start delay calculation (fullDC) (1 T). (MEM=2074.99)
[03/04 18:46:30    104s] End AAE Lib Interpolated Model. (MEM=2074.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:30    104s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2077.0M)
[03/04 18:46:30    104s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[03/04 18:46:30    104s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[03/04 18:46:30    104s] Total number of fetched objects 434
[03/04 18:46:30    104s] AAE_INFO-618: Total number of nets in the design is 440,  5.7 percent of the nets selected for SI analysis
[03/04 18:46:30    104s] Total number of fetched objects 434
[03/04 18:46:30    104s] AAE_INFO-618: Total number of nets in the design is 440,  0.0 percent of the nets selected for SI analysis
[03/04 18:46:30    104s] End delay calculation. (MEM=2123.69 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:46:30    104s] End delay calculation (fullDC). (MEM=2123.69 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:46:30    104s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2123.7M) ***
[03/04 18:46:31    104s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:44 mem=2147.7M)
[03/04 18:46:31    104s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.656  |
|           TNS (ns):| -0.012  | -0.012  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 18:46:31    104s] All LLGs are deleted
[03/04 18:46:31    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2106.7M, EPOCH TIME: 1741094191.445256
[03/04 18:46:31    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1741094191.445518
[03/04 18:46:31    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2106.7M, EPOCH TIME: 1741094191.445680
[03/04 18:46:31    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2106.7M, EPOCH TIME: 1741094191.445915
[03/04 18:46:31    104s] Max number of tech site patterns supported in site array is 256.
[03/04 18:46:31    104s] Core basic site is CoreSite
[03/04 18:46:31    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2106.7M, EPOCH TIME: 1741094191.458999
[03/04 18:46:31    104s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:46:31    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:46:31    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1741094191.459402
[03/04 18:46:31    104s] Fast DP-INIT is on for default
[03/04 18:46:31    104s] Atter site array init, number of instance map data is 0.
[03/04 18:46:31    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2106.7M, EPOCH TIME: 1741094191.464862
[03/04 18:46:31    104s] 
[03/04 18:46:31    104s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:31    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:2106.7M, EPOCH TIME: 1741094191.467598
[03/04 18:46:31    104s] All LLGs are deleted
[03/04 18:46:31    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:31    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2106.7M, EPOCH TIME: 1741094191.472232
[03/04 18:46:31    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1741094191.472409
[03/04 18:46:31    104s] Density: 1.274%
------------------------------------------------------------------

[03/04 18:46:31    104s] All LLGs are deleted
[03/04 18:46:31    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2106.7M, EPOCH TIME: 1741094191.476471
[03/04 18:46:31    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1741094191.476769
[03/04 18:46:31    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2106.7M, EPOCH TIME: 1741094191.476929
[03/04 18:46:31    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2106.7M, EPOCH TIME: 1741094191.477100
[03/04 18:46:31    104s] Max number of tech site patterns supported in site array is 256.
[03/04 18:46:31    104s] Core basic site is CoreSite
[03/04 18:46:31    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2106.7M, EPOCH TIME: 1741094191.489823
[03/04 18:46:31    104s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:46:31    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:46:31    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1741094191.490233
[03/04 18:46:31    104s] Fast DP-INIT is on for default
[03/04 18:46:31    104s] Atter site array init, number of instance map data is 0.
[03/04 18:46:31    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.019, MEM:2106.7M, EPOCH TIME: 1741094191.495623
[03/04 18:46:31    104s] 
[03/04 18:46:31    104s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:31    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2106.7M, EPOCH TIME: 1741094191.498187
[03/04 18:46:31    104s] All LLGs are deleted
[03/04 18:46:31    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:31    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:31    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2106.7M, EPOCH TIME: 1741094191.502822
[03/04 18:46:31    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1741094191.502998
[03/04 18:46:31    104s] Reported timing to dir timingReports
[03/04 18:46:31    104s] Total CPU time: 1.78 sec
[03/04 18:46:31    104s] Total Real time: 2.0 sec
[03/04 18:46:31    104s] Total Memory Usage: 2052.964844 Mbytes
[03/04 18:46:31    104s] Reset AAE Options
[03/04 18:46:31    104s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.8/0:00:02.2 (0.8), totSession cpu/real = 0:01:44.8/0:13:25.6 (0.1), mem = 2053.0M
[03/04 18:46:31    104s] 
[03/04 18:46:31    104s] =============================================================================================
[03/04 18:46:31    104s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[03/04 18:46:31    104s] =============================================================================================
[03/04 18:46:31    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:46:31    104s] ---------------------------------------------------------------------------------------------
[03/04 18:46:31    104s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:46:31    104s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 18:46:31    104s] [ ExtractRC              ]      1   0:00:00.8  (  39.1 % )     0:00:00.8 /  0:00:00.5    0.6
[03/04 18:46:31    104s] [ TimingUpdate           ]      1   0:00:00.4  (  16.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/04 18:46:31    104s] [ FullDelayCalc          ]      2   0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.3    0.9
[03/04 18:46:31    104s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/04 18:46:31    104s] [ GenerateReports        ]      1   0:00:00.4  (  17.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 18:46:31    104s] [ MISC                   ]          0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.1    1.0
[03/04 18:46:31    104s] ---------------------------------------------------------------------------------------------
[03/04 18:46:31    104s]  timeDesign #3 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.8    0.8
[03/04 18:46:31    104s] ---------------------------------------------------------------------------------------------
[03/04 18:46:31    104s] 
[03/04 18:46:54    106s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[03/04 18:46:54    106s] <CMD> setDelayCalMode -engine default -siAware true
[03/04 18:46:54    106s] <CMD> optDesign -postRoute -hold
[03/04 18:46:54    106s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1707.4M, totSessionCpu=0:01:47 **
[03/04 18:46:54    106s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:46.7/0:13:48.5 (0.1), mem = 2053.1M
[03/04 18:46:54    106s] Info: 1 threads available for lower-level modules during optimization.
[03/04 18:46:54    106s] GigaOpt running with 1 threads.
[03/04 18:46:54    106s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:46.7/0:13:48.5 (0.1), mem = 2053.1M
[03/04 18:46:54    106s] **INFO: User settings:
[03/04 18:46:54    106s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[03/04 18:46:54    106s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[03/04 18:46:54    106s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/04 18:46:54    106s] setNanoRouteMode -grouteExpTdStdDelay                           50.7
[03/04 18:46:54    106s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/04 18:46:54    106s] setNanoRouteMode -routeAntennaCellName                          ADIODE
[03/04 18:46:54    106s] setNanoRouteMode -routeBottomRoutingLayer                       1
[03/04 18:46:54    106s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/04 18:46:54    106s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/04 18:46:54    106s] setNanoRouteMode -routeWithSiDriven                             true
[03/04 18:46:54    106s] setNanoRouteMode -routeWithTimingDriven                         true
[03/04 18:46:54    106s] setNanoRouteMode -timingEngine                                  {}
[03/04 18:46:54    106s] setExtractRCMode -basic                                         true
[03/04 18:46:54    106s] setExtractRCMode -coupled                                       true
[03/04 18:46:54    106s] setExtractRCMode -engine                                        postRoute
[03/04 18:46:54    106s] setExtractRCMode -extended                                      false
[03/04 18:46:54    106s] setUsefulSkewMode -ecoRoute                                     false
[03/04 18:46:54    106s] setUsefulSkewMode -maxAllowedDelay                              1
[03/04 18:46:54    106s] setUsefulSkewMode -noBoundary                                   false
[03/04 18:46:54    106s] setDelayCalMode -enable_high_fanout                             true
[03/04 18:46:54    106s] setDelayCalMode -engine                                         aae
[03/04 18:46:54    106s] setDelayCalMode -ignoreNetLoad                                  false
[03/04 18:46:54    106s] setDelayCalMode -SIAware                                        true
[03/04 18:46:54    106s] setDelayCalMode -socv_accuracy_mode                             low
[03/04 18:46:54    106s] setOptMode -activeHoldViews                                     { best }
[03/04 18:46:54    106s] setOptMode -activeSetupViews                                    { worst }
[03/04 18:46:54    106s] setOptMode -autoHoldViews                                       { best}
[03/04 18:46:54    106s] setOptMode -autoSetupViews                                      { worst}
[03/04 18:46:54    106s] setOptMode -autoTDGRSetupViews                                  { worst}
[03/04 18:46:54    106s] setOptMode -autoViewHoldTargetSlack                             0
[03/04 18:46:54    106s] setOptMode -drcMargin                                           0
[03/04 18:46:54    106s] setOptMode -fixCap                                              true
[03/04 18:46:54    106s] setOptMode -fixDrc                                              true
[03/04 18:46:54    106s] setOptMode -fixFanoutLoad                                       true
[03/04 18:46:54    106s] setOptMode -fixTran                                             true
[03/04 18:46:54    106s] setOptMode -optimizeFF                                          true
[03/04 18:46:54    106s] setOptMode -preserveAllSequential                               false
[03/04 18:46:54    106s] setOptMode -setupTargetSlack                                    0
[03/04 18:46:54    106s] setSIMode -separate_delta_delay_on_data                         true
[03/04 18:46:54    106s] setPlaceMode -place_design_floorplan_mode                       false
[03/04 18:46:54    106s] setPlaceMode -place_detail_check_route                          false
[03/04 18:46:54    106s] setPlaceMode -place_detail_preserve_routing                     true
[03/04 18:46:54    106s] setPlaceMode -place_detail_remove_affected_routing              false
[03/04 18:46:54    106s] setPlaceMode -place_detail_swap_eeq_cells                       false
[03/04 18:46:54    106s] setPlaceMode -place_global_clock_gate_aware                     true
[03/04 18:46:54    106s] setPlaceMode -place_global_cong_effort                          high
[03/04 18:46:54    106s] setPlaceMode -place_global_ignore_scan                          true
[03/04 18:46:54    106s] setPlaceMode -place_global_ignore_spare                         false
[03/04 18:46:54    106s] setPlaceMode -place_global_module_aware_spare                   false
[03/04 18:46:54    106s] setPlaceMode -place_global_place_io_pins                        false
[03/04 18:46:54    106s] setPlaceMode -place_global_reorder_scan                         true
[03/04 18:46:54    106s] setPlaceMode -powerDriven                                       false
[03/04 18:46:54    106s] setPlaceMode -timingDriven                                      true
[03/04 18:46:54    106s] setAnalysisMode -analysisType                                   onChipVariation
[03/04 18:46:54    106s] setAnalysisMode -checkType                                      setup
[03/04 18:46:54    106s] setAnalysisMode -clkSrcPath                                     true
[03/04 18:46:54    106s] setAnalysisMode -clockPropagation                               sdcControl
[03/04 18:46:54    106s] setAnalysisMode -cppr                                           both
[03/04 18:46:54    106s] setAnalysisMode -skew                                           true
[03/04 18:46:54    106s] setAnalysisMode -usefulSkew                                     true
[03/04 18:46:54    106s] 
[03/04 18:46:54    106s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/04 18:46:54    106s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/04 18:46:54    106s] 
[03/04 18:46:54    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/04 18:46:54    106s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:46:54    106s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:46:54    106s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:46:54    106s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:46:54    106s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:46:54    106s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:46:54    106s] Summary for sequential cells identification: 
[03/04 18:46:54    106s]   Identified SBFF number: 114
[03/04 18:46:54    106s]   Identified MBFF number: 0
[03/04 18:46:54    106s]   Identified SB Latch number: 0
[03/04 18:46:54    106s]   Identified MB Latch number: 0
[03/04 18:46:54    106s]   Not identified SBFF number: 6
[03/04 18:46:54    106s]   Not identified MBFF number: 0
[03/04 18:46:54    106s]   Not identified SB Latch number: 0
[03/04 18:46:54    106s]   Not identified MB Latch number: 0
[03/04 18:46:54    106s]   Number of sequential cells which are not FFs: 83
[03/04 18:46:54    106s]  Visiting view : worst
[03/04 18:46:54    106s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[03/04 18:46:54    106s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:54    106s]  Visiting view : best
[03/04 18:46:54    106s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:46:54    106s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:54    106s] TLC MultiMap info (StdDelay):
[03/04 18:46:54    106s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:54    106s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[03/04 18:46:54    106s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:54    106s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[03/04 18:46:54    106s]  Setting StdDelay to: 24.6ps
[03/04 18:46:54    106s] 
[03/04 18:46:54    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/04 18:46:54    106s] Need call spDPlaceInit before registerPrioInstLoc.
[03/04 18:46:54    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2062.9M, EPOCH TIME: 1741094214.518002
[03/04 18:46:54    106s] Processing tracks to init pin-track alignment.
[03/04 18:46:54    106s] z: 2, totalTracks: 1
[03/04 18:46:54    106s] z: 4, totalTracks: 1
[03/04 18:46:54    106s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/04 18:46:54    106s] All LLGs are deleted
[03/04 18:46:54    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2062.9M, EPOCH TIME: 1741094214.521033
[03/04 18:46:54    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2062.9M, EPOCH TIME: 1741094214.521305
[03/04 18:46:54    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2062.9M, EPOCH TIME: 1741094214.521445
[03/04 18:46:54    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2062.9M, EPOCH TIME: 1741094214.521691
[03/04 18:46:54    106s] Max number of tech site patterns supported in site array is 256.
[03/04 18:46:54    106s] Core basic site is CoreSite
[03/04 18:46:54    106s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2062.9M, EPOCH TIME: 1741094214.533881
[03/04 18:46:54    106s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:46:54    106s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:46:54    106s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2062.9M, EPOCH TIME: 1741094214.534246
[03/04 18:46:54    106s] Fast DP-INIT is on for default
[03/04 18:46:54    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 18:46:54    106s] Atter site array init, number of instance map data is 0.
[03/04 18:46:54    106s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:2062.9M, EPOCH TIME: 1741094214.539585
[03/04 18:46:54    106s] 
[03/04 18:46:54    106s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:54    106s] OPERPROF:     Starting CMU at level 3, MEM:2062.9M, EPOCH TIME: 1741094214.541357
[03/04 18:46:54    106s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2062.9M, EPOCH TIME: 1741094214.541907
[03/04 18:46:54    106s] 
[03/04 18:46:54    106s] Bad Lib Cell Checking (CMU) is done! (0)
[03/04 18:46:54    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:2062.9M, EPOCH TIME: 1741094214.542863
[03/04 18:46:54    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2062.9M, EPOCH TIME: 1741094214.542939
[03/04 18:46:54    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2078.9M, EPOCH TIME: 1741094214.543360
[03/04 18:46:54    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2078.9MB).
[03/04 18:46:54    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2078.9M, EPOCH TIME: 1741094214.546852
[03/04 18:46:54    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2078.9M, EPOCH TIME: 1741094214.547126
[03/04 18:46:54    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:54    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:54    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2076.9M, EPOCH TIME: 1741094214.550783
[03/04 18:46:54    106s] 
[03/04 18:46:54    106s] Creating Lib Analyzer ...
[03/04 18:46:54    106s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/04 18:46:54    106s] Type 'man IMPOPT-7077' for more detail.
[03/04 18:46:54    106s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[03/04 18:46:54    106s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[03/04 18:46:54    106s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[03/04 18:46:54    106s] 
[03/04 18:46:55    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=2082.9M
[03/04 18:46:55    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=2082.9M
[03/04 18:46:55    107s] Creating Lib Analyzer, finished. 
[03/04 18:46:55    107s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[03/04 18:46:55    107s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1735.0M, totSessionCpu=0:01:48 **
[03/04 18:46:55    107s] Existing Dirty Nets : 0
[03/04 18:46:55    107s] New Signature Flow (optDesignCheckOptions) ....
[03/04 18:46:55    107s] #Taking db snapshot
[03/04 18:46:55    107s] #Taking db snapshot ... done
[03/04 18:46:55    107s] OPERPROF: Starting checkPlace at level 1, MEM:2082.9M, EPOCH TIME: 1741094215.561884
[03/04 18:46:55    107s] Processing tracks to init pin-track alignment.
[03/04 18:46:55    107s] z: 2, totalTracks: 1
[03/04 18:46:55    107s] z: 4, totalTracks: 1
[03/04 18:46:55    107s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/04 18:46:55    107s] All LLGs are deleted
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2082.9M, EPOCH TIME: 1741094215.566835
[03/04 18:46:55    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2082.9M, EPOCH TIME: 1741094215.567107
[03/04 18:46:55    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2082.9M, EPOCH TIME: 1741094215.567153
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2082.9M, EPOCH TIME: 1741094215.567336
[03/04 18:46:55    107s] Max number of tech site patterns supported in site array is 256.
[03/04 18:46:55    107s] Core basic site is CoreSite
[03/04 18:46:55    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2082.9M, EPOCH TIME: 1741094215.578932
[03/04 18:46:55    107s] After signature check, allow fast init is false, keep pre-filter is true.
[03/04 18:46:55    107s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/04 18:46:55    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2082.9M, EPOCH TIME: 1741094215.579333
[03/04 18:46:55    107s] SiteArray: non-trimmed site array dimensions = 212 x 2125
[03/04 18:46:55    107s] SiteArray: use 2,445,312 bytes
[03/04 18:46:55    107s] SiteArray: current memory after site array memory allocation 2082.9M
[03/04 18:46:55    107s] SiteArray: FP blocked sites are writable
[03/04 18:46:55    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/04 18:46:55    107s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2082.9M, EPOCH TIME: 1741094215.585281
[03/04 18:46:55    107s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:2082.9M, EPOCH TIME: 1741094215.586296
[03/04 18:46:55    107s] SiteArray: number of non floorplan blocked sites for llg default is 450500
[03/04 18:46:55    107s] Atter site array init, number of instance map data is 0.
[03/04 18:46:55    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.022, MEM:2082.9M, EPOCH TIME: 1741094215.589332
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:55    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:2082.9M, EPOCH TIME: 1741094215.591156
[03/04 18:46:55    107s] Begin checking placement ... (start mem=2082.9M, init mem=2082.9M)
[03/04 18:46:55    107s] Begin checking exclusive groups violation ...
[03/04 18:46:55    107s] There are 0 groups to check, max #box is 0, total #box is 0
[03/04 18:46:55    107s] Finished checking exclusive groups violations. Found 0 Vio.
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] Running CheckPlace using 1 thread in normal mode...
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] ...checkPlace normal is done!
[03/04 18:46:55    107s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2082.9M, EPOCH TIME: 1741094215.598453
[03/04 18:46:55    107s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2082.9M, EPOCH TIME: 1741094215.598754
[03/04 18:46:55    107s] *info: Placed = 384            (Fixed = 2)
[03/04 18:46:55    107s] *info: Unplaced = 0           
[03/04 18:46:55    107s] Placement Density:1.27%(18001/1412768)
[03/04 18:46:55    107s] Placement Density (including fixed std cells):1.27%(18001/1412768)
[03/04 18:46:55    107s] All LLGs are deleted
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:384).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2082.9M, EPOCH TIME: 1741094215.600932
[03/04 18:46:55    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2082.9M, EPOCH TIME: 1741094215.601121
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2082.9M)
[03/04 18:46:55    107s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.040, MEM:2082.9M, EPOCH TIME: 1741094215.602364
[03/04 18:46:55    107s]  Initial DC engine is -> aae
[03/04 18:46:55    107s]  
[03/04 18:46:55    107s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/04 18:46:55    107s]  
[03/04 18:46:55    107s]  
[03/04 18:46:55    107s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/04 18:46:55    107s]  
[03/04 18:46:55    107s] Reset EOS DB
[03/04 18:46:55    107s] Ignoring AAE DB Resetting ...
[03/04 18:46:55    107s]  Set Options for AAE Based Opt flow 
[03/04 18:46:55    107s] *** optDesign -postRoute ***
[03/04 18:46:55    107s] DRC Margin: user margin 0.0; extra margin 0
[03/04 18:46:55    107s] Setup Target Slack: user slack 0
[03/04 18:46:55    107s] Hold Target Slack: user slack 0
[03/04 18:46:55    107s] All LLGs are deleted
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2082.9M, EPOCH TIME: 1741094215.611436
[03/04 18:46:55    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2082.9M, EPOCH TIME: 1741094215.611749
[03/04 18:46:55    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2082.9M, EPOCH TIME: 1741094215.611947
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2082.9M, EPOCH TIME: 1741094215.612217
[03/04 18:46:55    107s] Max number of tech site patterns supported in site array is 256.
[03/04 18:46:55    107s] Core basic site is CoreSite
[03/04 18:46:55    107s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2082.9M, EPOCH TIME: 1741094215.626034
[03/04 18:46:55    107s] After signature check, allow fast init is false, keep pre-filter is true.
[03/04 18:46:55    107s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/04 18:46:55    107s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2082.9M, EPOCH TIME: 1741094215.626432
[03/04 18:46:55    107s] SiteArray: non-trimmed site array dimensions = 212 x 2125
[03/04 18:46:55    107s] SiteArray: use 2,445,312 bytes
[03/04 18:46:55    107s] SiteArray: current memory after site array memory allocation 2082.9M
[03/04 18:46:55    107s] SiteArray: FP blocked sites are writable
[03/04 18:46:55    107s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2082.9M, EPOCH TIME: 1741094215.632519
[03/04 18:46:55    107s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:2082.9M, EPOCH TIME: 1741094215.633594
[03/04 18:46:55    107s] SiteArray: number of non floorplan blocked sites for llg default is 450500
[03/04 18:46:55    107s] Atter site array init, number of instance map data is 0.
[03/04 18:46:55    107s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2082.9M, EPOCH TIME: 1741094215.637209
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:55    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.028, MEM:2082.9M, EPOCH TIME: 1741094215.640302
[03/04 18:46:55    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:55    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:46:55    107s] Deleting Lib Analyzer.
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] TimeStamp Deleting Cell Server End ...
[03/04 18:46:55    107s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/04 18:46:55    107s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:46:55    107s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:46:55    107s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:46:55    107s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:46:55    107s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:46:55    107s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:46:55    107s] Summary for sequential cells identification: 
[03/04 18:46:55    107s]   Identified SBFF number: 114
[03/04 18:46:55    107s]   Identified MBFF number: 0
[03/04 18:46:55    107s]   Identified SB Latch number: 0
[03/04 18:46:55    107s]   Identified MB Latch number: 0
[03/04 18:46:55    107s]   Not identified SBFF number: 6
[03/04 18:46:55    107s]   Not identified MBFF number: 0
[03/04 18:46:55    107s]   Not identified SB Latch number: 0
[03/04 18:46:55    107s]   Not identified MB Latch number: 0
[03/04 18:46:55    107s]   Number of sequential cells which are not FFs: 83
[03/04 18:46:55    107s]  Visiting view : worst
[03/04 18:46:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[03/04 18:46:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:55    107s]  Visiting view : best
[03/04 18:46:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:46:55    107s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:55    107s] TLC MultiMap info (StdDelay):
[03/04 18:46:55    107s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:55    107s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[03/04 18:46:55    107s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:55    107s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[03/04 18:46:55    107s]  Setting StdDelay to: 24.6ps
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] TimeStamp Deleting Cell Server End ...
[03/04 18:46:55    107s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:47.9/0:13:49.7 (0.1), mem = 2082.9M
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] =============================================================================================
[03/04 18:46:55    107s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[03/04 18:46:55    107s] =============================================================================================
[03/04 18:46:55    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:46:55    107s] ---------------------------------------------------------------------------------------------
[03/04 18:46:55    107s] [ CellServerInit         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/04 18:46:55    107s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  80.4 % )     0:00:01.0 /  0:00:01.0    1.0
[03/04 18:46:55    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:46:55    107s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:46:55    107s] [ CheckPlace             ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:46:55    107s] [ MISC                   ]          0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/04 18:46:55    107s] ---------------------------------------------------------------------------------------------
[03/04 18:46:55    107s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 18:46:55    107s] ---------------------------------------------------------------------------------------------
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] ** INFO : this run is activating 'postRoute' automaton
[03/04 18:46:55    107s] **INFO: flowCheckPoint #1 InitialSummary
[03/04 18:46:55    107s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 461 access done (mem: 2082.934M)
[03/04 18:46:55    107s] Extraction called for design 'fifo_top' of instances=629 and nets=440 using extraction engine 'postRoute' at effort level 'low' .
[03/04 18:46:55    107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:46:55    107s] Type 'man IMPEXT-3530' for more detail.
[03/04 18:46:55    107s] PostRoute (effortLevel low) RC Extraction called for design fifo_top.
[03/04 18:46:55    107s] RC Extraction called in multi-corner(2) mode.
[03/04 18:46:55    107s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:46:55    107s] Type 'man IMPEXT-6166' for more detail.
[03/04 18:46:55    107s] Process corner(s) are loaded.
[03/04 18:46:55    107s]  Corner: rc_worst
[03/04 18:46:55    107s]  Corner: rc_best
[03/04 18:46:55    107s] extractDetailRC Option : -outfile /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d -maxResLength 200  -basic
[03/04 18:46:55    107s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/04 18:46:55    107s]       RC Corner Indexes            0       1   
[03/04 18:46:55    107s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 18:46:55    107s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/04 18:46:55    107s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 18:46:55    107s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 18:46:55    107s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 18:46:55    107s] Shrink Factor                : 1.00000
[03/04 18:46:55    107s] 
[03/04 18:46:55    107s] Trim Metal Layers:
[03/04 18:46:55    107s] LayerId::1 widthSet size::4
[03/04 18:46:55    107s] LayerId::2 widthSet size::4
[03/04 18:46:55    107s] LayerId::3 widthSet size::4
[03/04 18:46:55    107s] LayerId::4 widthSet size::3
[03/04 18:46:55    107s] eee: pegSigSF::1.070000
[03/04 18:46:55    107s] Initializing multi-corner resistance tables ...
[03/04 18:46:55    108s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:46:55    108s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:46:55    108s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:46:55    108s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:46:55    108s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:46:55    108s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2082.9M)
[03/04 18:46:55    108s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for storing RC.
[03/04 18:46:55    108s] Extracted 10.0259% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 20.0303% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 30.0346% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 40.0389% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 50.0432% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 60.0259% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 70.0303% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 80.0346% (CPU Time= 0:00:00.0  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 90.0389% (CPU Time= 0:00:00.1  MEM= 2146.9M)
[03/04 18:46:55    108s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2146.9M)
[03/04 18:46:56    108s] Number of Extracted Resistors     : 7661
[03/04 18:46:56    108s] Number of Extracted Ground Cap.   : 7844
[03/04 18:46:56    108s] Number of Extracted Coupling Cap. : 13664
[03/04 18:46:56    108s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2122.934M)
[03/04 18:46:56    108s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/04 18:46:56    108s]  Corner: rc_worst
[03/04 18:46:56    108s]  Corner: rc_best
[03/04 18:46:56    108s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2122.9M)
[03/04 18:46:56    108s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb_Filter.rcdb.d' for storing RC.
[03/04 18:46:56    108s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 433 access done (mem: 2122.934M)
[03/04 18:46:56    108s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2122.934M)
[03/04 18:46:56    108s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2122.934M)
[03/04 18:46:56    108s] processing rcdb (/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d) for hinst (top) of cell (fifo_top);
[03/04 18:46:56    108s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 0 access done (mem: 2122.934M)
[03/04 18:46:56    108s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2122.934M)
[03/04 18:46:56    108s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2122.934M)
[03/04 18:46:56    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2122.9M, EPOCH TIME: 1741094216.684429
[03/04 18:46:56    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:56    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:56    108s] 
[03/04 18:46:56    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:56    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2122.9M, EPOCH TIME: 1741094216.702912
[03/04 18:46:56    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:56    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:56    108s] **INFO: flowCheckPoint #2 OptimizationHold
[03/04 18:46:56    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2151.6M, EPOCH TIME: 1741094216.717733
[03/04 18:46:56    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:56    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:56    108s] 
[03/04 18:46:56    108s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:46:56    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2151.6M, EPOCH TIME: 1741094216.735939
[03/04 18:46:56    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:46:56    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:46:56    108s] GigaOpt Hold Optimizer is used
[03/04 18:46:56    108s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[03/04 18:46:56    108s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2151.551M)
[03/04 18:46:56    108s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2151.6M)
[03/04 18:46:56    108s] 
[03/04 18:46:56    108s] Trim Metal Layers:
[03/04 18:46:56    108s] LayerId::1 widthSet size::4
[03/04 18:46:56    108s] LayerId::2 widthSet size::4
[03/04 18:46:56    108s] LayerId::3 widthSet size::4
[03/04 18:46:56    108s] LayerId::4 widthSet size::3
[03/04 18:46:56    108s] eee: pegSigSF::1.070000
[03/04 18:46:56    108s] Initializing multi-corner resistance tables ...
[03/04 18:46:56    108s] eee: l::1 avDens::0.103182 usedTrk::5685.101173 availTrk::55098.048329 sigTrk::5685.101173
[03/04 18:46:56    108s] eee: l::2 avDens::0.028022 usedTrk::339.477053 availTrk::12114.576411 sigTrk::339.477053
[03/04 18:46:56    108s] eee: l::3 avDens::0.017012 usedTrk::481.361250 availTrk::28295.959985 sigTrk::481.361250
[03/04 18:46:56    108s] eee: l::4 avDens::0.029767 usedTrk::823.258750 availTrk::27657.007867 sigTrk::823.258750
[03/04 18:46:56    108s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.237810 uaWl=1.000000 uaWlH=0.467420 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:46:56    108s] End AAE Lib Interpolated Model. (MEM=2151.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:56    108s] 
[03/04 18:46:56    108s] Creating Lib Analyzer ...
[03/04 18:46:56    108s] 
[03/04 18:46:56    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/04 18:46:56    108s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:46:56    108s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:46:56    108s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:46:56    108s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:46:56    108s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:46:56    108s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:46:56    108s] Summary for sequential cells identification: 
[03/04 18:46:56    108s]   Identified SBFF number: 114
[03/04 18:46:56    108s]   Identified MBFF number: 0
[03/04 18:46:56    108s]   Identified SB Latch number: 0
[03/04 18:46:56    108s]   Identified MB Latch number: 0
[03/04 18:46:56    108s]   Not identified SBFF number: 6
[03/04 18:46:56    108s]   Not identified MBFF number: 0
[03/04 18:46:56    108s]   Not identified SB Latch number: 0
[03/04 18:46:56    108s]   Not identified MB Latch number: 0
[03/04 18:46:56    108s]   Number of sequential cells which are not FFs: 83
[03/04 18:46:56    108s]  Visiting view : worst
[03/04 18:46:56    108s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[03/04 18:46:56    108s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:56    108s]  Visiting view : best
[03/04 18:46:56    108s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:46:56    108s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:56    108s] TLC MultiMap info (StdDelay):
[03/04 18:46:56    108s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:56    108s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[03/04 18:46:56    108s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:56    108s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[03/04 18:46:56    108s]  Setting StdDelay to: 24.6ps
[03/04 18:46:56    108s] 
[03/04 18:46:56    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/04 18:46:56    108s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[03/04 18:46:56    108s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[03/04 18:46:56    108s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[03/04 18:46:56    108s] 
[03/04 18:46:57    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2151.6M
[03/04 18:46:57    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2151.6M
[03/04 18:46:57    109s] Creating Lib Analyzer, finished. 
[03/04 18:46:57    109s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:50 mem=2151.6M ***
[03/04 18:46:57    109s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.6/0:13:51.9 (0.1), mem = 2151.6M
[03/04 18:46:57    109s] Effort level <high> specified for reg2reg path_group
[03/04 18:46:57    109s] OPTC: user 20.0
[03/04 18:46:57    109s] 
[03/04 18:46:57    109s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:46:57    109s] Deleting Lib Analyzer.
[03/04 18:46:57    109s] 
[03/04 18:46:57    109s] TimeStamp Deleting Cell Server End ...
[03/04 18:46:57    109s] Starting delay calculation for Hold views
[03/04 18:46:58    109s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:46:58    109s] AAE_INFO: resetNetProps viewIdx 1 
[03/04 18:46:58    109s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:46:58    109s] #################################################################################
[03/04 18:46:58    109s] # Design Stage: PostRoute
[03/04 18:46:58    109s] # Design Name: fifo_top
[03/04 18:46:58    109s] # Design Mode: 90nm
[03/04 18:46:58    109s] # Analysis Mode: MMMC OCV 
[03/04 18:46:58    109s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:46:58    109s] # Signoff Settings: SI On 
[03/04 18:46:58    109s] #################################################################################
[03/04 18:46:58    109s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:46:58    109s] Setting infinite Tws ...
[03/04 18:46:58    109s] First Iteration Infinite Tw... 
[03/04 18:46:58    109s] Calculate late delays in OCV mode...
[03/04 18:46:58    109s] Calculate early delays in OCV mode...
[03/04 18:46:58    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 2161.2M, InitMEM = 2161.2M)
[03/04 18:46:58    109s] Start delay calculation (fullDC) (1 T). (MEM=2161.16)
[03/04 18:46:58    109s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[03/04 18:46:58    109s] End AAE Lib Interpolated Model. (MEM=2161.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:58    110s] Total number of fetched objects 434
[03/04 18:46:58    110s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:46:58    110s] Total number of fetched objects 434
[03/04 18:46:58    110s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:46:58    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:58    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:58    110s] End delay calculation. (MEM=2176.86 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:46:58    110s] End delay calculation (fullDC). (MEM=2176.86 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:46:58    110s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2176.9M) ***
[03/04 18:46:58    110s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2200.9M)
[03/04 18:46:58    110s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:46:58    110s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2200.9M)
[03/04 18:46:58    110s] 
[03/04 18:46:58    110s] Executing IPO callback for view pruning ..
[03/04 18:46:58    110s] Starting SI iteration 2
[03/04 18:46:58    110s] Calculate late delays in OCV mode...
[03/04 18:46:58    110s] Calculate early delays in OCV mode...
[03/04 18:46:58    110s] Start delay calculation (fullDC) (1 T). (MEM=2127.97)
[03/04 18:46:58    110s] End AAE Lib Interpolated Model. (MEM=2127.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:58    110s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[03/04 18:46:58    110s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[03/04 18:46:58    110s] Total number of fetched objects 434
[03/04 18:46:58    110s] AAE_INFO-618: Total number of nets in the design is 440,  5.7 percent of the nets selected for SI analysis
[03/04 18:46:58    110s] Total number of fetched objects 434
[03/04 18:46:58    110s] AAE_INFO-618: Total number of nets in the design is 440,  0.0 percent of the nets selected for SI analysis
[03/04 18:46:58    110s] End delay calculation. (MEM=2171.66 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:46:58    110s] End delay calculation (fullDC). (MEM=2171.66 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:46:58    110s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2171.7M) ***
[03/04 18:46:58    110s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:50 mem=2195.7M)
[03/04 18:46:58    110s] Done building cte hold timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:50 mem=2195.7M ***
[03/04 18:46:58    110s] OPTC: user 20.0
[03/04 18:46:58    110s] Done building hold timer [541 node(s), 679 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:51 mem=2211.7M ***
[03/04 18:46:58    110s] Starting delay calculation for Setup views
[03/04 18:46:58    110s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:46:58    110s] AAE_INFO: resetNetProps viewIdx 0 
[03/04 18:46:58    110s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:46:58    110s] #################################################################################
[03/04 18:46:58    110s] # Design Stage: PostRoute
[03/04 18:46:58    110s] # Design Name: fifo_top
[03/04 18:46:58    110s] # Design Mode: 90nm
[03/04 18:46:58    110s] # Analysis Mode: MMMC OCV 
[03/04 18:46:58    110s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:46:58    110s] # Signoff Settings: SI On 
[03/04 18:46:58    110s] #################################################################################
[03/04 18:46:58    110s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:46:58    110s] Setting infinite Tws ...
[03/04 18:46:58    110s] First Iteration Infinite Tw... 
[03/04 18:46:58    110s] Calculate early delays in OCV mode...
[03/04 18:46:58    110s] Calculate late delays in OCV mode...
[03/04 18:46:58    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2179.5M, InitMEM = 2179.5M)
[03/04 18:46:58    110s] Start delay calculation (fullDC) (1 T). (MEM=2179.54)
[03/04 18:46:58    110s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[03/04 18:46:58    110s] End AAE Lib Interpolated Model. (MEM=2179.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:59    110s] Total number of fetched objects 434
[03/04 18:46:59    110s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:46:59    110s] Total number of fetched objects 434
[03/04 18:46:59    110s] AAE_INFO-618: Total number of nets in the design is 440,  98.6 percent of the nets selected for SI analysis
[03/04 18:46:59    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:59    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:59    111s] End delay calculation. (MEM=2173.59 CPU=0:00:00.2 REAL=0:00:01.0)
[03/04 18:46:59    111s] End delay calculation (fullDC). (MEM=2173.59 CPU=0:00:00.2 REAL=0:00:01.0)
[03/04 18:46:59    111s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2173.6M) ***
[03/04 18:46:59    111s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2197.6M)
[03/04 18:46:59    111s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:46:59    111s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2197.6M)
[03/04 18:46:59    111s] 
[03/04 18:46:59    111s] Executing IPO callback for view pruning ..
[03/04 18:46:59    111s] Starting SI iteration 2
[03/04 18:46:59    111s] Calculate early delays in OCV mode...
[03/04 18:46:59    111s] Calculate late delays in OCV mode...
[03/04 18:46:59    111s] Start delay calculation (fullDC) (1 T). (MEM=2140.71)
[03/04 18:46:59    111s] End AAE Lib Interpolated Model. (MEM=2140.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:46:59    111s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[03/04 18:46:59    111s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 0. 
[03/04 18:46:59    111s] Total number of fetched objects 434
[03/04 18:46:59    111s] AAE_INFO-618: Total number of nets in the design is 440,  0.7 percent of the nets selected for SI analysis
[03/04 18:46:59    111s] Total number of fetched objects 434
[03/04 18:46:59    111s] AAE_INFO-618: Total number of nets in the design is 440,  0.7 percent of the nets selected for SI analysis
[03/04 18:46:59    111s] End delay calculation. (MEM=2190.93 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:46:59    111s] End delay calculation (fullDC). (MEM=2190.93 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:46:59    111s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2190.9M) ***
[03/04 18:46:59    111s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:51 mem=2214.9M)
[03/04 18:46:59    111s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:51 mem=2214.9M ***
[03/04 18:46:59    111s] *info: category slack lower bound [L 0.0] default
[03/04 18:46:59    111s] *info: category slack lower bound [H 0.0] reg2reg 
[03/04 18:46:59    111s] --------------------------------------------------- 
[03/04 18:46:59    111s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/04 18:46:59    111s] --------------------------------------------------- 
[03/04 18:46:59    111s]          WNS    reg2regWNS
[03/04 18:46:59    111s]     4.861 ns      9.642 ns
[03/04 18:46:59    111s] --------------------------------------------------- 
[03/04 18:46:59    111s]   Timing/DRV Snapshot: (REF)
[03/04 18:46:59    111s]      Weighted WNS: 0.000
[03/04 18:46:59    111s]       All  PG WNS: 0.000
[03/04 18:46:59    111s]       High PG WNS: 0.000
[03/04 18:46:59    111s]       All  PG TNS: 0.000
[03/04 18:46:59    111s]       High PG TNS: 0.000
[03/04 18:46:59    111s]       Low  PG TNS: 0.000
[03/04 18:46:59    111s]          Tran DRV: 0 (0)
[03/04 18:46:59    111s]           Cap DRV: 0 (0)
[03/04 18:46:59    111s]        Fanout DRV: 0 (0)
[03/04 18:46:59    111s]            Glitch: 0 (0)
[03/04 18:46:59    111s]    Category Slack: { [L, 4.861] [H, 9.642] }
[03/04 18:46:59    111s] 
[03/04 18:46:59    111s] 
[03/04 18:46:59    111s] Creating Lib Analyzer ...
[03/04 18:46:59    111s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/04 18:46:59    111s] 
[03/04 18:46:59    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/04 18:46:59    111s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:46:59    111s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:46:59    111s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:46:59    111s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:46:59    111s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:46:59    111s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:46:59    111s] Summary for sequential cells identification: 
[03/04 18:46:59    111s]   Identified SBFF number: 114
[03/04 18:46:59    111s]   Identified MBFF number: 0
[03/04 18:46:59    111s]   Identified SB Latch number: 0
[03/04 18:46:59    111s]   Identified MB Latch number: 0
[03/04 18:46:59    111s]   Not identified SBFF number: 6
[03/04 18:46:59    111s]   Not identified MBFF number: 0
[03/04 18:46:59    111s]   Not identified SB Latch number: 0
[03/04 18:46:59    111s]   Not identified MB Latch number: 0
[03/04 18:46:59    111s]   Number of sequential cells which are not FFs: 83
[03/04 18:46:59    111s]  Visiting view : worst
[03/04 18:46:59    111s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[03/04 18:46:59    111s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:59    111s]  Visiting view : best
[03/04 18:46:59    111s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:46:59    111s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:46:59    111s] TLC MultiMap info (StdDelay):
[03/04 18:46:59    111s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:59    111s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[03/04 18:46:59    111s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:46:59    111s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[03/04 18:46:59    111s]  Setting StdDelay to: 24.6ps
[03/04 18:46:59    111s] 
[03/04 18:46:59    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/04 18:46:59    111s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[03/04 18:46:59    111s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[03/04 18:46:59    111s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[03/04 18:46:59    111s] 
[03/04 18:47:00    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:52 mem=2230.9M
[03/04 18:47:00    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:52 mem=2230.9M
[03/04 18:47:00    112s] Creating Lib Analyzer, finished. 
[03/04 18:47:00    112s] OPTC: m1 20.0 20.0
[03/04 18:47:00    112s] Setting latch borrow mode to budget during optimization.
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:47:00    112s] Deleting Lib Analyzer.
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Deleting Cell Server End ...
[03/04 18:47:00    112s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/04 18:47:00    112s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:47:00    112s] Summary for sequential cells identification: 
[03/04 18:47:00    112s]   Identified SBFF number: 114
[03/04 18:47:00    112s]   Identified MBFF number: 0
[03/04 18:47:00    112s]   Identified SB Latch number: 0
[03/04 18:47:00    112s]   Identified MB Latch number: 0
[03/04 18:47:00    112s]   Not identified SBFF number: 6
[03/04 18:47:00    112s]   Not identified MBFF number: 0
[03/04 18:47:00    112s]   Not identified SB Latch number: 0
[03/04 18:47:00    112s]   Not identified MB Latch number: 0
[03/04 18:47:00    112s]   Number of sequential cells which are not FFs: 83
[03/04 18:47:00    112s]  Visiting view : worst
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:47:00    112s]  Visiting view : best
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:47:00    112s] TLC MultiMap info (StdDelay):
[03/04 18:47:00    112s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:47:00    112s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[03/04 18:47:00    112s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:47:00    112s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[03/04 18:47:00    112s]  Setting StdDelay to: 24.6ps
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Deleting Cell Server End ...
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] Creating Lib Analyzer ...
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/04 18:47:00    112s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[03/04 18:47:00    112s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[03/04 18:47:00    112s] Summary for sequential cells identification: 
[03/04 18:47:00    112s]   Identified SBFF number: 114
[03/04 18:47:00    112s]   Identified MBFF number: 0
[03/04 18:47:00    112s]   Identified SB Latch number: 0
[03/04 18:47:00    112s]   Identified MB Latch number: 0
[03/04 18:47:00    112s]   Not identified SBFF number: 6
[03/04 18:47:00    112s]   Not identified MBFF number: 0
[03/04 18:47:00    112s]   Not identified SB Latch number: 0
[03/04 18:47:00    112s]   Not identified MB Latch number: 0
[03/04 18:47:00    112s]   Number of sequential cells which are not FFs: 83
[03/04 18:47:00    112s]  Visiting view : worst
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:47:00    112s]  Visiting view : best
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:47:00    112s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:47:00    112s] TLC MultiMap info (StdDelay):
[03/04 18:47:00    112s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:47:00    112s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[03/04 18:47:00    112s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[03/04 18:47:00    112s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[03/04 18:47:00    112s]  Setting StdDelay to: 24.6ps
[03/04 18:47:00    112s] 
[03/04 18:47:00    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/04 18:47:00    112s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[03/04 18:47:00    112s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[03/04 18:47:00    112s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[03/04 18:47:00    112s] 
[03/04 18:47:01    113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:54 mem=2230.9M
[03/04 18:47:01    113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:54 mem=2230.9M
[03/04 18:47:01    113s] Creating Lib Analyzer, finished. 
[03/04 18:47:01    113s] 
[03/04 18:47:01    113s] *Info: minBufDelay = 54.1 ps, libStdDelay = 24.6 ps, minBufSize = 12544000 (4.0)
[03/04 18:47:01    113s] *Info: worst delay setup view: worst
[03/04 18:47:01    113s] Footprint list for hold buffering (delay unit: ps)
[03/04 18:47:01    113s] =================================================================
[03/04 18:47:01    113s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/04 18:47:01    113s] ------------------------------------------------------------------
[03/04 18:47:01    113s] *Info:       55.7       1.00     16.81    4.0  16.05 buffd1 (I,Z)
[03/04 18:47:01    113s] *Info:       54.4       1.00      6.83    5.0   5.91 buffd3 (I,Z)
[03/04 18:47:01    113s] *Info:       60.1       1.00     14.44    5.0  14.05 bufbd1 (I,Z)
[03/04 18:47:01    113s] *Info:       62.7       1.00      8.67    6.0   7.99 bufbd2 (I,Z)
[03/04 18:47:01    113s] *Info:       63.6       1.00      8.67    6.0   7.99 buffd2 (I,Z)
[03/04 18:47:01    113s] *Info:       67.8       1.00      6.04    7.0   4.21 bufbd4 (I,Z)
[03/04 18:47:01    113s] *Info:       58.5       1.00      5.51    7.0   5.07 bufbd3 (I,Z)
[03/04 18:47:01    113s] *Info:       64.5       1.00      6.04    8.0   3.93 buffd4 (I,Z)
[03/04 18:47:01    113s] *Info:      283.8       1.00     25.47    8.0  23.80 dl01d1 (I,Z)
[03/04 18:47:01    113s] *Info:      275.2       1.00     12.61    9.0   8.67 dl01d2 (I,Z)
[03/04 18:47:01    113s] *Info:      581.1       1.00     28.36    9.0  24.71 dl02d1 (I,Z)
[03/04 18:47:01    113s] *Info:       54.1       1.00      3.68   10.0   2.45 buffd7 (I,Z)
[03/04 18:47:01    113s] *Info:      548.3       1.00     14.44   10.0   9.12 dl02d2 (I,Z)
[03/04 18:47:01    113s] *Info:     1202.3       1.00     34.14   10.0  27.45 dl03d1 (I,Z)
[03/04 18:47:01    113s] *Info:      272.2       1.00      8.40   11.0   4.29 dl01d4 (I,Z)
[03/04 18:47:01    113s] *Info:      553.6       1.00     11.03   11.0   4.85 dl02d4 (I,Z)
[03/04 18:47:01    113s] *Info:       55.3       1.00      2.63   13.0   1.71 buffda (I,Z)
[03/04 18:47:01    113s] *Info:     2554.2       1.00     40.44   13.0  31.10 dl04d1 (I,Z)
[03/04 18:47:01    113s] *Info:       61.9       1.00      3.41   14.0   2.39 bufbd7 (I,Z)
[03/04 18:47:01    113s] *Info:     1161.8       1.00      9.98   14.0   7.71 dl03d2 (I,Z)
[03/04 18:47:01    113s] *Info:     1130.2       1.00      7.62   16.0   4.05 dl03d4 (I,Z)
[03/04 18:47:01    113s] *Info:       72.8       1.00      2.10   17.0   1.53 bufbda (I,Z)
[03/04 18:47:01    113s] *Info:     2364.6       1.00     11.03   17.0   7.97 dl04d2 (I,Z)
[03/04 18:47:01    113s] *Info:     2406.9       1.00      8.93   18.0   4.32 dl04d4 (I,Z)
[03/04 18:47:01    113s] *Info:       91.0       1.00      2.10   19.0   1.09 bufbdf (I,Z)
[03/04 18:47:01    113s] *Info:      107.8       1.00      1.31   24.0   0.82 bufbdk (I,Z)
[03/04 18:47:01    113s] =================================================================
[03/04 18:47:01    113s] Hold Timer stdDelay = 24.6ps
[03/04 18:47:01    113s]  Visiting view : best
[03/04 18:47:01    113s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[03/04 18:47:01    113s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[03/04 18:47:01    113s] Hold Timer stdDelay = 24.6ps (best)
[03/04 18:47:01    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.9M, EPOCH TIME: 1741094221.745317
[03/04 18:47:01    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:01    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:01    113s] 
[03/04 18:47:01    113s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:01    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:2230.9M, EPOCH TIME: 1741094221.767211
[03/04 18:47:01    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:01    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:01    113s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst
Hold views included:
 best

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.861  |  9.642  |  4.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.656  |
|           TNS (ns):| -0.012  | -0.012  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2250.0M, EPOCH TIME: 1741094221.794036
[03/04 18:47:01    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:01    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:01    113s] 
[03/04 18:47:01    113s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:01    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.017, MEM:2250.0M, EPOCH TIME: 1741094221.810586
[03/04 18:47:01    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:01    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:01    113s] Density: 1.274%
------------------------------------------------------------------

[03/04 18:47:01    113s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1794.5M, totSessionCpu=0:01:54 **
[03/04 18:47:01    113s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:01:53.6/0:13:55.9 (0.1), mem = 2195.0M
[03/04 18:47:01    113s] 
[03/04 18:47:01    113s] =============================================================================================
[03/04 18:47:01    113s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.18-s099_1
[03/04 18:47:01    113s] =============================================================================================
[03/04 18:47:01    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:47:01    113s] ---------------------------------------------------------------------------------------------
[03/04 18:47:01    113s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:01    113s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/04 18:47:01    113s] [ DrvReport              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:47:01    113s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:47:01    113s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:47:01    113s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  50.6 % )     0:00:02.0 /  0:00:02.0    1.0
[03/04 18:47:01    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:01    113s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/04 18:47:01    113s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:01    113s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:01    113s] [ TimingUpdate           ]      6   0:00:00.8  (  21.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/04 18:47:01    113s] [ FullDelayCalc          ]      4   0:00:00.6  (  14.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/04 18:47:01    113s] [ TimingReport           ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/04 18:47:01    113s] [ MISC                   ]          0:00:00.3  (   8.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 18:47:01    113s] ---------------------------------------------------------------------------------------------
[03/04 18:47:01    113s]  BuildHoldData #1 TOTAL             0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[03/04 18:47:01    113s] ---------------------------------------------------------------------------------------------
[03/04 18:47:01    113s] 
[03/04 18:47:01    113s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:53.6/0:13:55.9 (0.1), mem = 2195.0M
[03/04 18:47:01    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.997637.1
[03/04 18:47:01    113s] ### Creating TopoMgr, started
[03/04 18:47:01    113s] ### Creating TopoMgr, finished
[03/04 18:47:01    113s] #optDebug: Start CG creation (mem=2195.0M)
[03/04 18:47:01    113s]  ...initializing CG  maxDriveDist 2349.137000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 234.913000 
[03/04 18:47:02    113s] (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgPrt (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgEgp (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgPbk (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgNrb(cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgObs (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgCon (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s]  ...processing cgPdm (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2276.3M)
[03/04 18:47:02    113s] HoldSingleBuffer minRootGain=0.000
[03/04 18:47:02    113s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 5600 dbu)
[03/04 18:47:02    113s] HoldSingleBuffer minRootGain=0.000
[03/04 18:47:02    113s] HoldSingleBuffer minRootGain=0.000
[03/04 18:47:02    113s] HoldSingleBuffer minRootGain=0.000
[03/04 18:47:02    113s] *info: Run optDesign holdfix with 1 thread.
[03/04 18:47:02    113s] Info: 24 io nets excluded
[03/04 18:47:02    113s] Info: 8 clock nets excluded from IPO operation.
[03/04 18:47:02    113s] --------------------------------------------------- 
[03/04 18:47:02    113s]    Hold Timing Summary  - Initial 
[03/04 18:47:02    113s] --------------------------------------------------- 
[03/04 18:47:02    113s]  Target slack:       0.0000 ns
[03/04 18:47:02    113s]  View: best 
[03/04 18:47:02    113s]    WNS:      -0.0033
[03/04 18:47:02    113s]    TNS:      -0.0122
[03/04 18:47:02    113s]    VP :            4
[03/04 18:47:02    113s]    Worst hold path end point: m/mem_reg[7][7]/ENN 
[03/04 18:47:02    113s] --------------------------------------------------- 
[03/04 18:47:02    113s] Info: Done creating the CCOpt slew target map.
[03/04 18:47:02    113s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/04 18:47:02    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=2314.4M
[03/04 18:47:02    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2314.4M, EPOCH TIME: 1741094222.149909
[03/04 18:47:02    113s] Processing tracks to init pin-track alignment.
[03/04 18:47:02    113s] z: 2, totalTracks: 1
[03/04 18:47:02    113s] z: 4, totalTracks: 1
[03/04 18:47:02    113s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/04 18:47:02    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2314.4M, EPOCH TIME: 1741094222.153480
[03/04 18:47:02    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    113s] 
[03/04 18:47:02    113s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:02    113s] 
[03/04 18:47:02    113s]  Skipping Bad Lib Cell Checking (CMU) !
[03/04 18:47:02    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.018, MEM:2314.4M, EPOCH TIME: 1741094222.170995
[03/04 18:47:02    113s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2314.4M, EPOCH TIME: 1741094222.171079
[03/04 18:47:02    113s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2330.4M, EPOCH TIME: 1741094222.171691
[03/04 18:47:02    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2330.4MB).
[03/04 18:47:02    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:2330.4M, EPOCH TIME: 1741094222.171885
[03/04 18:47:02    113s] TotalInstCnt at PhyDesignMc Initialization: 384
[03/04 18:47:02    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=2330.4M
[03/04 18:47:02    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2330.4M, EPOCH TIME: 1741094222.183407
[03/04 18:47:02    113s] Found 0 hard placement blockage before merging.
[03/04 18:47:02    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2330.4M, EPOCH TIME: 1741094222.183496
[03/04 18:47:02    113s] 
[03/04 18:47:02    113s] *** Starting Core Fixing (fixHold) cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:01:54 mem=2330.4M density=1.274% ***
[03/04 18:47:02    113s] Optimizer Target Slack 0.000 StdDelay is 0.02460  
[03/04 18:47:02    113s] ### Creating RouteCongInterface, started
[03/04 18:47:02    113s] {MMLU 0 8 434}
[03/04 18:47:02    113s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=2330.4M
[03/04 18:47:02    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=2330.4M
[03/04 18:47:02    114s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.861  |  9.642  |  4.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

Density: 1.274%
------------------------------------------------------------------
[03/04 18:47:02    114s] *info: Hold Batch Commit is enabled
[03/04 18:47:02    114s] *info: Levelized Batch Commit is enabled
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] Phase I ......
[03/04 18:47:02    114s] Executing transform: ECO Safe Resize
[03/04 18:47:02    114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/04 18:47:02    114s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/04 18:47:02    114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/04 18:47:02    114s] Worst hold path end point:
[03/04 18:47:02    114s]   m/mem_reg[7][5]/ENN
[03/04 18:47:02    114s]     net: m/n_29 (nrTerm=9)
[03/04 18:47:02    114s] |   0|  -0.003|    -0.01|       4|          0|       0(     0)|    1.27%|   0:00:00.0|  2330.4M|
[03/04 18:47:02    114s] Worst hold path end point:
[03/04 18:47:02    114s]   m/mem_reg[7][5]/ENN
[03/04 18:47:02    114s]     net: m/n_29 (nrTerm=9)
[03/04 18:47:02    114s] |   1|  -0.003|    -0.01|       4|          0|       0(     0)|    1.27%|   0:00:00.0|  2330.4M|
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] Capturing REF for hold ...
[03/04 18:47:02    114s]    Hold Timing Snapshot: (REF)
[03/04 18:47:02    114s]              All PG WNS: -0.003
[03/04 18:47:02    114s]              All PG TNS: -0.012
[03/04 18:47:02    114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/04 18:47:02    114s] Executing transform: AddBuffer + LegalResize
[03/04 18:47:02    114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/04 18:47:02    114s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/04 18:47:02    114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/04 18:47:02    114s] Worst hold path end point:
[03/04 18:47:02    114s]   m/mem_reg[7][5]/ENN
[03/04 18:47:02    114s]     net: m/n_29 (nrTerm=9)
[03/04 18:47:02    114s] |   0|  -0.003|    -0.01|       4|          0|       0(     0)|    1.27%|   0:00:00.0|  2330.4M|
[03/04 18:47:02    114s] Worst hold path end point:
[03/04 18:47:02    114s]   m/mem_reg[9][6]/ENN
[03/04 18:47:02    114s]     net: m/n_20 (nrTerm=9)
[03/04 18:47:02    114s] |   1|   0.002|     0.00|       0|          1|       0(     0)|    1.28%|   0:00:00.0|  2354.0M|
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] Capturing REF for hold ...
[03/04 18:47:02    114s]    Hold Timing Snapshot: (REF)
[03/04 18:47:02    114s]              All PG WNS: 0.002
[03/04 18:47:02    114s]              All PG TNS: 0.000
[03/04 18:47:02    114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] *info:    Total 1 cells added for Phase I
[03/04 18:47:02    114s] *info:        in which 0 is ripple commits (0.000%)
[03/04 18:47:02    114s] --------------------------------------------------- 
[03/04 18:47:02    114s]    Hold Timing Summary  - Phase I 
[03/04 18:47:02    114s] --------------------------------------------------- 
[03/04 18:47:02    114s]  Target slack:       0.0000 ns
[03/04 18:47:02    114s]  View: best 
[03/04 18:47:02    114s]    WNS:       0.0024
[03/04 18:47:02    114s]    TNS:       0.0000
[03/04 18:47:02    114s]    VP :            0
[03/04 18:47:02    114s]    Worst hold path end point: m/mem_reg[9][6]/ENN 
[03/04 18:47:02    114s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.861  |  9.642  |  4.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

Density: 1.275%
------------------------------------------------------------------
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] *** Finished Core Fixing (fixHold) cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:01:54 mem=2364.0M density=1.275% ***
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] *info:
[03/04 18:47:02    114s] *info: Added a total of 1 cells to fix/reduce hold violation
[03/04 18:47:02    114s] *info:          in which 1 termBuffering
[03/04 18:47:02    114s] *info:          in which 0 dummyBuffering
[03/04 18:47:02    114s] *info:
[03/04 18:47:02    114s] *info: Summary: 
[03/04 18:47:02    114s] *info:            1 cell  of type 'buffd1' (4.0, 	16.053) used
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] *** Finish Post Route Hold Fixing (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:01:54 mem=2364.0M density=1.275%) ***
[03/04 18:47:02    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.997637.1
[03/04 18:47:02    114s] **INFO: total 1 insts, 0 nets marked don't touch
[03/04 18:47:02    114s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[03/04 18:47:02    114s] **INFO: total 1 insts, 0 nets unmarked don't touch
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] Deleting 0 temporary hard placement blockage(s).
[03/04 18:47:02    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2344.9M, EPOCH TIME: 1741094222.390956
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:385).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2269.9M, EPOCH TIME: 1741094222.394998
[03/04 18:47:02    114s] TotalInstCnt at PhyDesignMc Destruction: 385
[03/04 18:47:02    114s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:54.2/0:13:56.5 (0.1), mem = 2269.9M
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] =============================================================================================
[03/04 18:47:02    114s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.18-s099_1
[03/04 18:47:02    114s] =============================================================================================
[03/04 18:47:02    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:47:02    114s] ---------------------------------------------------------------------------------------------
[03/04 18:47:02    114s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 18:47:02    114s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 18:47:02    114s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:47:02    114s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  44.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 18:47:02    114s] [ OptimizationStep       ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 18:47:02    114s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 18:47:02    114s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ OptEval                ]      2   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 18:47:02    114s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 18:47:02    114s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 18:47:02    114s] [ IncrDelayCalc          ]      4   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/04 18:47:02    114s] [ HoldReEval             ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/04 18:47:02    114s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ TimingReport           ]      2   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:47:02    114s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:02    114s] [ MISC                   ]          0:00:00.1  (  15.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 18:47:02    114s] ---------------------------------------------------------------------------------------------
[03/04 18:47:02    114s]  HoldOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/04 18:47:02    114s] ---------------------------------------------------------------------------------------------
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] **INFO: Skipping refine place as no non-legal commits were detected
[03/04 18:47:02    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2269.9M, EPOCH TIME: 1741094222.398879
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:02    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2269.9M, EPOCH TIME: 1741094222.416573
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] Running postRoute recovery in preEcoRoute mode
[03/04 18:47:02    114s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1860.1M, totSessionCpu=0:01:54 **
[03/04 18:47:02    114s]   DRV Snapshot: (TGT)
[03/04 18:47:02    114s]          Tran DRV: 0 (0)
[03/04 18:47:02    114s]           Cap DRV: 0 (0)
[03/04 18:47:02    114s]        Fanout DRV: 0 (0)
[03/04 18:47:02    114s]            Glitch: 0 (0)
[03/04 18:47:02    114s] Checking DRV degradation...
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] Recovery Manager:
[03/04 18:47:02    114s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/04 18:47:02    114s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/04 18:47:02    114s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/04 18:47:02    114s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/04 18:47:02    114s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2270.10M, totSessionCpu=0:01:54).
[03/04 18:47:02    114s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1860.1M, totSessionCpu=0:01:54 **
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]   DRV Snapshot: (REF)
[03/04 18:47:02    114s]          Tran DRV: 0 (0)
[03/04 18:47:02    114s]           Cap DRV: 0 (0)
[03/04 18:47:02    114s]        Fanout DRV: 0 (0)
[03/04 18:47:02    114s]            Glitch: 0 (0)
[03/04 18:47:02    114s] Running refinePlace -preserveRouting true -hardFence false
[03/04 18:47:02    114s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[03/04 18:47:02    114s] ThreeLayerMode is on. Timing-driven placement option disabled.
[03/04 18:47:02    114s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2308.3M, EPOCH TIME: 1741094222.458682
[03/04 18:47:02    114s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2308.3M, EPOCH TIME: 1741094222.458811
[03/04 18:47:02    114s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2308.3M, EPOCH TIME: 1741094222.458880
[03/04 18:47:02    114s] Processing tracks to init pin-track alignment.
[03/04 18:47:02    114s] z: 2, totalTracks: 1
[03/04 18:47:02    114s] z: 4, totalTracks: 1
[03/04 18:47:02    114s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/04 18:47:02    114s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2308.3M, EPOCH TIME: 1741094222.462108
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]  Skipping Bad Lib Cell Checking (CMU) !
[03/04 18:47:02    114s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:2308.3M, EPOCH TIME: 1741094222.480045
[03/04 18:47:02    114s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2308.3M, EPOCH TIME: 1741094222.480136
[03/04 18:47:02    114s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2308.3M, EPOCH TIME: 1741094222.480442
[03/04 18:47:02    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2308.3MB).
[03/04 18:47:02    114s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.022, MEM:2308.3M, EPOCH TIME: 1741094222.480616
[03/04 18:47:02    114s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.022, REAL:0.022, MEM:2308.3M, EPOCH TIME: 1741094222.480679
[03/04 18:47:02    114s] TDRefine: refinePlace mode is spiral
[03/04 18:47:02    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.997637.1
[03/04 18:47:02    114s] OPERPROF:   Starting RefinePlace at level 2, MEM:2308.3M, EPOCH TIME: 1741094222.480771
[03/04 18:47:02    114s] *** Starting refinePlace (0:01:54 mem=2308.3M) ***
[03/04 18:47:02    114s] Total net bbox length = 3.549e+04 (2.072e+04 1.477e+04) (ext = 1.990e+04)
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:02    114s] (I)      Default pattern map key = fifo_top_default.
[03/04 18:47:02    114s] (I)      Default pattern map key = fifo_top_default.
[03/04 18:47:02    114s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2308.3M, EPOCH TIME: 1741094222.483400
[03/04 18:47:02    114s] Starting refinePlace ...
[03/04 18:47:02    114s] (I)      Default pattern map key = fifo_top_default.
[03/04 18:47:02    114s] One DDP V2 for no tweak run.
[03/04 18:47:02    114s] (I)      Default pattern map key = fifo_top_default.
[03/04 18:47:02    114s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2308.3M, EPOCH TIME: 1741094222.489373
[03/04 18:47:02    114s] DDP initSite1 nrRow 212 nrJob 212
[03/04 18:47:02    114s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2308.3M, EPOCH TIME: 1741094222.489484
[03/04 18:47:02    114s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2308.3M, EPOCH TIME: 1741094222.489926
[03/04 18:47:02    114s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2308.3M, EPOCH TIME: 1741094222.489982
[03/04 18:47:02    114s] DDP markSite nrRow 212 nrJob 212
[03/04 18:47:02    114s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:2308.3M, EPOCH TIME: 1741094222.491192
[03/04 18:47:02    114s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.002, MEM:2308.3M, EPOCH TIME: 1741094222.491312
[03/04 18:47:02    114s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2308.3M, EPOCH TIME: 1741094222.491687
[03/04 18:47:02    114s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2308.3M, EPOCH TIME: 1741094222.491735
[03/04 18:47:02    114s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.006, REAL:0.006, MEM:2308.3M, EPOCH TIME: 1741094222.497974
[03/04 18:47:02    114s] ** Cut row section cpu time 0:00:00.0.
[03/04 18:47:02    114s]  ** Cut row section real time 0:00:00.0.
[03/04 18:47:02    114s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.006, REAL:0.006, MEM:2308.3M, EPOCH TIME: 1741094222.498167
[03/04 18:47:02    114s]   Spread Effort: high, post-route mode, useDDP on.
[03/04 18:47:02    114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2308.3MB) @(0:01:54 - 0:01:54).
[03/04 18:47:02    114s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/04 18:47:02    114s] wireLenOptFixPriorityInst 168 inst fixed
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/04 18:47:02    114s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f6d25dbf6a8.
[03/04 18:47:02    114s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[03/04 18:47:02    114s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/04 18:47:02    114s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/04 18:47:02    114s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/04 18:47:02    114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2276.3MB) @(0:01:54 - 0:01:54).
[03/04 18:47:02    114s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/04 18:47:02    114s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2276.3MB
[03/04 18:47:02    114s] Statistics of distance of Instance movement in refine placement:
[03/04 18:47:02    114s]   maximum (X+Y) =         0.00 um
[03/04 18:47:02    114s]   mean    (X+Y) =         0.00 um
[03/04 18:47:02    114s] Summary Report:
[03/04 18:47:02    114s] Instances move: 0 (out of 383 movable)
[03/04 18:47:02    114s] Instances flipped: 0
[03/04 18:47:02    114s] Mean displacement: 0.00 um
[03/04 18:47:02    114s] Max displacement: 0.00 um 
[03/04 18:47:02    114s] Total instances moved : 0
[03/04 18:47:02    114s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.036, REAL:0.035, MEM:2276.3M, EPOCH TIME: 1741094222.518715
[03/04 18:47:02    114s] Total net bbox length = 3.549e+04 (2.072e+04 1.477e+04) (ext = 1.990e+04)
[03/04 18:47:02    114s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2276.3MB
[03/04 18:47:02    114s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2276.3MB) @(0:01:54 - 0:01:54).
[03/04 18:47:02    114s] *** Finished refinePlace (0:01:54 mem=2276.3M) ***
[03/04 18:47:02    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.997637.1
[03/04 18:47:02    114s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.039, REAL:0.038, MEM:2276.3M, EPOCH TIME: 1741094222.519134
[03/04 18:47:02    114s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2276.3M, EPOCH TIME: 1741094222.519179
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:385).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:2238.3M, EPOCH TIME: 1741094222.523304
[03/04 18:47:02    114s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.065, REAL:0.065, MEM:2238.3M, EPOCH TIME: 1741094222.523413
[03/04 18:47:02    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2238.3M, EPOCH TIME: 1741094222.532749
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:02    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:2238.3M, EPOCH TIME: 1741094222.549816
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.861  |  9.642  |  4.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.4M, EPOCH TIME: 1741094222.584362
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:02    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:2302.4M, EPOCH TIME: 1741094222.601411
[03/04 18:47:02    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:02    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:02    114s] Density: 1.275%
------------------------------------------------------------------

[03/04 18:47:02    114s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1862.8M, totSessionCpu=0:01:54 **
[03/04 18:47:02    114s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[03/04 18:47:02    114s] -routeWithEco false                       # bool, default=false
[03/04 18:47:02    114s] -routeSelectedNetOnly false               # bool, default=false
[03/04 18:47:02    114s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/04 18:47:02    114s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/04 18:47:02    114s] Existing Dirty Nets : 2
[03/04 18:47:02    114s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/04 18:47:02    114s] Reset Dirty Nets : 2
[03/04 18:47:02    114s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:54.4/0:13:56.7 (0.1), mem = 2244.9M
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] globalDetailRoute
[03/04 18:47:02    114s] 
[03/04 18:47:02    114s] #Start globalDetailRoute on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### Time Record (globalDetailRoute) is installed.
[03/04 18:47:02    114s] ### Time Record (Pre Callback) is installed.
[03/04 18:47:02    114s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 868 access done (mem: 2244.879M)
[03/04 18:47:02    114s] ### Time Record (Pre Callback) is uninstalled.
[03/04 18:47:02    114s] ### Time Record (DB Import) is installed.
[03/04 18:47:02    114s] ### Time Record (Timing Data Generation) is installed.
[03/04 18:47:02    114s] ### Time Record (Timing Data Generation) is uninstalled.
[03/04 18:47:02    114s] ### Net info: total nets: 441
[03/04 18:47:02    114s] ### Net info: dirty nets: 0
[03/04 18:47:02    114s] ### Net info: marked as disconnected nets: 0
[03/04 18:47:02    114s] #num needed restored net=0
[03/04 18:47:02    114s] #need_extraction net=0 (total=441)
[03/04 18:47:02    114s] ### Net info: fully routed nets: 409
[03/04 18:47:02    114s] ### Net info: trivial (< 2 pins) nets: 7
[03/04 18:47:02    114s] ### Net info: unrouted nets: 25
[03/04 18:47:02    114s] ### Net info: re-extraction nets: 0
[03/04 18:47:02    114s] ### Net info: ignored nets: 0
[03/04 18:47:02    114s] ### Net info: skip routing nets: 0
[03/04 18:47:02    114s] ### import design signature (39): route=727561702 fixed_route=1835281866 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1019054383 dirty_area=0 del_dirty_area=0 cell=820760725 placement=703524554 pin_access=1099874747 inst_pattern=1 via=1170551622 routing_via=1987056508
[03/04 18:47:02    114s] ### Time Record (DB Import) is uninstalled.
[03/04 18:47:02    114s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[03/04 18:47:02    114s] #RTESIG:78da95d33d4fc330100660667ec5c9ed10a4b6dcd9496c8fa07660a1a82aac95214e1a29
[03/04 18:47:02    114s] #       75a4d819f8f7043115a5f9f0683f7a7d779617cb8fdd0118a70da9b547ad4f04af072e50
[03/04 18:47:02    114s] #       a25c934e92474ea7eee8fd99dd2f96fbb7a354909bca5b883eebba5a41f6edcca5fc82cc
[03/04 18:47:02    114s] #       e6a6ad02781b42e98a873f2d10e770891a1831887c68badd15b4de36ff4d9c023b97c579
[03/04 18:47:02    114s] #       98e9389e733321896bdf9349241484a69d9a498998c7e51c9ec81412dc48fc5d10e5556d
[03/04 18:47:02    114s] #       427fd9294ee82d253d01291c475271604fdb97fd7637fc462435014154ba600bdbf41ba5
[03/04 18:47:02    114s] #       11980fc665a6c9ba3cebdacb2d49c05cedec888aafa6dc6338721a35847cdc74938887fb
[03/04 18:47:02    114s] #       e3a4c5680ec7f19ab9e8fececd79dffd00b36533d2
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Skip comparing routing design signature in db-snapshot flow
[03/04 18:47:02    114s] ### Time Record (Data Preparation) is installed.
[03/04 18:47:02    114s] #RTESIG:78da95d33d4fc330100660667ec5c9ed10a4b6dcd94e1c8fa07660a1a802d6ca10278d94
[03/04 18:47:02    114s] #       3a52e20cfc7b0c4c45693e3cda8f5edf9de5c5f27d7700c66943e9ba45ad8f04cf072e50
[03/04 18:47:02    114s] #       a15a938ee37b4ec770f4f6c86e17cbfdcbab4a2137556b21faa8eb6a05d99733e7f21332
[03/04 18:47:02    114s] #       9b9baef2d05aef4b57dcfd698138872bd4c08841d4fa26ecaea06b6df3dfc804d8a92c4e
[03/04 18:47:02    114s] #       c34c4b39e766421297be279348a4e09b6e6a26c5621e577378ac128871a3f067419457b5
[03/04 18:47:02    114s] #       f1fd652738a1b784f40494e238522907f6b07dda6f77c36f444a131044a5f3b6b04dbf49
[03/04 18:47:02    114s] #       35026bbd719969b290675d77be260998ab9d1d51f262ca7d468b18d86f9fc30d70e43416
[03/04 18:47:02    114s] #       c609f9b8092393c383e0a1aad11c8e72dc88f0c9aef675f30d1d424088
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### Time Record (Data Preparation) is uninstalled.
[03/04 18:47:02    114s] ### Time Record (Global Routing) is installed.
[03/04 18:47:02    114s] ### Time Record (Global Routing) is uninstalled.
[03/04 18:47:02    114s] #Total number of trivial nets (e.g. < 2 pins) = 31 (skipped).
[03/04 18:47:02    114s] #Total number of routable nets = 410.
[03/04 18:47:02    114s] #Total number of nets in the design = 441.
[03/04 18:47:02    114s] #2 routable nets do not have any wires.
[03/04 18:47:02    114s] #408 routable nets have routed wires.
[03/04 18:47:02    114s] #2 nets will be global routed.
[03/04 18:47:02    114s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/04 18:47:02    114s] ### Time Record (Data Preparation) is installed.
[03/04 18:47:02    114s] #Start routing data preparation on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] #Build and mark too close pins for the same net.
[03/04 18:47:02    114s] ### Time Record (Cell Pin Access) is installed.
[03/04 18:47:02    114s] #Initial pin access analysis.
[03/04 18:47:02    114s] #Detail pin access analysis.
[03/04 18:47:02    114s] ### Time Record (Cell Pin Access) is uninstalled.
[03/04 18:47:02    114s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[03/04 18:47:02    114s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/04 18:47:02    114s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/04 18:47:02    114s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[03/04 18:47:02    114s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[03/04 18:47:02    114s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=4(TOP_M)
[03/04 18:47:02    114s] #pin_access_rlayer=2(M2)
[03/04 18:47:02    114s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/04 18:47:02    114s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/04 18:47:02    114s] #Processed 1/0 dirty instance, 2/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.50 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #Regenerating Ggrids automatically.
[03/04 18:47:02    114s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[03/04 18:47:02    114s] #Using automatically generated G-grids.
[03/04 18:47:02    114s] #Done routing data preparation.
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1869.30 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] #Found 0 nets for post-route si or timing fixing.
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Finished routing data preparation on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Cpu time = 00:00:00
[03/04 18:47:02    114s] #Elapsed time = 00:00:00
[03/04 18:47:02    114s] #Increased memory = 6.45 (MB)
[03/04 18:47:02    114s] #Total memory = 1869.30 (MB)
[03/04 18:47:02    114s] #Peak memory = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### Time Record (Data Preparation) is uninstalled.
[03/04 18:47:02    114s] ### Time Record (Global Routing) is installed.
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Start global routing on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Start global routing initialization on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Number of eco nets is 1
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Start global routing data preparation on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### build_merged_routing_blockage_rect_list starts on Tue Mar  4 18:47:02 2025 with memory = 1869.30 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #Start routing resource analysis on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### init_is_bin_blocked starts on Tue Mar  4 18:47:02 2025 with memory = 1869.30 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar  4 18:47:02 2025 with memory = 1872.58 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### adjust_flow_cap starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### adjust_flow_per_partial_route_obs starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### set_via_blocked starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### copy_flow starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #Routing resource analysis is done on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### report_flow_cap starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #  Resource Analysis:
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/04 18:47:02    114s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/04 18:47:02    114s] #  --------------------------------------------------------------
[03/04 18:47:02    114s] #  M1             H        1439        2024       53361    45.12%
[03/04 18:47:02    114s] #  M2             V        1790        1674       53361    46.30%
[03/04 18:47:02    114s] #  M3             H        1714        1749       53361    47.45%
[03/04 18:47:02    114s] #  TOP_M          V         708        1023       53361    51.21%
[03/04 18:47:02    114s] #  --------------------------------------------------------------
[03/04 18:47:02    114s] #  Total                   5652      54.08%      213444    47.52%
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### analyze_m2_tracks starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### report_initial_resource starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### mark_pg_pins_accessibility starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### set_net_region starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Global routing data preparation is done on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### prepare_level starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init level 1 starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### Level 1 hgrid = 231 X 231
[03/04 18:47:02    114s] ### prepare_level_flow starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Global routing initialization is done on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #start global routing iteration 1...
[03/04 18:47:02    114s] ### init_flow_edge starts on Tue Mar  4 18:47:02 2025 with memory = 1872.84 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### routing at level 1 (topmost level) iter 0
[03/04 18:47:02    114s] ### measure_qor starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### measure_congestion starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #start global routing iteration 2...
[03/04 18:47:02    114s] ### routing at level 1 (topmost level) iter 1
[03/04 18:47:02    114s] ### measure_qor starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### measure_congestion starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### route_end starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Total number of trivial nets (e.g. < 2 pins) = 31 (skipped).
[03/04 18:47:02    114s] #Total number of routable nets = 410.
[03/04 18:47:02    114s] #Total number of nets in the design = 441.
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #410 routable nets have routed wires.
[03/04 18:47:02    114s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Routed nets constraints summary:
[03/04 18:47:02    114s] #-----------------------------
[03/04 18:47:02    114s] #        Rules   Unconstrained  
[03/04 18:47:02    114s] #-----------------------------
[03/04 18:47:02    114s] #      Default               2  
[03/04 18:47:02    114s] #-----------------------------
[03/04 18:47:02    114s] #        Total               2  
[03/04 18:47:02    114s] #-----------------------------
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Routing constraints summary of the whole design:
[03/04 18:47:02    114s] #---------------------------------------------------------
[03/04 18:47:02    114s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[03/04 18:47:02    114s] #---------------------------------------------------------
[03/04 18:47:02    114s] #      Default            6              6             404  
[03/04 18:47:02    114s] #---------------------------------------------------------
[03/04 18:47:02    114s] #        Total            6              6             404  
[03/04 18:47:02    114s] #---------------------------------------------------------
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### adjust_flow_per_partial_route_obs starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### cal_base_flow starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init_flow_edge starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### cal_flow starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### report_overcon starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #                 OverCon          
[03/04 18:47:02    114s] #                  #Gcell    %Gcell
[03/04 18:47:02    114s] #     Layer           (1)   OverCon  Flow/Cap
[03/04 18:47:02    114s] #  ----------------------------------------------
[03/04 18:47:02    114s] #  M1            0(0.00%)   (0.00%)     0.24  
[03/04 18:47:02    114s] #  M2            0(0.00%)   (0.00%)     0.05  
[03/04 18:47:02    114s] #  M3            0(0.00%)   (0.00%)     0.03  
[03/04 18:47:02    114s] #  TOP_M         0(0.00%)   (0.00%)     0.00  
[03/04 18:47:02    114s] #  ----------------------------------------------
[03/04 18:47:02    114s] #     Total      0(0.00%)   (0.00%)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/04 18:47:02    114s] #  Overflow after GR: 0.00% H + 0.00% V
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### cal_base_flow starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init_flow_edge starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### cal_flow starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### generate_cong_map_content starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### update starts on Tue Mar  4 18:47:02 2025 with memory = 1873.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #Complete Global Routing.
[03/04 18:47:02    114s] #Total wire length = 42968 um.
[03/04 18:47:02    114s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:02    114s] #Total wire length on LAYER M1 = 4177 um.
[03/04 18:47:02    114s] #Total wire length on LAYER M2 = 18457 um.
[03/04 18:47:02    114s] #Total wire length on LAYER M3 = 19987 um.
[03/04 18:47:02    114s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:47:02    114s] #Total number of vias = 2663
[03/04 18:47:02    114s] #Up-Via Summary (total 2663):
[03/04 18:47:02    114s] #           
[03/04 18:47:02    114s] #-----------------------
[03/04 18:47:02    114s] # M1               1612
[03/04 18:47:02    114s] # M2               1029
[03/04 18:47:02    114s] # M3                 22
[03/04 18:47:02    114s] #-----------------------
[03/04 18:47:02    114s] #                  2663 
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### report_overcon starts on Tue Mar  4 18:47:02 2025 with memory = 1874.05 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### report_overcon starts on Tue Mar  4 18:47:02 2025 with memory = 1874.05 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #Max overcon = 0 track.
[03/04 18:47:02    114s] #Total overcon = 0.00%.
[03/04 18:47:02    114s] #Worst layer Gcell overcon rate = 0.00%.
[03/04 18:47:02    114s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### global_route design signature (42): route=947319642 net_attr=2136856689
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Global routing statistics:
[03/04 18:47:02    114s] #Cpu time = 00:00:00
[03/04 18:47:02    114s] #Elapsed time = 00:00:00
[03/04 18:47:02    114s] #Increased memory = 4.75 (MB)
[03/04 18:47:02    114s] #Total memory = 1874.05 (MB)
[03/04 18:47:02    114s] #Peak memory = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Finished global routing on Tue Mar  4 18:47:02 2025
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### Time Record (Global Routing) is uninstalled.
[03/04 18:47:02    114s] ### Time Record (Data Preparation) is installed.
[03/04 18:47:02    114s] ### Time Record (Data Preparation) is uninstalled.
[03/04 18:47:02    114s] ### track-assign external-init starts on Tue Mar  4 18:47:02 2025 with memory = 1870.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### Time Record (Track Assignment) is installed.
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] ### Time Record (Track Assignment) is uninstalled.
[03/04 18:47:02    114s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### track-assign engine-init starts on Tue Mar  4 18:47:02 2025 with memory = 1870.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] ### Time Record (Track Assignment) is installed.
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### track-assign core-engine starts on Tue Mar  4 18:47:02 2025 with memory = 1870.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #Start Track Assignment.
[03/04 18:47:02    114s] #Done with 0 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
[03/04 18:47:02    114s] #Done with 0 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
[03/04 18:47:02    114s] #Complete Track Assignment.
[03/04 18:47:02    114s] #Total wire length = 42968 um.
[03/04 18:47:02    114s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:02    114s] #Total wire length on LAYER M1 = 4177 um.
[03/04 18:47:02    114s] #Total wire length on LAYER M2 = 18457 um.
[03/04 18:47:02    114s] #Total wire length on LAYER M3 = 19987 um.
[03/04 18:47:02    114s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:47:02    114s] #Total number of vias = 2663
[03/04 18:47:02    114s] #Up-Via Summary (total 2663):
[03/04 18:47:02    114s] #           
[03/04 18:47:02    114s] #-----------------------
[03/04 18:47:02    114s] # M1               1612
[03/04 18:47:02    114s] # M2               1029
[03/04 18:47:02    114s] # M3                 22
[03/04 18:47:02    114s] #-----------------------
[03/04 18:47:02    114s] #                  2663 
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] ### track_assign design signature (45): route=947319642
[03/04 18:47:02    114s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:02    114s] ### Time Record (Track Assignment) is uninstalled.
[03/04 18:47:02    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.80 (MB), peak = 1885.32 (MB)
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #number of short segments in preferred routing layers
[03/04 18:47:02    114s] #	
[03/04 18:47:02    114s] #	
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/04 18:47:02    114s] #Cpu time = 00:00:00
[03/04 18:47:02    114s] #Elapsed time = 00:00:00
[03/04 18:47:02    114s] #Increased memory = 7.95 (MB)
[03/04 18:47:02    114s] #Total memory = 1870.80 (MB)
[03/04 18:47:02    114s] #Peak memory = 1885.32 (MB)
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] ### Time Record (Detail Routing) is installed.
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:02    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:02    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:02    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:02    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:02    114s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:47:02    114s] #
[03/04 18:47:02    114s] #Start Detail Routing..
[03/04 18:47:02    114s] #start initial detail routing ...
[03/04 18:47:02    114s] ### Design has 0 dirty nets, 3 dirty-areas)
[03/04 18:47:03    114s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.07% required routing.
[03/04 18:47:03    114s] #   number of violations = 0
[03/04 18:47:03    114s] #1 out of 630 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/04 18:47:03    114s] #0.0% of the total area is being checked for drcs
[03/04 18:47:03    114s] #0.0% of the total area was checked
[03/04 18:47:03    114s] ### Gcell dirty-map stats: routing = 0.09%, dirty-area = 0.00%
[03/04 18:47:03    114s] #   number of violations = 0
[03/04 18:47:03    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.57 (MB), peak = 1885.32 (MB)
[03/04 18:47:03    114s] #Complete Detail Routing.
[03/04 18:47:03    114s] #Total wire length = 42967 um.
[03/04 18:47:03    114s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M1 = 4174 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M2 = 18458 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M3 = 19989 um.
[03/04 18:47:03    114s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:47:03    114s] #Total number of vias = 2662
[03/04 18:47:03    114s] #Up-Via Summary (total 2662):
[03/04 18:47:03    114s] #           
[03/04 18:47:03    114s] #-----------------------
[03/04 18:47:03    114s] # M1               1611
[03/04 18:47:03    114s] # M2               1029
[03/04 18:47:03    114s] # M3                 22
[03/04 18:47:03    114s] #-----------------------
[03/04 18:47:03    114s] #                  2662 
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Total number of DRC violations = 0
[03/04 18:47:03    114s] ### Time Record (Detail Routing) is uninstalled.
[03/04 18:47:03    114s] #Cpu time = 00:00:00
[03/04 18:47:03    114s] #Elapsed time = 00:00:00
[03/04 18:47:03    114s] #Increased memory = 1.77 (MB)
[03/04 18:47:03    114s] #Total memory = 1872.57 (MB)
[03/04 18:47:03    114s] #Peak memory = 1885.32 (MB)
[03/04 18:47:03    114s] ### Time Record (Antenna Fixing) is installed.
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #start routing for process antenna violation fix ...
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:47:03    114s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:47:03    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.09 (MB), peak = 1885.32 (MB)
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Total wire length = 42967 um.
[03/04 18:47:03    114s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M1 = 4174 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M2 = 18458 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M3 = 19989 um.
[03/04 18:47:03    114s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:47:03    114s] #Total number of vias = 2662
[03/04 18:47:03    114s] #Up-Via Summary (total 2662):
[03/04 18:47:03    114s] #           
[03/04 18:47:03    114s] #-----------------------
[03/04 18:47:03    114s] # M1               1611
[03/04 18:47:03    114s] # M2               1029
[03/04 18:47:03    114s] # M3                 22
[03/04 18:47:03    114s] #-----------------------
[03/04 18:47:03    114s] #                  2662 
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Total number of DRC violations = 0
[03/04 18:47:03    114s] #Total number of process antenna violations = 0
[03/04 18:47:03    114s] #Total number of net violated process antenna rule = 0
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:47:03    114s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Total wire length = 42967 um.
[03/04 18:47:03    114s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M1 = 4174 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M2 = 18458 um.
[03/04 18:47:03    114s] #Total wire length on LAYER M3 = 19989 um.
[03/04 18:47:03    114s] #Total wire length on LAYER TOP_M = 347 um.
[03/04 18:47:03    114s] #Total number of vias = 2662
[03/04 18:47:03    114s] #Up-Via Summary (total 2662):
[03/04 18:47:03    114s] #           
[03/04 18:47:03    114s] #-----------------------
[03/04 18:47:03    114s] # M1               1611
[03/04 18:47:03    114s] # M2               1029
[03/04 18:47:03    114s] # M3                 22
[03/04 18:47:03    114s] #-----------------------
[03/04 18:47:03    114s] #                  2662 
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Total number of DRC violations = 0
[03/04 18:47:03    114s] #Total number of process antenna violations = 0
[03/04 18:47:03    114s] #Total number of net violated process antenna rule = 0
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] ### Gcell dirty-map stats: routing = 0.09%, dirty-area = 0.00%
[03/04 18:47:03    114s] ### Time Record (Antenna Fixing) is uninstalled.
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] ### Time Record (Post Route Wire Spreading) is installed.
[03/04 18:47:03    114s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Start Post Route wire spreading..
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Start data preparation for wire spreading...
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Data preparation is done on Tue Mar  4 18:47:03 2025
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] ### track-assign engine-init starts on Tue Mar  4 18:47:03 2025 with memory = 1872.35 (MB), peak = 1885.32 (MB)
[03/04 18:47:03    114s] #Minimum voltage of a net in the design = 0.000.
[03/04 18:47:03    114s] #Maximum voltage of a net in the design = 1.620.
[03/04 18:47:03    114s] #Voltage range [0.000 - 1.620] has 437 nets.
[03/04 18:47:03    114s] #Voltage range [1.620 - 1.620] has 2 nets.
[03/04 18:47:03    114s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/04 18:47:03    114s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[03/04 18:47:03    114s] #
[03/04 18:47:03    114s] #Start Post Route Wire Spread.
[03/04 18:47:03    115s] #Done with 15 horizontal wires in 15 hboxes and 25 vertical wires in 15 hboxes.
[03/04 18:47:03    115s] #Complete Post Route Wire Spread.
[03/04 18:47:03    115s] #
[03/04 18:47:03    115s] #Total wire length = 42994 um.
[03/04 18:47:03    115s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:03    115s] #Total wire length on LAYER M1 = 4175 um.
[03/04 18:47:03    115s] #Total wire length on LAYER M2 = 18473 um.
[03/04 18:47:03    115s] #Total wire length on LAYER M3 = 19994 um.
[03/04 18:47:03    115s] #Total wire length on LAYER TOP_M = 351 um.
[03/04 18:47:03    115s] #Total number of vias = 2662
[03/04 18:47:03    115s] #Up-Via Summary (total 2662):
[03/04 18:47:03    115s] #           
[03/04 18:47:03    115s] #-----------------------
[03/04 18:47:03    115s] # M1               1611
[03/04 18:47:03    115s] # M2               1029
[03/04 18:47:03    115s] # M3                 22
[03/04 18:47:03    115s] #-----------------------
[03/04 18:47:03    115s] #                  2662 
[03/04 18:47:03    115s] #
[03/04 18:47:03    115s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[03/04 18:47:03    115s] #   number of violations = 0
[03/04 18:47:03    115s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.09 (MB), peak = 1885.32 (MB)
[03/04 18:47:03    115s] #CELL_VIEW fifo_top,init has no DRC violation.
[03/04 18:47:03    115s] #Total number of DRC violations = 0
[03/04 18:47:03    115s] #Total number of process antenna violations = 0
[03/04 18:47:03    115s] #Total number of net violated process antenna rule = 0
[03/04 18:47:03    115s] #Post Route wire spread is done.
[03/04 18:47:03    115s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/04 18:47:03    115s] #Total wire length = 42994 um.
[03/04 18:47:03    115s] #Total half perimeter of net bounding box = 36481 um.
[03/04 18:47:03    115s] #Total wire length on LAYER M1 = 4175 um.
[03/04 18:47:03    115s] #Total wire length on LAYER M2 = 18473 um.
[03/04 18:47:03    115s] #Total wire length on LAYER M3 = 19994 um.
[03/04 18:47:03    115s] #Total wire length on LAYER TOP_M = 351 um.
[03/04 18:47:03    115s] #Total number of vias = 2662
[03/04 18:47:03    115s] #Up-Via Summary (total 2662):
[03/04 18:47:03    115s] #           
[03/04 18:47:03    115s] #-----------------------
[03/04 18:47:03    115s] # M1               1611
[03/04 18:47:03    115s] # M2               1029
[03/04 18:47:03    115s] # M3                 22
[03/04 18:47:03    115s] #-----------------------
[03/04 18:47:03    115s] #                  2662 
[03/04 18:47:03    115s] #
[03/04 18:47:03    115s] #detailRoute Statistics:
[03/04 18:47:03    115s] #Cpu time = 00:00:00
[03/04 18:47:03    115s] #Elapsed time = 00:00:00
[03/04 18:47:03    115s] #Increased memory = 1.30 (MB)
[03/04 18:47:03    115s] #Total memory = 1872.09 (MB)
[03/04 18:47:03    115s] #Peak memory = 1885.32 (MB)
[03/04 18:47:03    115s] #Skip updating routing design signature in db-snapshot flow
[03/04 18:47:03    115s] ### global_detail_route design signature (58): route=566797815 flt_obj=0 vio=1905142130 shield_wire=1
[03/04 18:47:03    115s] ### Time Record (DB Export) is installed.
[03/04 18:47:03    115s] ### export design design signature (59): route=566797815 fixed_route=1835281866 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1884837711 dirty_area=0 del_dirty_area=0 cell=820760725 placement=703524554 pin_access=1099874747 inst_pattern=1 via=1170551622 routing_via=1987056508
[03/04 18:47:03    115s] ### Time Record (DB Export) is uninstalled.
[03/04 18:47:03    115s] ### Time Record (Post Callback) is installed.
[03/04 18:47:03    115s] ### Time Record (Post Callback) is uninstalled.
[03/04 18:47:03    115s] #
[03/04 18:47:03    115s] #globalDetailRoute statistics:
[03/04 18:47:03    115s] #Cpu time = 00:00:01
[03/04 18:47:03    115s] #Elapsed time = 00:00:01
[03/04 18:47:03    115s] #Increased memory = -40.14 (MB)
[03/04 18:47:03    115s] #Total memory = 1822.70 (MB)
[03/04 18:47:03    115s] #Peak memory = 1885.32 (MB)
[03/04 18:47:03    115s] #Number of warnings = 4
[03/04 18:47:03    115s] #Total number of warnings = 14
[03/04 18:47:03    115s] #Number of fails = 0
[03/04 18:47:03    115s] #Total number of fails = 0
[03/04 18:47:03    115s] #Complete globalDetailRoute on Tue Mar  4 18:47:03 2025
[03/04 18:47:03    115s] #
[03/04 18:47:03    115s] ### Time Record (globalDetailRoute) is uninstalled.
[03/04 18:47:03    115s] ### 
[03/04 18:47:03    115s] ###   Scalability Statistics
[03/04 18:47:03    115s] ### 
[03/04 18:47:03    115s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:47:03    115s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/04 18:47:03    115s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:47:03    115s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[03/04 18:47:03    115s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[03/04 18:47:03    115s] ### --------------------------------+----------------+----------------+----------------+
[03/04 18:47:03    115s] ### 
[03/04 18:47:03    115s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:55.1/0:13:57.4 (0.1), mem = 2189.4M
[03/04 18:47:03    115s] 
[03/04 18:47:03    115s] =============================================================================================
[03/04 18:47:03    115s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.18-s099_1
[03/04 18:47:03    115s] =============================================================================================
[03/04 18:47:03    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:47:03    115s] ---------------------------------------------------------------------------------------------
[03/04 18:47:03    115s] [ GlobalRoute            ]      1   0:00:00.2  (  21.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/04 18:47:03    115s] [ DetailRoute            ]      1   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/04 18:47:03    115s] [ MISC                   ]          0:00:00.5  (  62.8 % )     0:00:00.5 /  0:00:00.4    1.0
[03/04 18:47:03    115s] ---------------------------------------------------------------------------------------------
[03/04 18:47:03    115s]  EcoRoute #1 TOTAL                  0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/04 18:47:03    115s] ---------------------------------------------------------------------------------------------
[03/04 18:47:03    115s] 
[03/04 18:47:03    115s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1822.8M, totSessionCpu=0:01:55 **
[03/04 18:47:03    115s] New Signature Flow (restoreNanoRouteOptions) ....
[03/04 18:47:03    115s] OPTC: user 20.0
[03/04 18:47:03    115s] **INFO: flowCheckPoint #4 PostEcoSummary
[03/04 18:47:03    115s] Extraction called for design 'fifo_top' of instances=630 and nets=441 using extraction engine 'postRoute' at effort level 'low' .
[03/04 18:47:03    115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:47:03    115s] Type 'man IMPEXT-3530' for more detail.
[03/04 18:47:03    115s] PostRoute (effortLevel low) RC Extraction called for design fifo_top.
[03/04 18:47:03    115s] RC Extraction called in multi-corner(2) mode.
[03/04 18:47:03    115s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:47:03    115s] Type 'man IMPEXT-6166' for more detail.
[03/04 18:47:03    115s] Process corner(s) are loaded.
[03/04 18:47:03    115s]  Corner: rc_worst
[03/04 18:47:03    115s]  Corner: rc_best
[03/04 18:47:03    115s] extractDetailRC Option : -outfile /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d -maxResLength 200  -basic
[03/04 18:47:03    115s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/04 18:47:03    115s]       RC Corner Indexes            0       1   
[03/04 18:47:03    115s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 18:47:03    115s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/04 18:47:03    115s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 18:47:03    115s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 18:47:03    115s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 18:47:03    115s] Shrink Factor                : 1.00000
[03/04 18:47:03    115s] 
[03/04 18:47:03    115s] Trim Metal Layers:
[03/04 18:47:03    115s] LayerId::1 widthSet size::4
[03/04 18:47:03    115s] LayerId::2 widthSet size::4
[03/04 18:47:03    115s] LayerId::3 widthSet size::4
[03/04 18:47:03    115s] LayerId::4 widthSet size::3
[03/04 18:47:03    115s] eee: pegSigSF::1.070000
[03/04 18:47:03    115s] Initializing multi-corner resistance tables ...
[03/04 18:47:03    115s] eee: l::1 avDens::0.103181 usedTrk::5685.051173 availTrk::55098.048329 sigTrk::5685.051173
[03/04 18:47:03    115s] eee: l::2 avDens::0.028046 usedTrk::339.767055 availTrk::12114.576411 sigTrk::339.767055
[03/04 18:47:03    115s] eee: l::3 avDens::0.017017 usedTrk::481.501251 availTrk::28295.959985 sigTrk::481.501251
[03/04 18:47:03    115s] eee: l::4 avDens::0.029770 usedTrk::823.338750 availTrk::27657.007867 sigTrk::823.338750
[03/04 18:47:03    115s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.238043 uaWl=1.000000 uaWlH=0.467428 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:47:03    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2189.4M)
[03/04 18:47:03    115s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for storing RC.
[03/04 18:47:03    115s] Extracted 10.0384% (CPU Time= 0:00:00.0  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 20.0341% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 30.0298% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 40.0256% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 50.0426% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 60.0384% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 70.0341% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 80.0298% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 90.0256% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2245.4M)
[03/04 18:47:03    115s] Number of Extracted Resistors     : 7725
[03/04 18:47:03    115s] Number of Extracted Ground Cap.   : 7909
[03/04 18:47:03    115s] Number of Extracted Coupling Cap. : 13780
[03/04 18:47:03    115s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2221.410M)
[03/04 18:47:03    115s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/04 18:47:03    115s]  Corner: rc_worst
[03/04 18:47:03    115s]  Corner: rc_best
[03/04 18:47:03    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2221.4M)
[03/04 18:47:03    115s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb_Filter.rcdb.d' for storing RC.
[03/04 18:47:03    115s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 434 access done (mem: 2225.410M)
[03/04 18:47:03    115s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2225.410M)
[03/04 18:47:03    115s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2225.410M)
[03/04 18:47:03    115s] processing rcdb (/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d) for hinst (top) of cell (fifo_top);
[03/04 18:47:04    115s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 0 access done (mem: 2225.410M)
[03/04 18:47:04    115s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2225.410M)
[03/04 18:47:04    115s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2225.410M)
[03/04 18:47:04    115s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1824.6M, totSessionCpu=0:01:56 **
[03/04 18:47:04    115s] Starting delay calculation for Setup views
[03/04 18:47:04    115s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:47:04    115s] AAE_INFO: resetNetProps viewIdx 0 
[03/04 18:47:04    115s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:47:04    115s] #################################################################################
[03/04 18:47:04    115s] # Design Stage: PostRoute
[03/04 18:47:04    115s] # Design Name: fifo_top
[03/04 18:47:04    115s] # Design Mode: 90nm
[03/04 18:47:04    115s] # Analysis Mode: MMMC OCV 
[03/04 18:47:04    115s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:47:04    115s] # Signoff Settings: SI On 
[03/04 18:47:04    115s] #################################################################################
[03/04 18:47:04    115s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:47:04    115s] Setting infinite Tws ...
[03/04 18:47:04    115s] First Iteration Infinite Tw... 
[03/04 18:47:04    115s] Calculate early delays in OCV mode...
[03/04 18:47:04    115s] Calculate late delays in OCV mode...
[03/04 18:47:04    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 2213.0M, InitMEM = 2213.0M)
[03/04 18:47:04    115s] Start delay calculation (fullDC) (1 T). (MEM=2213.04)
[03/04 18:47:04    115s] 
[03/04 18:47:04    115s] Trim Metal Layers:
[03/04 18:47:04    115s] LayerId::1 widthSet size::4
[03/04 18:47:04    115s] LayerId::2 widthSet size::4
[03/04 18:47:04    115s] LayerId::3 widthSet size::4
[03/04 18:47:04    115s] LayerId::4 widthSet size::3
[03/04 18:47:04    115s] eee: pegSigSF::1.070000
[03/04 18:47:04    115s] Initializing multi-corner resistance tables ...
[03/04 18:47:04    115s] eee: l::1 avDens::0.103181 usedTrk::5685.051173 availTrk::55098.048329 sigTrk::5685.051173
[03/04 18:47:04    115s] eee: l::2 avDens::0.028046 usedTrk::339.767055 availTrk::12114.576411 sigTrk::339.767055
[03/04 18:47:04    115s] eee: l::3 avDens::0.017017 usedTrk::481.501251 availTrk::28295.959985 sigTrk::481.501251
[03/04 18:47:04    115s] eee: l::4 avDens::0.029770 usedTrk::823.338750 availTrk::27657.007867 sigTrk::823.338750
[03/04 18:47:04    115s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.238043 uaWl=1.000000 uaWlH=0.467428 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:47:04    115s] End AAE Lib Interpolated Model. (MEM=2213.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:04    115s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2213.043M)
[03/04 18:47:04    115s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2213.0M)
[03/04 18:47:04    115s] Total number of fetched objects 435
[03/04 18:47:04    115s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:47:04    116s] Total number of fetched objects 435
[03/04 18:47:04    116s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:47:04    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:04    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:04    116s] End delay calculation. (MEM=2228.74 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:47:04    116s] End delay calculation (fullDC). (MEM=2228.74 CPU=0:00:00.3 REAL=0:00:00.0)
[03/04 18:47:04    116s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2228.7M) ***
[03/04 18:47:04    116s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2252.7M)
[03/04 18:47:04    116s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:47:04    116s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2252.7M)
[03/04 18:47:04    116s] Starting SI iteration 2
[03/04 18:47:04    116s] Calculate early delays in OCV mode...
[03/04 18:47:04    116s] Calculate late delays in OCV mode...
[03/04 18:47:04    116s] Start delay calculation (fullDC) (1 T). (MEM=2191.86)
[03/04 18:47:04    116s] End AAE Lib Interpolated Model. (MEM=2191.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:04    116s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[03/04 18:47:04    116s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 0. 
[03/04 18:47:04    116s] Total number of fetched objects 435
[03/04 18:47:04    116s] AAE_INFO-618: Total number of nets in the design is 441,  0.7 percent of the nets selected for SI analysis
[03/04 18:47:04    116s] Total number of fetched objects 435
[03/04 18:47:04    116s] AAE_INFO-618: Total number of nets in the design is 441,  0.7 percent of the nets selected for SI analysis
[03/04 18:47:04    116s] End delay calculation. (MEM=2242.08 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:47:04    116s] End delay calculation (fullDC). (MEM=2242.08 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:47:04    116s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2242.1M) ***
[03/04 18:47:04    116s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:56 mem=2266.1M)
[03/04 18:47:04    116s] End AAE Lib Interpolated Model. (MEM=2266.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:04    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2266.1M, EPOCH TIME: 1741094224.993184
[03/04 18:47:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:05    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:2266.1M, EPOCH TIME: 1741094225.010023
[03/04 18:47:05    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:05    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.860  |  9.642  |  4.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.2M, EPOCH TIME: 1741094225.054249
[03/04 18:47:05    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:05    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:2301.2M, EPOCH TIME: 1741094225.071354
[03/04 18:47:05    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:05    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] Density: 1.275%
------------------------------------------------------------------

[03/04 18:47:05    116s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1872.3M, totSessionCpu=0:01:56 **
[03/04 18:47:05    116s] Executing marking Critical Nets1
[03/04 18:47:05    116s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[03/04 18:47:05    116s] **INFO: flowCheckPoint #5 OptimizationRecovery
[03/04 18:47:05    116s] Running postRoute recovery in postEcoRoute mode
[03/04 18:47:05    116s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1872.3M, totSessionCpu=0:01:56 **
[03/04 18:47:05    116s]   Timing/DRV Snapshot: (TGT)
[03/04 18:47:05    116s]      Weighted WNS: 0.000
[03/04 18:47:05    116s]       All  PG WNS: 0.000
[03/04 18:47:05    116s]       High PG WNS: 0.000
[03/04 18:47:05    116s]       All  PG TNS: 0.000
[03/04 18:47:05    116s]       High PG TNS: 0.000
[03/04 18:47:05    116s]       Low  PG TNS: 0.000
[03/04 18:47:05    116s]          Tran DRV: 0 (0)
[03/04 18:47:05    116s]           Cap DRV: 0 (0)
[03/04 18:47:05    116s]        Fanout DRV: 0 (0)
[03/04 18:47:05    116s]            Glitch: 0 (0)
[03/04 18:47:05    116s]    Category Slack: { [L, 4.860] [H, 9.642] }
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] Checking setup slack degradation ...
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] Recovery Manager:
[03/04 18:47:05    116s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[03/04 18:47:05    116s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[03/04 18:47:05    116s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/04 18:47:05    116s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] Checking DRV degradation...
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] Recovery Manager:
[03/04 18:47:05    116s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/04 18:47:05    116s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/04 18:47:05    116s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/04 18:47:05    116s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/04 18:47:05    116s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2238.39M, totSessionCpu=0:01:56).
[03/04 18:47:05    116s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1872.3M, totSessionCpu=0:01:56 **
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] Latch borrow mode reset to max_borrow
[03/04 18:47:05    116s] **INFO: flowCheckPoint #6 FinalSummary
[03/04 18:47:05    116s] OPTC: user 20.0
[03/04 18:47:05    116s] Reported timing to dir ./timingReports
[03/04 18:47:05    116s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1870.8M, totSessionCpu=0:01:57 **
[03/04 18:47:05    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2214.4M, EPOCH TIME: 1741094225.210888
[03/04 18:47:05    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:05    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:2214.4M, EPOCH TIME: 1741094225.228094
[03/04 18:47:05    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:05    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:05    116s] Saving timing graph ...
[03/04 18:47:05    116s] TG backup dir: /run/media/user1/c2s/S5_training_batch2/VINAYAK/09_Routing/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/opt_timing_graph_4nWGdr
[03/04 18:47:05    116s] Disk Usage:
[03/04 18:47:05    116s] Filesystem      1K-blocks      Used Available Use% Mounted on
[03/04 18:47:05    116s] /dev/sdb       1922660932 961491176 863477644  53% /run/media/user1/c2s
[03/04 18:47:05    116s] Done save timing graph
[03/04 18:47:05    116s] Disk Usage:
[03/04 18:47:05    116s] Filesystem      1K-blocks      Used Available Use% Mounted on
[03/04 18:47:05    116s] /dev/sdb       1922660932 961493648 863475172  53% /run/media/user1/c2s
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] TimeStamp Deleting Cell Server Begin ...
[03/04 18:47:05    116s] 
[03/04 18:47:05    116s] TimeStamp Deleting Cell Server End ...
[03/04 18:47:05    116s] Starting delay calculation for Hold views
[03/04 18:47:05    117s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:47:05    117s] AAE_INFO: resetNetProps viewIdx 1 
[03/04 18:47:05    117s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:47:05    117s] #################################################################################
[03/04 18:47:05    117s] # Design Stage: PostRoute
[03/04 18:47:05    117s] # Design Name: fifo_top
[03/04 18:47:05    117s] # Design Mode: 90nm
[03/04 18:47:05    117s] # Analysis Mode: MMMC OCV 
[03/04 18:47:05    117s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:47:05    117s] # Signoff Settings: SI On 
[03/04 18:47:05    117s] #################################################################################
[03/04 18:47:05    117s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:47:05    117s] Setting infinite Tws ...
[03/04 18:47:05    117s] First Iteration Infinite Tw... 
[03/04 18:47:05    117s] Calculate late delays in OCV mode...
[03/04 18:47:05    117s] Calculate early delays in OCV mode...
[03/04 18:47:05    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 2236.8M, InitMEM = 2236.8M)
[03/04 18:47:05    117s] Start delay calculation (fullDC) (1 T). (MEM=2236.8)
[03/04 18:47:05    117s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[03/04 18:47:05    117s] End AAE Lib Interpolated Model. (MEM=2236.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:05    117s] Total number of fetched objects 435
[03/04 18:47:05    117s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:47:05    117s] Total number of fetched objects 435
[03/04 18:47:05    117s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:47:05    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:05    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:05    117s] End delay calculation. (MEM=2239.88 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:47:05    117s] End delay calculation (fullDC). (MEM=2239.88 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:47:05    117s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2239.9M) ***
[03/04 18:47:06    117s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2263.9M)
[03/04 18:47:06    117s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:47:06    117s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2263.9M)
[03/04 18:47:06    117s] Starting SI iteration 2
[03/04 18:47:06    117s] Calculate late delays in OCV mode...
[03/04 18:47:06    117s] Calculate early delays in OCV mode...
[03/04 18:47:06    117s] Start delay calculation (fullDC) (1 T). (MEM=2199)
[03/04 18:47:06    117s] End AAE Lib Interpolated Model. (MEM=2199 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:06    117s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[03/04 18:47:06    117s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[03/04 18:47:06    117s] Total number of fetched objects 435
[03/04 18:47:06    117s] AAE_INFO-618: Total number of nets in the design is 441,  5.7 percent of the nets selected for SI analysis
[03/04 18:47:06    117s] Total number of fetched objects 435
[03/04 18:47:06    117s] AAE_INFO-618: Total number of nets in the design is 441,  0.0 percent of the nets selected for SI analysis
[03/04 18:47:06    117s] End delay calculation. (MEM=2244.7 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:47:06    117s] End delay calculation (fullDC). (MEM=2244.7 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:47:06    117s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2244.7M) ***
[03/04 18:47:06    117s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:58 mem=2268.7M)
[03/04 18:47:06    117s] Restoring timing graph ...
[03/04 18:47:06    118s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/04 18:47:06    118s] Done restore timing graph
[03/04 18:47:08    118s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst 
Hold views included:
 best

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.860  |  9.642  |  4.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 18:47:08    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2281.9M, EPOCH TIME: 1741094228.636612
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] 
[03/04 18:47:08    118s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:08    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:2281.9M, EPOCH TIME: 1741094228.655133
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] Density: 1.275%
------------------------------------------------------------------

[03/04 18:47:08    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2281.9M, EPOCH TIME: 1741094228.663930
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] 
[03/04 18:47:08    118s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:08    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2281.9M, EPOCH TIME: 1741094228.681560
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2281.9M, EPOCH TIME: 1741094228.690756
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] 
[03/04 18:47:08    118s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:08    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2281.9M, EPOCH TIME: 1741094228.708536
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] *** Final Summary (holdfix) CPU=0:00:02.0, REAL=0:00:03.0, MEM=2281.9M
[03/04 18:47:08    118s] **optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 1918.4M, totSessionCpu=0:01:59 **
[03/04 18:47:08    118s]  ReSet Options after AAE Based Opt flow 
[03/04 18:47:08    118s] *** Finished optDesign ***
[03/04 18:47:08    118s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2281.9M)
[03/04 18:47:08    118s] Info: Destroy the CCOpt slew target map.
[03/04 18:47:08    118s] clean pInstBBox. size 0
[03/04 18:47:08    118s] All LLGs are deleted
[03/04 18:47:08    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:08    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2257.9M, EPOCH TIME: 1741094228.794303
[03/04 18:47:08    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2257.9M, EPOCH TIME: 1741094228.794390
[03/04 18:47:08    118s] Info: pop threads available for lower-level modules during optimization.
[03/04 18:47:08    118s] *** optDesign #1 [finish] : cpu/real = 0:00:12.0/0:00:14.3 (0.8), totSession cpu/real = 0:01:58.7/0:14:02.9 (0.1), mem = 2257.9M
[03/04 18:47:08    118s] 
[03/04 18:47:08    118s] =============================================================================================
[03/04 18:47:08    118s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[03/04 18:47:08    118s] =============================================================================================
[03/04 18:47:08    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:47:08    118s] ---------------------------------------------------------------------------------------------
[03/04 18:47:08    118s] [ InitOpt                ]      1   0:00:01.2  (   8.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 18:47:08    118s] [ HoldOpt                ]      1   0:00:00.5  (   3.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/04 18:47:08    118s] [ ViewPruning            ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:08    118s] [ BuildHoldData          ]      1   0:00:02.4  (  17.1 % )     0:00:04.0 /  0:00:04.0    1.0
[03/04 18:47:08    118s] [ OptSummaryReport       ]      6   0:00:01.0  (   6.8 % )     0:00:03.8 /  0:00:02.3    0.6
[03/04 18:47:08    118s] [ DrvReport              ]      8   0:00:01.6  (  11.0 % )     0:00:01.6 /  0:00:00.1    0.1
[03/04 18:47:08    118s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:08    118s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/04 18:47:08    118s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   7.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/04 18:47:08    118s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/04 18:47:08    118s] [ RefinePlace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[03/04 18:47:08    118s] [ EcoRoute               ]      1   0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/04 18:47:08    118s] [ ExtractRC              ]      2   0:00:01.8  (  12.6 % )     0:00:01.8 /  0:00:01.0    0.6
[03/04 18:47:08    118s] [ TimingUpdate           ]     18   0:00:01.8  (  12.8 % )     0:00:03.0 /  0:00:03.0    1.0
[03/04 18:47:08    118s] [ FullDelayCalc          ]      9   0:00:01.2  (   8.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 18:47:08    118s] [ TimingReport           ]      8   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 18:47:08    118s] [ GenerateReports        ]      2   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/04 18:47:08    118s] [ MISC                   ]          0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 18:47:08    118s] ---------------------------------------------------------------------------------------------
[03/04 18:47:08    118s]  optDesign #1 TOTAL                 0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:12.0    0.8
[03/04 18:47:08    118s] ---------------------------------------------------------------------------------------------
[03/04 18:47:08    118s] 
[03/04 18:47:31    120s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/04 18:47:31    120s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -prefix fifo_top_postRoute -outDir timingReports
[03/04 18:47:31    120s] *** timeDesign #4 [begin] : totSession cpu/real = 0:02:00.6/0:14:26.0 (0.1), mem = 2257.9M
[03/04 18:47:31    120s]  Reset EOS DB
[03/04 18:47:31    120s] Ignoring AAE DB Resetting ...
[03/04 18:47:31    120s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 868 access done (mem: 2257.871M)
[03/04 18:47:31    120s] Extraction called for design 'fifo_top' of instances=630 and nets=441 using extraction engine 'postRoute' at effort level 'low' .
[03/04 18:47:31    120s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/04 18:47:31    120s] Type 'man IMPEXT-3530' for more detail.
[03/04 18:47:31    120s] PostRoute (effortLevel low) RC Extraction called for design fifo_top.
[03/04 18:47:31    120s] RC Extraction called in multi-corner(2) mode.
[03/04 18:47:31    120s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/04 18:47:31    120s] Type 'man IMPEXT-6166' for more detail.
[03/04 18:47:31    120s] Process corner(s) are loaded.
[03/04 18:47:31    120s]  Corner: rc_worst
[03/04 18:47:31    120s]  Corner: rc_best
[03/04 18:47:31    120s] extractDetailRC Option : -outfile /tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d -maxResLength 200  -basic
[03/04 18:47:31    120s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/04 18:47:31    120s]       RC Corner Indexes            0       1   
[03/04 18:47:31    120s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/04 18:47:31    120s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/04 18:47:31    120s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/04 18:47:31    120s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/04 18:47:31    120s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/04 18:47:31    120s] Shrink Factor                : 1.00000
[03/04 18:47:31    120s] 
[03/04 18:47:31    120s] Trim Metal Layers:
[03/04 18:47:31    120s] LayerId::1 widthSet size::4
[03/04 18:47:31    120s] LayerId::2 widthSet size::4
[03/04 18:47:31    120s] LayerId::3 widthSet size::4
[03/04 18:47:31    120s] LayerId::4 widthSet size::3
[03/04 18:47:31    120s] eee: pegSigSF::1.070000
[03/04 18:47:31    120s] Initializing multi-corner resistance tables ...
[03/04 18:47:32    120s] eee: l::1 avDens::0.103181 usedTrk::5685.051173 availTrk::55098.048329 sigTrk::5685.051173
[03/04 18:47:32    120s] eee: l::2 avDens::0.028046 usedTrk::339.767055 availTrk::12114.576411 sigTrk::339.767055
[03/04 18:47:32    120s] eee: l::3 avDens::0.017017 usedTrk::481.501251 availTrk::28295.959985 sigTrk::481.501251
[03/04 18:47:32    120s] eee: l::4 avDens::0.029770 usedTrk::823.338750 availTrk::27657.007867 sigTrk::823.338750
[03/04 18:47:32    120s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.238043 uaWl=1.000000 uaWlH=0.467428 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:47:32    120s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2257.9M)
[03/04 18:47:32    120s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for storing RC.
[03/04 18:47:32    120s] Extracted 10.0384% (CPU Time= 0:00:00.0  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 20.0341% (CPU Time= 0:00:00.0  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 30.0298% (CPU Time= 0:00:00.0  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 40.0256% (CPU Time= 0:00:00.0  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 50.0426% (CPU Time= 0:00:00.0  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 60.0384% (CPU Time= 0:00:00.1  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 70.0341% (CPU Time= 0:00:00.1  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 80.0298% (CPU Time= 0:00:00.1  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 90.0256% (CPU Time= 0:00:00.1  MEM= 2305.9M)
[03/04 18:47:32    120s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2305.9M)
[03/04 18:47:32    120s] Number of Extracted Resistors     : 7725
[03/04 18:47:32    120s] Number of Extracted Ground Cap.   : 7909
[03/04 18:47:32    120s] Number of Extracted Coupling Cap. : 13780
[03/04 18:47:32    120s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2273.871M)
[03/04 18:47:32    120s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/04 18:47:32    120s]  Corner: rc_worst
[03/04 18:47:32    120s]  Corner: rc_best
[03/04 18:47:32    120s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2273.9M)
[03/04 18:47:32    120s] Creating parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb_Filter.rcdb.d' for storing RC.
[03/04 18:47:32    120s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 434 access done (mem: 2273.871M)
[03/04 18:47:32    120s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2273.871M)
[03/04 18:47:32    120s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2273.871M)
[03/04 18:47:32    120s] processing rcdb (/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d) for hinst (top) of cell (fifo_top);
[03/04 18:47:32    121s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 0 access done (mem: 2273.871M)
[03/04 18:47:32    121s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2273.871M)
[03/04 18:47:32    121s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2273.871M)
[03/04 18:47:32    121s] Effort level <high> specified for reg2reg path_group
[03/04 18:47:33    121s] All LLGs are deleted
[03/04 18:47:33    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:33    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:33    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2219.2M, EPOCH TIME: 1741094253.010372
[03/04 18:47:33    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2219.2M, EPOCH TIME: 1741094253.010664
[03/04 18:47:33    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.2M, EPOCH TIME: 1741094253.010836
[03/04 18:47:33    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:33    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:33    121s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2219.2M, EPOCH TIME: 1741094253.011031
[03/04 18:47:33    121s] Max number of tech site patterns supported in site array is 256.
[03/04 18:47:33    121s] Core basic site is CoreSite
[03/04 18:47:33    121s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2219.2M, EPOCH TIME: 1741094253.023625
[03/04 18:47:33    121s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:47:33    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:47:33    121s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2219.2M, EPOCH TIME: 1741094253.024150
[03/04 18:47:33    121s] Fast DP-INIT is on for default
[03/04 18:47:33    121s] Atter site array init, number of instance map data is 0.
[03/04 18:47:33    121s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2219.2M, EPOCH TIME: 1741094253.029355
[03/04 18:47:33    121s] 
[03/04 18:47:33    121s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:33    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2219.2M, EPOCH TIME: 1741094253.032042
[03/04 18:47:33    121s] All LLGs are deleted
[03/04 18:47:33    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:33    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:33    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2219.2M, EPOCH TIME: 1741094253.037651
[03/04 18:47:33    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2219.2M, EPOCH TIME: 1741094253.037837
[03/04 18:47:33    121s] OPTC: user 20.0
[03/04 18:47:33    121s] Starting delay calculation for Hold views
[03/04 18:47:33    121s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:47:33    121s] AAE_INFO: resetNetProps viewIdx 1 
[03/04 18:47:33    121s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:47:33    121s] #################################################################################
[03/04 18:47:33    121s] # Design Stage: PostRoute
[03/04 18:47:33    121s] # Design Name: fifo_top
[03/04 18:47:33    121s] # Design Mode: 90nm
[03/04 18:47:33    121s] # Analysis Mode: MMMC OCV 
[03/04 18:47:33    121s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:47:33    121s] # Signoff Settings: SI On 
[03/04 18:47:33    121s] #################################################################################
[03/04 18:47:33    121s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:47:33    121s] Setting infinite Tws ...
[03/04 18:47:33    121s] First Iteration Infinite Tw... 
[03/04 18:47:33    121s] Calculate late delays in OCV mode...
[03/04 18:47:33    121s] Calculate early delays in OCV mode...
[03/04 18:47:33    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 2228.8M, InitMEM = 2228.8M)
[03/04 18:47:33    121s] Start delay calculation (fullDC) (1 T). (MEM=2228.78)
[03/04 18:47:33    121s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[03/04 18:47:33    121s] 
[03/04 18:47:33    121s] Trim Metal Layers:
[03/04 18:47:33    121s] LayerId::1 widthSet size::4
[03/04 18:47:33    121s] LayerId::2 widthSet size::4
[03/04 18:47:33    121s] LayerId::3 widthSet size::4
[03/04 18:47:33    121s] LayerId::4 widthSet size::3
[03/04 18:47:33    121s] eee: pegSigSF::1.070000
[03/04 18:47:33    121s] Initializing multi-corner resistance tables ...
[03/04 18:47:33    121s] eee: l::1 avDens::0.103181 usedTrk::5685.051173 availTrk::55098.048329 sigTrk::5685.051173
[03/04 18:47:33    121s] eee: l::2 avDens::0.028046 usedTrk::339.767055 availTrk::12114.576411 sigTrk::339.767055
[03/04 18:47:33    121s] eee: l::3 avDens::0.017017 usedTrk::481.501251 availTrk::28295.959985 sigTrk::481.501251
[03/04 18:47:33    121s] eee: l::4 avDens::0.029770 usedTrk::823.338750 availTrk::27657.007867 sigTrk::823.338750
[03/04 18:47:33    121s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.238043 uaWl=1.000000 uaWlH=0.467428 aWlH=0.000000 lMod=0 pMax=0.887200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/04 18:47:33    121s] End AAE Lib Interpolated Model. (MEM=2228.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:33    121s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2228.777M)
[03/04 18:47:33    121s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2228.8M)
[03/04 18:47:33    121s] Total number of fetched objects 435
[03/04 18:47:33    121s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:47:33    121s] Total number of fetched objects 435
[03/04 18:47:33    121s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:47:33    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:33    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:33    121s] End delay calculation. (MEM=2234.93 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:47:33    121s] End delay calculation (fullDC). (MEM=2234.93 CPU=0:00:00.2 REAL=0:00:00.0)
[03/04 18:47:33    121s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2234.9M) ***
[03/04 18:47:33    121s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2258.9M)
[03/04 18:47:33    121s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:47:33    121s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2258.9M)
[03/04 18:47:33    121s] Starting SI iteration 2
[03/04 18:47:33    121s] Calculate late delays in OCV mode...
[03/04 18:47:33    121s] Calculate early delays in OCV mode...
[03/04 18:47:33    121s] Start delay calculation (fullDC) (1 T). (MEM=2163.05)
[03/04 18:47:33    121s] End AAE Lib Interpolated Model. (MEM=2163.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:47:33    121s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2165.1M)
[03/04 18:47:33    121s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[03/04 18:47:33    121s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[03/04 18:47:33    121s] Total number of fetched objects 435
[03/04 18:47:33    121s] AAE_INFO-618: Total number of nets in the design is 441,  5.7 percent of the nets selected for SI analysis
[03/04 18:47:33    121s] Total number of fetched objects 435
[03/04 18:47:33    121s] AAE_INFO-618: Total number of nets in the design is 441,  0.0 percent of the nets selected for SI analysis
[03/04 18:47:33    121s] End delay calculation. (MEM=2211.75 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:47:33    121s] End delay calculation (fullDC). (MEM=2211.75 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:47:33    121s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2211.8M) ***
[03/04 18:47:33    121s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:02 mem=2235.8M)
[03/04 18:47:34    122s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   295   |   158   |   137   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/04 18:47:34    122s] All LLGs are deleted
[03/04 18:47:34    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.8M, EPOCH TIME: 1741094254.120325
[03/04 18:47:34    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.8M, EPOCH TIME: 1741094254.120616
[03/04 18:47:34    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.8M, EPOCH TIME: 1741094254.120788
[03/04 18:47:34    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2194.8M, EPOCH TIME: 1741094254.121010
[03/04 18:47:34    122s] Max number of tech site patterns supported in site array is 256.
[03/04 18:47:34    122s] Core basic site is CoreSite
[03/04 18:47:34    122s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2194.8M, EPOCH TIME: 1741094254.134329
[03/04 18:47:34    122s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:47:34    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:47:34    122s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2194.8M, EPOCH TIME: 1741094254.134756
[03/04 18:47:34    122s] Fast DP-INIT is on for default
[03/04 18:47:34    122s] Atter site array init, number of instance map data is 0.
[03/04 18:47:34    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2194.8M, EPOCH TIME: 1741094254.140066
[03/04 18:47:34    122s] 
[03/04 18:47:34    122s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:34    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:2194.8M, EPOCH TIME: 1741094254.142873
[03/04 18:47:34    122s] All LLGs are deleted
[03/04 18:47:34    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:34    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.8M, EPOCH TIME: 1741094254.147719
[03/04 18:47:34    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.8M, EPOCH TIME: 1741094254.147890
[03/04 18:47:34    122s] Density: 1.275%
------------------------------------------------------------------

[03/04 18:47:34    122s] All LLGs are deleted
[03/04 18:47:34    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.8M, EPOCH TIME: 1741094254.151948
[03/04 18:47:34    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.8M, EPOCH TIME: 1741094254.152240
[03/04 18:47:34    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.8M, EPOCH TIME: 1741094254.152405
[03/04 18:47:34    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2194.8M, EPOCH TIME: 1741094254.152579
[03/04 18:47:34    122s] Max number of tech site patterns supported in site array is 256.
[03/04 18:47:34    122s] Core basic site is CoreSite
[03/04 18:47:34    122s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2194.8M, EPOCH TIME: 1741094254.164937
[03/04 18:47:34    122s] After signature check, allow fast init is true, keep pre-filter is true.
[03/04 18:47:34    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/04 18:47:34    122s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2194.8M, EPOCH TIME: 1741094254.165311
[03/04 18:47:34    122s] Fast DP-INIT is on for default
[03/04 18:47:34    122s] Atter site array init, number of instance map data is 0.
[03/04 18:47:34    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2194.8M, EPOCH TIME: 1741094254.170496
[03/04 18:47:34    122s] 
[03/04 18:47:34    122s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[03/04 18:47:34    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2194.8M, EPOCH TIME: 1741094254.172949
[03/04 18:47:34    122s] All LLGs are deleted
[03/04 18:47:34    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/04 18:47:34    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/04 18:47:34    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.8M, EPOCH TIME: 1741094254.177514
[03/04 18:47:34    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.8M, EPOCH TIME: 1741094254.177712
[03/04 18:47:34    122s] Reported timing to dir timingReports
[03/04 18:47:34    122s] Total CPU time: 1.88 sec
[03/04 18:47:34    122s] Total Real time: 3.0 sec
[03/04 18:47:34    122s] Total Memory Usage: 2138.027344 Mbytes
[03/04 18:47:34    122s] Reset AAE Options
[03/04 18:47:34    122s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.9/0:00:02.3 (0.8), totSession cpu/real = 0:02:02.5/0:14:28.3 (0.1), mem = 2138.0M
[03/04 18:47:34    122s] 
[03/04 18:47:34    122s] =============================================================================================
[03/04 18:47:34    122s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[03/04 18:47:34    122s] =============================================================================================
[03/04 18:47:34    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/04 18:47:34    122s] ---------------------------------------------------------------------------------------------
[03/04 18:47:34    122s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/04 18:47:34    122s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/04 18:47:34    122s] [ ExtractRC              ]      1   0:00:00.9  (  41.1 % )     0:00:00.9 /  0:00:00.5    0.6
[03/04 18:47:34    122s] [ TimingUpdate           ]      1   0:00:00.4  (  16.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/04 18:47:34    122s] [ FullDelayCalc          ]      2   0:00:00.3  (  13.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/04 18:47:34    122s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/04 18:47:34    122s] [ GenerateReports        ]      1   0:00:00.4  (  16.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/04 18:47:34    122s] [ MISC                   ]          0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    0.9
[03/04 18:47:34    122s] ---------------------------------------------------------------------------------------------
[03/04 18:47:34    122s]  timeDesign #4 TOTAL                0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.9    0.8
[03/04 18:47:34    122s] ---------------------------------------------------------------------------------------------
[03/04 18:47:34    122s] 
[03/04 18:48:36    134s] <CMD> saveDesign fifo_top_routing_filler.enc
[03/04 18:48:36    134s] The in-memory database contained RC information but was not saved. To save 
[03/04 18:48:36    134s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/04 18:48:36    134s] so it should only be saved when it is really desired.
[03/04 18:48:36    134s] #% Begin save design ... (date=03/04 18:48:36, mem=1792.3M)
[03/04 18:48:36    134s] % Begin Save ccopt configuration ... (date=03/04 18:48:36, mem=1792.3M)
[03/04 18:48:36    134s] % End Save ccopt configuration ... (date=03/04 18:48:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.2M, current mem=1793.2M)
[03/04 18:48:36    134s] % Begin Save netlist data ... (date=03/04 18:48:36, mem=1793.2M)
[03/04 18:48:36    134s] Writing Binary DB to fifo_top_routing_filler.enc.dat/fifo_top.v.bin in single-threaded mode...
[03/04 18:48:36    134s] % End Save netlist data ... (date=03/04 18:48:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.6M, current mem=1793.6M)
[03/04 18:48:36    134s] Saving symbol-table file ...
[03/04 18:48:36    134s] Saving congestion map file fifo_top_routing_filler.enc.dat/fifo_top.route.congmap.gz ...
[03/04 18:48:36    134s] % Begin Save AAE data ... (date=03/04 18:48:36, mem=1793.6M)
[03/04 18:48:36    134s] Saving AAE Data ...
[03/04 18:48:36    134s] % End Save AAE data ... (date=03/04 18:48:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.6M, current mem=1793.6M)
[03/04 18:48:36    134s] Saving preference file fifo_top_routing_filler.enc.dat/gui.pref.tcl ...
[03/04 18:48:36    134s] Saving mode setting ...
[03/04 18:48:36    134s] Saving global file ...
[03/04 18:48:37    134s] % Begin Save floorplan data ... (date=03/04 18:48:37, mem=1795.8M)
[03/04 18:48:37    134s] Saving floorplan file ...
[03/04 18:48:37    134s] Convert 0 swires and 0 svias from compressed groups
[03/04 18:48:37    134s] % End Save floorplan data ... (date=03/04 18:48:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1796.7M, current mem=1796.7M)
[03/04 18:48:37    134s] Saving PG file fifo_top_routing_filler.enc.dat/fifo_top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Tue Mar  4 18:48:37 2025)
[03/04 18:48:37    134s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2148.7M) ***
[03/04 18:48:37    134s] Saving Drc markers ...
[03/04 18:48:37    134s] ... No Drc file written since there is no markers found.
[03/04 18:48:37    134s] % Begin Save placement data ... (date=03/04 18:48:37, mem=1796.7M)
[03/04 18:48:37    134s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/04 18:48:37    134s] Save Adaptive View Pruning View Names to Binary file
[03/04 18:48:37    134s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2151.7M) ***
[03/04 18:48:37    134s] % End Save placement data ... (date=03/04 18:48:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1797.0M, current mem=1797.0M)
[03/04 18:48:37    134s] % Begin Save routing data ... (date=03/04 18:48:37, mem=1797.0M)
[03/04 18:48:37    134s] Saving route file ...
[03/04 18:48:37    134s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2148.7M) ***
[03/04 18:48:37    134s] % End Save routing data ... (date=03/04 18:48:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1797.1M, current mem=1797.1M)
[03/04 18:48:37    134s] Saving property file fifo_top_routing_filler.enc.dat/fifo_top.prop
[03/04 18:48:37    134s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2151.7M) ***
[03/04 18:48:38    134s] #Saving pin access data to file fifo_top_routing_filler.enc.dat/fifo_top.apa ...
[03/04 18:48:38    134s] #
[03/04 18:48:38    134s] % Begin Save power constraints data ... (date=03/04 18:48:38, mem=1798.1M)
[03/04 18:48:38    134s] % End Save power constraints data ... (date=03/04 18:48:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.1M, current mem=1798.1M)
[03/04 18:48:38    134s] Generated self-contained design fifo_top_routing_filler.enc.dat
[03/04 18:48:38    134s] #% End save design ... (date=03/04 18:48:38, total cpu=0:00:00.9, real=0:00:02.0, peak res=1799.8M, current mem=1799.8M)
[03/04 18:48:38    134s] *** Message Summary: 0 warning(s), 0 error(s)
[03/04 18:48:38    134s] 
[03/04 18:49:43    140s] <CMD> saveNetlist -includePowerGround ./Routing/fifo_postRoute_withPG.v
[03/04 18:49:43    140s] ** NOTE: Created directory path './Routing' for file './Routing/fifo_postRoute_withPG.v'.
[03/04 18:49:43    140s] Writing Netlist "./Routing/fifo_postRoute_withPG.v" ...
[03/04 18:49:43    140s] Pwr name (VDD_CORE).
[03/04 18:49:43    140s] Pwr name (VDDO_CORE).
[03/04 18:49:43    140s] Gnd name (VSS_CORE).
[03/04 18:49:43    140s] Gnd name (VSSO_CORE).
[03/04 18:49:43    140s] 2 Pwr names and 2 Gnd names.
[03/04 18:49:58    141s] <CMD> saveNetlist ./Routing/fifo_postRoute_withoutPG.v
[03/04 18:49:58    141s] Writing Netlist "./Routing/fifo_postRoute_withoutPG.v" ...
[03/04 18:52:38    154s] <CMD> write_sdf -version 2.1 -edges noegde -recrem split  -setuphold merge_when_paired ./Routing/fifo_postRoute_with_pad.sdf
[03/04 18:52:38    154s] 
[03/04 18:52:38    154s] Usage: write_sdf [-help] <file_name> [-abstracted_model] [-adjust_setuphold_for_zero_hold_slack] [-base_delay] [-celltiming {all none nochecks}] [-collapse_internal_pins]
[03/04 18:52:38    154s]                  [-condelse] [-delimiter <char>] [-delta_delay] [-edges {edged library noedge check_edge}] [-exclude_cells <cell_list>] [-exclude_cells_keep_io_nets]
[03/04 18:52:38    154s]                  [-exclude_cells_keep_top_level_nets] [-exclude_disabled_arcs] [-exclude_disabled_modes] [-exclude_whatif_arcs] [-filter] [-ideal_clock_network]
[03/04 18:52:38    154s]                  [-interconn {all none noport noinport nooutport}] [-map_file {file1 file2 ...}] [-max_view <viewName>] [-merge_arcs]
[03/04 18:52:38    154s]                  [-min_period_edges {posedge negedge both none}] [-min_view <viewName>] [-no_condition] [-no_derate] [-no_escape] [-no_variation] [-nonegchecks]
[03/04 18:52:38    154s]                  [-precision <non_neg_integer>] [-process <string>] [-recompute_delay_calc] [-recompute_parallel_arcs] [-recrem {merge_always split merge_when_paired}] [-remashold]
[03/04 18:52:38    154s]                  [-resort_values_min_to_max] [-scale <float>] [-setuphold {merge_always split merge_when_paired}] [-splitrecrem] [-splitsetuphold]
[03/04 18:52:38    154s]                  [-target_application {sta verilog}] [-temperature <string>] [-timingcheck {order}] [-transform_out_to_out_arcs] [-typ_view <viewName>] [-version {2.1 3.0}]
[03/04 18:52:38    154s]                  [-view <viewName>] [-voltage <string>]
[03/04 18:52:38    154s] 
[03/04 18:52:38    154s] **ERROR: (IMPTCM-23):	"noegde" is not a valid enum for "-edges", the allowed values are {edged library noedge check_edge}.

[03/04 18:53:19    157s] <CMD> write_sdf -version 2.1 -edges noegde -recrem split -setuphold merge_when_paired ./Routing/fifo_postRoute_with_pad.sdf
[03/04 18:53:19    157s] 
[03/04 18:53:19    157s] Usage: write_sdf [-help] <file_name> [-abstracted_model] [-adjust_setuphold_for_zero_hold_slack] [-base_delay] [-celltiming {all none nochecks}] [-collapse_internal_pins]
[03/04 18:53:19    157s]                  [-condelse] [-delimiter <char>] [-delta_delay] [-edges {edged library noedge check_edge}] [-exclude_cells <cell_list>] [-exclude_cells_keep_io_nets]
[03/04 18:53:19    157s]                  [-exclude_cells_keep_top_level_nets] [-exclude_disabled_arcs] [-exclude_disabled_modes] [-exclude_whatif_arcs] [-filter] [-ideal_clock_network]
[03/04 18:53:19    157s]                  [-interconn {all none noport noinport nooutport}] [-map_file {file1 file2 ...}] [-max_view <viewName>] [-merge_arcs]
[03/04 18:53:19    157s]                  [-min_period_edges {posedge negedge both none}] [-min_view <viewName>] [-no_condition] [-no_derate] [-no_escape] [-no_variation] [-nonegchecks]
[03/04 18:53:19    157s]                  [-precision <non_neg_integer>] [-process <string>] [-recompute_delay_calc] [-recompute_parallel_arcs] [-recrem {merge_always split merge_when_paired}] [-remashold]
[03/04 18:53:19    157s]                  [-resort_values_min_to_max] [-scale <float>] [-setuphold {merge_always split merge_when_paired}] [-splitrecrem] [-splitsetuphold]
[03/04 18:53:19    157s]                  [-target_application {sta verilog}] [-temperature <string>] [-timingcheck {order}] [-transform_out_to_out_arcs] [-typ_view <viewName>] [-version {2.1 3.0}]
[03/04 18:53:19    157s]                  [-view <viewName>] [-voltage <string>]
[03/04 18:53:19    157s] 
[03/04 18:53:19    157s] **ERROR: (IMPTCM-23):	"noegde" is not a valid enum for "-edges", the allowed values are {edged library noedge check_edge}.

[03/04 18:53:44    159s] <CMD> write_sdf -version 2.1 -edges noedge -recrem split -setuphold merge_when_paired ./Routing/fifo_postRoute_with_pad.sdf
[03/04 18:53:44    159s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/04 18:53:44    159s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/04 18:53:44    159s] AAE_INFO: resetNetProps viewIdx 0 
[03/04 18:53:44    159s] AAE_INFO: resetNetProps viewIdx 1 
[03/04 18:53:44    159s] Starting SI iteration 1 using Infinite Timing Windows
[03/04 18:53:44    159s] #################################################################################
[03/04 18:53:44    159s] # Design Stage: PostRoute
[03/04 18:53:44    159s] # Design Name: fifo_top
[03/04 18:53:44    159s] # Design Mode: 90nm
[03/04 18:53:44    159s] # Analysis Mode: MMMC OCV 
[03/04 18:53:44    159s] # Parasitics Mode: SPEF/RCDB 
[03/04 18:53:44    159s] # Signoff Settings: SI On 
[03/04 18:53:44    159s] #################################################################################
[03/04 18:53:45    159s] AAE_INFO: 1 threads acquired from CTE.
[03/04 18:53:45    159s] Setting infinite Tws ...
[03/04 18:53:45    159s] First Iteration Infinite Tw... 
[03/04 18:53:45    159s] Calculate early delays in OCV mode...
[03/04 18:53:45    159s] Calculate late delays in OCV mode...
[03/04 18:53:45    159s] Calculate late delays in OCV mode...
[03/04 18:53:45    159s] Calculate early delays in OCV mode...
[03/04 18:53:45    159s] Topological Sorting (REAL = 0:00:00.0, MEM = 2221.9M, InitMEM = 2221.9M)
[03/04 18:53:45    159s] Start delay calculation (fullDC) (1 T). (MEM=2221.89)
[03/04 18:53:45    159s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[03/04 18:53:45    159s] End AAE Lib Interpolated Model. (MEM=2221.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:53:45    159s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2223.9M)
[03/04 18:53:45    159s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2226.4M)
[03/04 18:53:45    159s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2226.4M)
[03/04 18:53:45    159s] Total number of fetched objects 435
[03/04 18:53:45    159s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:53:45    159s] Total number of fetched objects 435
[03/04 18:53:45    159s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:53:45    159s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2273.6M)
[03/04 18:53:45    160s] Total number of fetched objects 435
[03/04 18:53:45    160s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:53:45    160s] Total number of fetched objects 435
[03/04 18:53:45    160s] AAE_INFO-618: Total number of nets in the design is 441,  98.6 percent of the nets selected for SI analysis
[03/04 18:53:45    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:53:45    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:53:45    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:53:45    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:53:45    160s] End delay calculation. (MEM=2278.17 CPU=0:00:00.4 REAL=0:00:00.0)
[03/04 18:53:45    160s] End delay calculation (fullDC). (MEM=2278.17 CPU=0:00:00.4 REAL=0:00:00.0)
[03/04 18:53:45    160s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2278.2M) ***
[03/04 18:53:45    160s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2302.2M)
[03/04 18:53:45    160s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/04 18:53:45    160s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2302.2M)
[03/04 18:53:45    160s] Starting SI iteration 2
[03/04 18:53:45    160s] Calculate early delays in OCV mode...
[03/04 18:53:45    160s] Calculate late delays in OCV mode...
[03/04 18:53:45    160s] Calculate late delays in OCV mode...
[03/04 18:53:45    160s] Calculate early delays in OCV mode...
[03/04 18:53:45    160s] Start delay calculation (fullDC) (1 T). (MEM=2246.38)
[03/04 18:53:45    160s] End AAE Lib Interpolated Model. (MEM=2246.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/04 18:53:45    160s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2248.4M)
[03/04 18:53:45    160s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[03/04 18:53:45    160s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 0. 
[03/04 18:53:45    160s] Total number of fetched objects 435
[03/04 18:53:45    160s] AAE_INFO-618: Total number of nets in the design is 441,  0.7 percent of the nets selected for SI analysis
[03/04 18:53:45    160s] Total number of fetched objects 435
[03/04 18:53:45    160s] AAE_INFO-618: Total number of nets in the design is 441,  0.7 percent of the nets selected for SI analysis
[03/04 18:53:45    160s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2298.6M)
[03/04 18:53:45    160s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[03/04 18:53:45    160s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[03/04 18:53:45    160s] Total number of fetched objects 435
[03/04 18:53:45    160s] AAE_INFO-618: Total number of nets in the design is 441,  6.3 percent of the nets selected for SI analysis
[03/04 18:53:45    160s] Total number of fetched objects 435
[03/04 18:53:45    160s] AAE_INFO-618: Total number of nets in the design is 441,  0.7 percent of the nets selected for SI analysis
[03/04 18:53:45    160s] End delay calculation. (MEM=2305.12 CPU=0:00:00.0 REAL=0:00:00.0)
[03/04 18:53:45    160s] End delay calculation (fullDC). (MEM=2305.12 CPU=0:00:00.1 REAL=0:00:00.0)
[03/04 18:53:45    160s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2305.1M) ***
[03/04 18:54:15    162s] <CMD> rcOut -spef ./Routing/fifo_postRoute.spef
[03/04 18:54:15    162s] Opening parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d' for reading (mem: 2287.113M)
[03/04 18:54:15    162s] RC Out has the following PVT Info:
[03/04 18:54:15    162s]    RC-typical 
[03/04 18:54:15    162s] Dumping Spef file.....
[03/04 18:54:15    162s] Printing D_NET...
[03/04 18:54:15    162s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2319.1M)
[03/04 18:54:15    162s] Closing parasitic data file '/tmp/innovus_temp_997637_c2slab.cet.ac.in_user1_BZubch/fifo_top_997637_THfEh3.rcdb.d': 434 access done (mem: 2319.113M)
[03/04 18:54:23    163s] 
[03/04 18:54:23    163s] *** Memory Usage v#1 (Current mem = 2251.113M, initial mem = 486.988M) ***
[03/04 18:54:23    163s] 
[03/04 18:54:23    163s] *** Summary of all messages that are not suppressed in this session:
[03/04 18:54:23    163s] Severity  ID               Count  Summary                                  
[03/04 18:54:23    163s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/04 18:54:23    163s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/04 18:54:23    163s] WARNING   IMPEXT-6166          7  Capacitance table file(s) without the EX...
[03/04 18:54:23    163s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[03/04 18:54:23    163s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[03/04 18:54:23    163s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[03/04 18:54:23    163s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[03/04 18:54:23    163s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[03/04 18:54:23    163s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/04 18:54:23    163s] WARNING   IMPCCOPT-2332        4  The property %s is deprecated. It still ...
[03/04 18:54:23    163s] WARNING   NRDB-1028            1  Some option affecting pin access calcula...
[03/04 18:54:23    163s] WARNING   NRDB-104             8  Cannot find antenna cell. Please set opt...
[03/04 18:54:23    163s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/04 18:54:23    163s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/04 18:54:23    163s] ERROR     IMPTCM-23            2  "%s" is not a valid enum for "%s", the a...
[03/04 18:54:23    163s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[03/04 18:54:23    163s] WARNING   SDF-808              1  The software is currently operating in a...
[03/04 18:54:23    163s] *** Message Summary: 1525 warning(s), 2 error(s)
[03/04 18:54:23    163s] 
[03/04 18:54:23    163s] --- Ending "Innovus" (totcpu=0:02:44, real=0:21:20, mem=2251.1M) ---
