

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Fri Jun 18 23:26:17 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1807|  1807|  1808|  1808|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                                    |                     |  Latency  |  Interval | Pipeline |
        |              Instance              |        Module       | min | max | min | max |   Type   |
        +------------------------------------+---------------------+-----+-----+-----+-----+----------+
        |stg_95_digitrec_update_knn_fu_238   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_96_digitrec_update_knn_fu_245   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_97_digitrec_update_knn_fu_252   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_98_digitrec_update_knn_fu_259   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_99_digitrec_update_knn_fu_266   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_100_digitrec_update_knn_fu_273  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_101_digitrec_update_knn_fu_280  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_102_digitrec_update_knn_fu_287  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_103_digitrec_update_knn_fu_294  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_104_digitrec_update_knn_fu_301  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |grp_digitrec_knn_vote_fu_308        |digitrec_knn_vote    |    3|    3|    3|    3|   none   |
        +------------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- MODIFY1  |  1801|  1801|         3|          1|          1|  1800|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      34|   1921|
|Memory           |      480|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     73|
|Register         |        -|      -|     561|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      480|      0|     595|   2129|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      171|      0|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------+---------+-------+----+-----+
    |              Instance              |        Module       | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------------+---------------------+---------+-------+----+-----+
    |grp_digitrec_knn_vote_fu_308        |digitrec_knn_vote    |        0|      0|  34|  111|
    |stg_95_digitrec_update_knn_fu_238   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_96_digitrec_update_knn_fu_245   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_97_digitrec_update_knn_fu_252   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_98_digitrec_update_knn_fu_259   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_99_digitrec_update_knn_fu_266   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_100_digitrec_update_knn_fu_273  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_101_digitrec_update_knn_fu_280  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_102_digitrec_update_knn_fu_287  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_103_digitrec_update_knn_fu_294  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_104_digitrec_update_knn_fu_301  |digitrec_update_knn  |        0|      0|   0|  181|
    +------------------------------------+---------------------+---------+-------+----+-----+
    |Total                               |                     |        0|      0|  34| 1921|
    +------------------------------------+---------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+
    |training_data_V_U  |digitrec_training_data_V  |      480|  0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                          |      480|  0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_378_p2          |     +    |      0|  0|  11|          11|           1|
    |tmp_8_1_fu_405_p2    |     +    |      0|  0|  12|          12|          11|
    |tmp_8_2_fu_416_p2    |     +    |      0|  0|  13|          13|          12|
    |tmp_8_3_fu_427_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp_8_4_fu_438_p2    |     +    |      0|  0|  14|          14|          13|
    |tmp_8_5_fu_449_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_8_6_fu_460_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_8_7_fu_471_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp_8_8_fu_486_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp_8_9_fu_501_p2    |     +    |      0|  0|  15|          15|          14|
    |exitcond2_fu_372_p2  |   icmp   |      0|  0|   4|          11|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 135|         142|         126|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |i4_reg_227             |  11|          2|   11|         22|
    |knn_set_V_0_0_fu_70    |   6|          2|    6|         12|
    |knn_set_V_1_0_fu_74    |   6|          2|    6|         12|
    |knn_set_V_2_0_fu_78    |   6|          2|    6|         12|
    |knn_set_V_3_0_fu_82    |   6|          2|    6|         12|
    |knn_set_V_4_0_fu_86    |   6|          2|    6|         12|
    |knn_set_V_5_0_fu_90    |   6|          2|    6|         12|
    |knn_set_V_6_0_fu_94    |   6|          2|    6|         12|
    |knn_set_V_7_0_fu_98    |   6|          2|    6|         12|
    |knn_set_V_8_0_fu_102   |   6|          2|    6|         12|
    |knn_set_V_9_0_fu_106   |   6|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  73|         29|   73|        149|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_reg_grp_digitrec_knn_vote_fu_308_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                         |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_636_pp0_iter1      |   1|   0|    1|          0|
    |exitcond2_reg_636                             |   1|   0|    1|          0|
    |i4_reg_227                                    |  11|   0|   11|          0|
    |knn_set_V_0_0_fu_70                           |   6|   0|    6|          0|
    |knn_set_V_1_0_fu_74                           |   6|   0|    6|          0|
    |knn_set_V_2_0_fu_78                           |   6|   0|    6|          0|
    |knn_set_V_3_0_fu_82                           |   6|   0|    6|          0|
    |knn_set_V_4_0_fu_86                           |   6|   0|    6|          0|
    |knn_set_V_5_0_fu_90                           |   6|   0|    6|          0|
    |knn_set_V_6_0_fu_94                           |   6|   0|    6|          0|
    |knn_set_V_7_0_fu_98                           |   6|   0|    6|          0|
    |knn_set_V_8_0_fu_102                          |   6|   0|    6|          0|
    |knn_set_V_9_0_fu_106                          |   6|   0|    6|          0|
    |training_data_V_load_1_reg_700                |  48|   0|   48|          0|
    |training_data_V_load_2_reg_705                |  48|   0|   48|          0|
    |training_data_V_load_3_reg_710                |  48|   0|   48|          0|
    |training_data_V_load_4_reg_715                |  48|   0|   48|          0|
    |training_data_V_load_5_reg_720                |  48|   0|   48|          0|
    |training_data_V_load_6_reg_725                |  48|   0|   48|          0|
    |training_data_V_load_7_reg_730                |  48|   0|   48|          0|
    |training_data_V_load_8_reg_735                |  48|   0|   48|          0|
    |training_data_V_load_9_reg_740                |  48|   0|   48|          0|
    |training_data_V_load_reg_695                  |  48|   0|   48|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 561|   0|  561|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

