{
  "//": "VAELIX PROJECT CITADEL - SYNTHESIS CONTROL PROTOCOL",
  "//": "Target: IHP 130nm SG13G2 | Security Level: TIER 1",

  "//": "PLACEMENT DENSITY: Optimized for 'Citadel' signal integrity.",
  "//": "Increased to 65% to ensure a compact, military-grade cell layout.",
  "PL_TARGET_DENSITY_PCT": 65,

  "//": "CLOCK PERIOD: Set to 40ns (25MHz).",
  "//": "We prioritize stability and zero-fail authorization over raw speed.",
  "CLOCK_PERIOD": 40,

  "//": "HOLD SLACK MARGINS: Hardened against timing violations.",
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.15,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.1,

  "//": "VALIDATION: Linting is MANDATORY for Vaelix Standard code.",
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,

  "//": "CLOCK ROUTING: Primary Sentinel Heartbeat.",
  "CLOCK_PORT": "clk",

  "//": "DESIGN REPAIR: Preserving our 'Citadel' signature buffer path.",
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,

  "//": "DIE GEOMETRY: Minimal margins to maximize active silicon area.",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,

  "//": "FLOORPLANNING: Absolute sizing for IHP fixed-tile constraints.",
  "FP_SIZING": "absolute",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "//": "POWER DISTRIBUTION: Validated for IHP SG13G2 mesh grid.",
  "FP_PDN_VPITCH": 38.87,
  "RUN_CTS": 1,
  "FP_PDN_MULTILAYER": 0,

  "//": "LVS/DRC INTEGRITY",
  "MAGIC_DEF_LABELS": 0,
  "MAGIC_WRITE_LEF_PINONLY": 1,
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0
}
