vendor_name = ModelSim
source_file = 1, C:/fpga_proj/kunter.v
source_file = 1, C:/fpga_proj/top.v
source_file = 1, C:/fpga_proj/divider.v
source_file = 1, C:/fpga_proj/divider_tb.v
source_file = 1, C:/fpga_proj/Waveform.vwf
source_file = 1, C:/fpga_proj/db/test.cbx.xml
design_name = divider
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, divider, 1
instance = comp, \clk_out~output , clk_out~output, divider, 1
instance = comp, \clk_in~input , clk_in~input, divider, 1
instance = comp, \Add0~0 , Add0~0, divider, 1
instance = comp, \counter~1 , counter~1, divider, 1
instance = comp, \counter[0] , counter[0], divider, 1
instance = comp, \Add0~2 , Add0~2, divider, 1
instance = comp, \counter[1] , counter[1], divider, 1
instance = comp, \Add0~4 , Add0~4, divider, 1
instance = comp, \counter~0 , counter~0, divider, 1
instance = comp, \counter[2] , counter[2], divider, 1
instance = comp, \Add0~6 , Add0~6, divider, 1
instance = comp, \counter[3] , counter[3], divider, 1
instance = comp, \Add0~8 , Add0~8, divider, 1
instance = comp, \counter[4] , counter[4], divider, 1
instance = comp, \Add0~10 , Add0~10, divider, 1
instance = comp, \counter[5] , counter[5], divider, 1
instance = comp, \Add0~12 , Add0~12, divider, 1
instance = comp, \counter[6] , counter[6], divider, 1
instance = comp, \Add0~14 , Add0~14, divider, 1
instance = comp, \counter[7] , counter[7], divider, 1
instance = comp, \Add0~16 , Add0~16, divider, 1
instance = comp, \counter[8] , counter[8], divider, 1
instance = comp, \Add0~18 , Add0~18, divider, 1
instance = comp, \counter[9] , counter[9], divider, 1
instance = comp, \Add0~20 , Add0~20, divider, 1
instance = comp, \counter[10] , counter[10], divider, 1
instance = comp, \Add0~22 , Add0~22, divider, 1
instance = comp, \counter[11] , counter[11], divider, 1
instance = comp, \Add0~24 , Add0~24, divider, 1
instance = comp, \counter[12] , counter[12], divider, 1
instance = comp, \Add0~26 , Add0~26, divider, 1
instance = comp, \counter[13] , counter[13], divider, 1
instance = comp, \Add0~28 , Add0~28, divider, 1
instance = comp, \counter[14] , counter[14], divider, 1
instance = comp, \Add0~30 , Add0~30, divider, 1
instance = comp, \counter[15] , counter[15], divider, 1
instance = comp, \Add0~32 , Add0~32, divider, 1
instance = comp, \counter[16] , counter[16], divider, 1
instance = comp, \Add0~34 , Add0~34, divider, 1
instance = comp, \counter[17] , counter[17], divider, 1
instance = comp, \Add0~36 , Add0~36, divider, 1
instance = comp, \counter[18] , counter[18], divider, 1
instance = comp, \Add0~38 , Add0~38, divider, 1
instance = comp, \counter[19] , counter[19], divider, 1
instance = comp, \Add0~40 , Add0~40, divider, 1
instance = comp, \counter[20] , counter[20], divider, 1
instance = comp, \Add0~42 , Add0~42, divider, 1
instance = comp, \counter[21] , counter[21], divider, 1
instance = comp, \Add0~44 , Add0~44, divider, 1
instance = comp, \counter[22] , counter[22], divider, 1
instance = comp, \Add0~46 , Add0~46, divider, 1
instance = comp, \counter[23] , counter[23], divider, 1
instance = comp, \Add0~48 , Add0~48, divider, 1
instance = comp, \counter[24] , counter[24], divider, 1
instance = comp, \Add0~50 , Add0~50, divider, 1
instance = comp, \counter[25] , counter[25], divider, 1
instance = comp, \Add0~52 , Add0~52, divider, 1
instance = comp, \counter[26] , counter[26], divider, 1
instance = comp, \Add0~54 , Add0~54, divider, 1
instance = comp, \counter[27] , counter[27], divider, 1
instance = comp, \Equal0~8 , Equal0~8, divider, 1
instance = comp, \Equal0~2 , Equal0~2, divider, 1
instance = comp, \Equal0~3 , Equal0~3, divider, 1
instance = comp, \Equal0~1 , Equal0~1, divider, 1
instance = comp, \Equal0~0 , Equal0~0, divider, 1
instance = comp, \Equal0~4 , Equal0~4, divider, 1
instance = comp, \Add0~56 , Add0~56, divider, 1
instance = comp, \counter[28] , counter[28], divider, 1
instance = comp, \Add0~58 , Add0~58, divider, 1
instance = comp, \counter[29] , counter[29], divider, 1
instance = comp, \Add0~60 , Add0~60, divider, 1
instance = comp, \counter[30] , counter[30], divider, 1
instance = comp, \Add0~62 , Add0~62, divider, 1
instance = comp, \counter[31] , counter[31], divider, 1
instance = comp, \Equal0~9 , Equal0~9, divider, 1
instance = comp, \Equal0~5 , Equal0~5, divider, 1
instance = comp, \Equal0~6 , Equal0~6, divider, 1
instance = comp, \Equal0~7 , Equal0~7, divider, 1
instance = comp, \Equal0~10 , Equal0~10, divider, 1
instance = comp, \clk_out~0 , clk_out~0, divider, 1
instance = comp, \clk_out~reg0 , clk_out~reg0, divider, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, divider, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, divider, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
