puts "Start to source [info script]"

# ==============core1===============
global SLR2_DPU_V3_TOP  
#====================================
set_property LOC URAM288_X0Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X0Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X1Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
#====================================
set_property LOC URAM288_X1Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]






# ==============core0===============

#====================================
set_property LOC URAM288_X2Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X2Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X3Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
#====================================
set_property LOC URAM288_X3Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]







# ==============core3===============

#====================================
set_property LOC URAM288_X0Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X0Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X1Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
#====================================
set_property LOC URAM288_X1Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]











# ==============core2===============

#====================================
set_property LOC URAM288_X2Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#=========================2==========
set_property LOC URAM288_X2Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
#====================================
set_property LOC URAM288_X3Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
#=========================3==========
set_property LOC URAM288_X3Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


