<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LampCtrl138.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LampCtrl138_SCH.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LampCtrl138_SCH.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="LampCtrl138_SCH.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LampCtrl138_SCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl138_SCH.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LampCtrl138_SCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LampCtrl138_SCH.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LampCtrl138_SCH.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LampCtrl138_SCH.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LampCtrl138_SCH.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LampCtrl138_SCH.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl138_SCH.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LampCtrl138_SCH.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LampCtrl138_SCH.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LampCtrl138_SCH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LampCtrl138_SCH.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LampCtrl138_SCH.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LampCtrl138_SCH.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LampCtrl138_SCH.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LampCtrl138_SCH.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LampCtrl138_SCH.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LampCtrl138_SCH.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LampCtrl138_SCH_drc.vf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl138_SCH_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LampCtrl138_SCH_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LampCtrl138_SCH_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl138_SCH_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LampCtrl138_SCH_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl138_SCH_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl138_SCH_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LampCtrl138_SCH_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LampCtrl138_SCH_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl138_SCH_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LampCtrl138_SCH_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LampCtrl138_SCH_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LampCtrl138_SCH_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl138_SCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lampctrl138_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lampctrl138_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lampctrl138_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1635212981" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1635212981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635213149" xil_pn:in_ck="6379451174199293818" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1635213149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="LampCtrl138_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1635213151" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4748980768702901519" xil_pn:start_ts="1635213151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635213153" xil_pn:in_ck="-5174841605283755772" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3202469525447043237" xil_pn:start_ts="1635213151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl138_SCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1635213153" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4568651690703767762" xil_pn:start_ts="1635213153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635213153" xil_pn:in_ck="-1464944536934686724" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1635213153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="LampCtrl138_SCH.vf"/>
      <outfile xil_pn:name="LampCtrl138_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1635213156" xil_pn:in_ck="-1464944536934686724" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1862264395381000163" xil_pn:start_ts="1635213153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_beh.prj"/>
      <outfile xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1635213156" xil_pn:in_ck="3797059747962613872" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6129325242733902810" xil_pn:start_ts="1635213156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl138_SCH_LampCtrl138_SCH_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1635212595" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1635212595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635212597" xil_pn:in_ck="-5174841605283755772" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3041988223702129444" xil_pn:start_ts="1635212595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl138_SCH.vf"/>
    </transform>
    <transform xil_pn:end_ts="1635212597" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4568651690703767762" xil_pn:start_ts="1635212597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635212597" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1635212597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635212597" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1325937636275833192" xil_pn:start_ts="1635212597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635212597" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1635212597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635212597" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7084091603592711240" xil_pn:start_ts="1635212597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635212605" xil_pn:in_ck="7607703936472901077" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8705553790469341393" xil_pn:start_ts="1635212597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl138_SCH.jhd"/>
      <outfile xil_pn:name="LampCtrl138_SCH.lso"/>
      <outfile xil_pn:name="LampCtrl138_SCH.ngc"/>
      <outfile xil_pn:name="LampCtrl138_SCH.ngr"/>
      <outfile xil_pn:name="LampCtrl138_SCH.prj"/>
      <outfile xil_pn:name="LampCtrl138_SCH.stx"/>
      <outfile xil_pn:name="LampCtrl138_SCH.syr"/>
      <outfile xil_pn:name="LampCtrl138_SCH.xst"/>
      <outfile xil_pn:name="LampCtrl138_SCH_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1635322602" xil_pn:in_ck="-3318135165751594105" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1314814413284053114" xil_pn:start_ts="1635322602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635322608" xil_pn:in_ck="-1644246932321092507" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3285676275150167094" xil_pn:start_ts="1635322602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl138_SCH.bld"/>
      <outfile xil_pn:name="LampCtrl138_SCH.ngd"/>
      <outfile xil_pn:name="LampCtrl138_SCH_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635322629" xil_pn:in_ck="-1644246932321092506" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1635322608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl138_SCH.pcf"/>
      <outfile xil_pn:name="LampCtrl138_SCH_map.map"/>
      <outfile xil_pn:name="LampCtrl138_SCH_map.mrp"/>
      <outfile xil_pn:name="LampCtrl138_SCH_map.ncd"/>
      <outfile xil_pn:name="LampCtrl138_SCH_map.ngm"/>
      <outfile xil_pn:name="LampCtrl138_SCH_map.xrpt"/>
      <outfile xil_pn:name="LampCtrl138_SCH_summary.xml"/>
      <outfile xil_pn:name="LampCtrl138_SCH_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635322668" xil_pn:in_ck="3009576540020297343" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1635322635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl138_SCH.ncd"/>
      <outfile xil_pn:name="LampCtrl138_SCH.pad"/>
      <outfile xil_pn:name="LampCtrl138_SCH.par"/>
      <outfile xil_pn:name="LampCtrl138_SCH.ptwx"/>
      <outfile xil_pn:name="LampCtrl138_SCH.unroutes"/>
      <outfile xil_pn:name="LampCtrl138_SCH.xpi"/>
      <outfile xil_pn:name="LampCtrl138_SCH_pad.csv"/>
      <outfile xil_pn:name="LampCtrl138_SCH_pad.txt"/>
      <outfile xil_pn:name="LampCtrl138_SCH_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635322704" xil_pn:in_ck="-5174841605283761221" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1635322668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl138_SCH.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lampctrl138_sch.bgn"/>
      <outfile xil_pn:name="lampctrl138_sch.bit"/>
      <outfile xil_pn:name="lampctrl138_sch.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1635323417" xil_pn:in_ck="1299509969675107877" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="6977014462729658208" xil_pn:start_ts="1635323415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635322668" xil_pn:in_ck="-1644246932321092638" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1635322655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl138_SCH.twr"/>
      <outfile xil_pn:name="LampCtrl138_SCH.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
