
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000016                       # Number of seconds simulated
sim_ticks                                    15770000                       # Number of ticks simulated
final_tick                                   15770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30360                       # Simulator instruction rate (inst/s)
host_op_rate                                    60549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132395672                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209204                       # Number of bytes of host memory used
host_seconds                                     0.12                       # Real time elapsed on the host
sim_insts                                        3615                       # Number of instructions simulated
sim_ops                                          7211                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             16832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              9600                       # Number of bytes read from this memory
system.physmem.bytes_read::total                26432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        16832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           16832                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                263                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                150                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   413                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst           1067343056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            608750793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1676093849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst      1067343056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1067343056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst          1067343056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           608750793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1676093849                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        170.882319                       # Cycle average of tags in use
system.l2.total_refs                               10                       # Total number of references to valid blocks.
system.l2.sampled_refs                            343                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.029155                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             0.949620                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             129.606730                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              40.325969                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.007911                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.002461                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.010430                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       4                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                7                       # number of Writeback hits
system.l2.Writeback_hits::total                     7                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     5                       # number of demand (read+write) hits
system.l2.demand_hits::total                        6                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                    5                       # number of overall hits
system.l2.overall_hits::total                       6                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                263                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 79                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   342                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  71                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 150                       # number of demand (read+write) misses
system.l2.demand_misses::total                    413                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                263                       # number of overall misses
system.l2.overall_misses::cpu.data                150                       # number of overall misses
system.l2.overall_misses::total                   413                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     14109500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      4452000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18561500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      3869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3869000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      14109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       8321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         22430500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     14109500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      8321000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        22430500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              264                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               82                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 346                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            7                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 7                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             73                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                73                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               264                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  419                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              264                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.963415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.988439                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.972603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972603                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985680                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985680                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53648.288973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56354.430380                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54273.391813                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54492.957746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54492.957746                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53648.288973                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55473.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54311.138015                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53648.288973                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55473.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54311.138015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              342                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             71                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               413                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              413                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     10901500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      3494500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     14396000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3015500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     10901500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      6510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     17411500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     10901500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      6510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     17411500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.963415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.988439                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.972603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972603                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985680                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41450.570342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44234.177215                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42093.567251                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42471.830986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42471.830986                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41450.570342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data        43400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42158.595642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41450.570342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data        43400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42158.595642                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                    1742                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1742                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               418                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1512                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     339                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             22.420635                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    7                       # Number of system calls
system.cpu.numCycles                            31541                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               8142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           8449                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1742                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                339                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          4763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2397                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                   4144                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            17                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      1371                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   205                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              19043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.877330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.611869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    14372     75.47%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      485      2.55%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      162      0.85%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      198      1.04%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3826     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                19043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.055230                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.267874                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     8610                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  3979                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4397                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                    83                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1974                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  16011                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1974                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     8957                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3029                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            621                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4098                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   364                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  15222                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     25                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   204                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               16323                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 36096                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            35540                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               556                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  8024                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     8299                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 15                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       644                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1395                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1297                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      13524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     11070                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               562                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8679                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             23                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         19043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.581316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.106569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               14123     74.16%     74.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1421      7.46%     81.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1388      7.29%     88.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1571      8.25%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 540      2.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           19043                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     256     80.50%     80.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    62     19.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               200      1.81%      1.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8553     77.26%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 133      1.20%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1130     10.21%     90.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1054      9.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  11070                       # Type of FU issued
system.cpu.iq.rate                           0.350972                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         318                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028726                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              41647                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             19203                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        10232                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 416                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                287                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          161                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  10952                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     236                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               55                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          753                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          579                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1974                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2257                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    49                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               13555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1395                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1297                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 15                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             41                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  510                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 10594                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               476                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         1986                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1012                       # Number of branches executed
system.cpu.iew.exec_stores                        961                       # Number of stores executed
system.cpu.iew.exec_rate                     0.335880                       # Inst execution rate
system.cpu.iew.wb_sent                          10487                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         10393                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      6364                       # num instructions producing a value
system.cpu.iew.wb_consumers                      9483                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.329508                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.671096                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            6344                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               420                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        17069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.422462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.020146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13923     81.57%     81.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1076      6.30%     87.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          814      4.77%     92.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          517      3.03%     95.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          739      4.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        17069                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 3615                       # Number of instructions committed
system.cpu.commit.committedOps                   7211                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1360                       # Number of memory references committed
system.cpu.commit.loads                           642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                        785                       # Number of branches committed
system.cpu.commit.fp_insts                        135                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      7102                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                   739                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        29885                       # The number of ROB reads
system.cpu.rob.rob_writes                       29101                       # The number of ROB writes
system.cpu.timesIdled                             156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           12498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        3615                       # Number of Instructions Simulated
system.cpu.committedOps                          7211                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                  3615                       # Number of Instructions Simulated
system.cpu.cpi                               8.725035                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.725035                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.114613                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.114613                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    19079                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11202                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       256                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      131                       # number of floating regfile writes
system.cpu.misc_regfile_reads                    4593                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.tagsinuse                126.726577                       # Cycle average of tags in use
system.cpu.icache.total_refs                     1027                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    264                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   3.890152                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     126.726577                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.247513                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.247513                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         1027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1027                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1027                       # number of overall hits
system.cpu.icache.overall_hits::total            1027                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           344                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          344                       # number of overall misses
system.cpu.icache.overall_misses::total           344                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     18221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18221500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     18221500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18221500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     18221500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18221500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         1371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         1371                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1371                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         1371                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1371                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.250912                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250912                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.250912                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250912                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.250912                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52969.476744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52969.476744                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52969.476744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52969.476744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52969.476744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52969.476744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           80                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     14385500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14385500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     14385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     14385500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14385500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.192560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.192560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.192560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.192560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.192560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.192560                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54490.530303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54490.530303                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54490.530303                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54490.530303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54490.530303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54490.530303                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.dcache.tagsinuse                 76.656567                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     1445                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    155                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   9.322581                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      76.656567                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.149720                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.149720                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data          801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             801                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            644                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          1445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1445                       # number of overall hits
system.cpu.dcache.overall_hits::total            1445                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          209                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            209                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          209                       # number of overall misses
system.cpu.dcache.overall_misses::total           209                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      6967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6967500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4137500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4137500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     11105000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11105000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     11105000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11105000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          718                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          718                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1654                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.144231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144231                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.103064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103064                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.126360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.126360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.126360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.126360                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51611.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51611.111111                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55912.162162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55912.162162                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53133.971292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53133.971292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53133.971292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53133.971292                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           82                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          155                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3962000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3962000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8527000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8527000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.087607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.087607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.101671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.101671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.093712                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093712                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.093712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093712                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55670.731707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55670.731707                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54273.972603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54273.972603                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55012.903226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55012.903226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55012.903226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55012.903226                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
