
----------------------------------------------------------------------

Verifying bitstream.

-----------------------------------------------------------------------


---------Mapping jacks.---------


---------Processing bitstream.---------

Utilized "udb_hv_a@[UDB Pair=(0,4)]"
Utilized "udb_hc@[UDB Pair=(0,5)]"
Utilized "dsi_hc@[DSI=(1,3)][side=bottom]"
Utilized "dsi_hv_b@[DSI=(0,4)][side=top]"
Utilized "dsi_hv_a@[DSI=(1,4)][side=bottom]"
Utilized "dsi_hc@[DSI=(0,5)][side=top]"
Utilized "dsi_hc@[DSI=(1,5)][side=bottom]"

---------Propagating signals.---------

Found signal "Net_29" on jack "pld0:out0[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "io_ijack_2[IOP=(6)]"
    
    

Found signal "\PWM:PWMUDB:prevCompare1\" on jack "pld0:out1[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "pld0:in2[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:runmode_enable\" on jack "pld0:out2[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "dp:in1[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:status_0\" on jack "pld0:out3[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "statctrl:in0[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:final_kill_reg\" on jack "pld1:out0[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "pld1:in4[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:status_5\" on jack "pld1:out2[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "statctrl:inout1[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:tc_i\" on jack "dp:out0[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "statctrl:in2[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:status_3\" on jack "dp:out1[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "statctrl:in3[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:compare1\" on jack "dp:out4[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "pld0:in10[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:tc_i\" on jack "dp:out5[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "dp:in4[UDB=(0,5)]"
    
    

Found signal "\PWM:PWMUDB:ctrl_enable\" on jack "statctrl:out7[UDB=(0,5)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "pld0:in4[UDB=(0,5)]"
    
    

Found signal "Net_60" on jack "io_ojack_1[IOP=(6)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "interrupt_jack[IntrHod=(0)][IntrId=(0)]"
    
    

Found signal "Net_70" on jack "tc[FFB(Timer,0)]".
Number of connected bvjacks: 1.

    1. Connected jack name: "interrupt_jack[IntrHod=(0)][IntrId=(1)]"
    
    


---------Verifying signals (routing).---------


---------Verifying configuration.---------



----------------------------------------------------------------------

Bitstream verification passed.

-----------------------------------------------------------------------

