<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32_common/periph/rtc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5cb16fb6fd1b44f085e7bda7b05ffd69.html">stm32_common</a></li><li class="navelem"><a class="el" href="dir_9ab6bc71ac826a2e94ab14baff8b844b.html">periph</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32__common_2periph_2rtc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Lari Lehtom√§ki</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *               2016 Laksh Bhatia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *               2016-2017 OTA keys S.A.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;time.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="drivers_2include_2periph_2rtc_8h.html">periph/rtc.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;periph_conf.h&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32F2) || \</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">    defined(CPU_FAM_STM32F3) || defined(CPU_FAM_STM32F4) || \</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">    defined(CPU_FAM_STM32L1)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* guard file in case no RTC device was specified */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#if RTC_NUMOF</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define RTC_WRITE_PROTECTION_KEY1   (0xCA)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RTC_WRITE_PROTECTION_KEY2   (0x53)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define RTC_SYNC_PRESCALER          (0xff)  </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define RTC_ASYNC_PRESCALER         (0x7f)  </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define MCU_YEAR_OFFSET              (100)  </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    rtc_alarm_cb_t <a class="code" href="cc430-gpioint_8c.html#a8acad4e0ac67b4c53b1e0e8c9abcf1b5">cb</a>;          </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordtype">void</span> *arg;                  </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;} rtc_state_t;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">static</span> rtc_state_t rtc_callback;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">static</span> uint8_t byte2bcd(uint8_t value);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc430_2periph_2rtc_8c.html#acf9024748b942a7ae375cf75951afa9c">rtc_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">/* Enable write access to RTC registers */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="cpu__common_8c.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a>(<a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32L1)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">if</span> (!(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp; <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>)) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">if</span> (!(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="cc430_2periph_2rtc_8c.html#ad3669c9b1d0a3033898465d993198f11">rtc_poweron</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">/* Unlock RTC write protection */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = RTC_WRITE_PROTECTION_KEY1;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = RTC_WRITE_PROTECTION_KEY2;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">/* Enter RTC Init mode */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR = 0;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>) == 0) {}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">/* Set 24-h clock */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">/* Timestamps enabled */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">/* Configure the RTC PRER */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;PRER = RTC_SYNC_PRESCALER;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;PRER |= (RTC_ASYNC_PRESCALER &lt;&lt; 16);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">/* Exit RTC init mode */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp;= (uint32_t) ~<a class="code" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">/* Enable RTC write protection */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = 0xff;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keywordtype">int</span> <a class="code" href="cc430_2periph_2rtc_8c.html#a22f7249781fbce938f9c07d84a460f8c">rtc_set_time</a>(<span class="keyword">struct</span> <a class="code" href="structtm.html">tm</a> *time)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">/* Enable write access to RTC registers */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="cpu__common_8c.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a>(<a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">/* Unlock RTC write protection */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = RTC_WRITE_PROTECTION_KEY1;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = RTC_WRITE_PROTECTION_KEY2;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">/* Enter RTC Init mode */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>) == 0) {}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">/* Set 24-h clock */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR = ((((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a994c4f4519ba57e186580d21cc86f9e5">tm_year</a> - MCU_YEAR_OFFSET) &lt;&lt; 16) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>)) |</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;               (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#ada983deda100b604bee5716512453658">tm_mon</a> + 1) &lt;&lt;  8) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>)) |</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;               (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a02048604d30b880033311cf542d63f92">tm_mday</a>) &lt;&lt;  0) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>)));</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR = ((((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a>) &lt;&lt; 16) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>)) |</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;               (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a987fa9280fe4cd6c6b8f77409f1c1504">tm_min</a>) &lt;&lt;  8) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>)) |</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;               (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a18df301c1a10c8d493da86ce5c2aea78">tm_sec</a>) &lt;&lt;  0) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>)));</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">/* Exit RTC init mode */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp;= (uint32_t) ~<a class="code" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="comment">/* Enable RTC write protection */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = 0xFF;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keywordtype">int</span> <a class="code" href="cc430_2periph_2rtc_8c.html#a52956962a2867861fdda6c4f44ba81c3">rtc_get_time</a>(<span class="keyword">struct</span> <a class="code" href="structtm.html">tm</a> *time)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    time-&gt;<a class="code" href="structtm.html#a994c4f4519ba57e186580d21cc86f9e5">tm_year</a> = MCU_YEAR_OFFSET;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    time-&gt;<a class="code" href="structtm.html#a994c4f4519ba57e186580d21cc86f9e5">tm_year</a> += (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>)  &gt;&gt; 20) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>)  &gt;&gt; 16);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    time-&gt;<a class="code" href="structtm.html#ada983deda100b604bee5716512453658">tm_mon</a>  = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>)  &gt;&gt; 12) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>)  &gt;&gt;  8) - 1;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    time-&gt;<a class="code" href="structtm.html#a02048604d30b880033311cf542d63f92">tm_mday</a> = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>)  &gt;&gt;  4) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>)  &gt;&gt;  0);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>)  &gt;&gt; 20) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>)  &gt;&gt; 16);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="comment">/* 12PM is noon */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">if</span> (time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> != 12) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> += 12;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>) &amp;&amp; time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> == 12) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="comment">/* 12AM is midnight */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> -= 12;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    time-&gt;<a class="code" href="structtm.html#a987fa9280fe4cd6c6b8f77409f1c1504">tm_min</a>  = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>) &gt;&gt; 12) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>) &gt;&gt;  8);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    time-&gt;<a class="code" href="structtm.html#a18df301c1a10c8d493da86ce5c2aea78">tm_sec</a>  = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>)  &gt;&gt;  4) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;TR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>)  &gt;&gt;  0);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordtype">int</span> <a class="code" href="cc430_2periph_2rtc_8c.html#a051894556e173a8c62bd904d5d275a84">rtc_set_alarm</a>(<span class="keyword">struct</span> <a class="code" href="structtm.html">tm</a> *time, rtc_alarm_cb_t <a class="code" href="cc430-gpioint_8c.html#a8acad4e0ac67b4c53b1e0e8c9abcf1b5">cb</a>, <span class="keywordtype">void</span> *arg)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">/* Enable write access to RTC registers */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="cpu__common_8c.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a>(<a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">/* Unlock RTC write protection */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = RTC_WRITE_PROTECTION_KEY1;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = RTC_WRITE_PROTECTION_KEY2;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">/* Enter RTC Init mode */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>) == 0) {}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>) == 0) {}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR = ((((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a02048604d30b880033311cf542d63f92">tm_mday</a>) &lt;&lt; 24) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>)) |</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                   (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a>) &lt;&lt; 16) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>)) |</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                   (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a987fa9280fe4cd6c6b8f77409f1c1504">tm_min</a>) &lt;&lt;  8) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>)) |</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                   (((uint32_t)byte2bcd(time-&gt;<a class="code" href="structtm.html#a18df301c1a10c8d493da86ce5c2aea78">tm_sec</a>) &lt;&lt;  0) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>)));</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">/* Enable Alarm A */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">/* Exit RTC init mode */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp;= (uint32_t) ~<a class="code" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* Enable RTC write protection */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;WPR = 0xFF;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR  |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32F0)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>, 10);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>, 10);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    rtc_callback.cb = <a class="code" href="cc430-gpioint_8c.html#a8acad4e0ac67b4c53b1e0e8c9abcf1b5">cb</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    rtc_callback.arg = arg;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keywordtype">int</span> <a class="code" href="cc430_2periph_2rtc_8c.html#a6f25014bd56236324af90b58887820d1">rtc_get_alarm</a>(<span class="keyword">struct</span> <a class="code" href="structtm.html">tm</a> *time)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    time-&gt;<a class="code" href="structtm.html#a994c4f4519ba57e186580d21cc86f9e5">tm_year</a> = MCU_YEAR_OFFSET;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    time-&gt;<a class="code" href="structtm.html#a994c4f4519ba57e186580d21cc86f9e5">tm_year</a> += (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR     &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>)      &gt;&gt; 20) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>)          &gt;&gt; 16);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    time-&gt;<a class="code" href="structtm.html#ada983deda100b604bee5716512453658">tm_mon</a>  = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR     &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>)      &gt;&gt; 12) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;DR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>)          &gt;&gt;  8) - 1;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    time-&gt;<a class="code" href="structtm.html#a02048604d30b880033311cf542d63f92">tm_mday</a> = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>)  &gt;&gt; 28) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>)  &gt;&gt; 24);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>)  &gt;&gt; 20) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>)  &gt;&gt; 16);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>) &amp;&amp; (<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>)) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        time-&gt;<a class="code" href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm_hour</a> += 12;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    time-&gt;<a class="code" href="structtm.html#a987fa9280fe4cd6c6b8f77409f1c1504">tm_min</a>  = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>) &gt;&gt; 12) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>) &gt;&gt;  8);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    time-&gt;<a class="code" href="structtm.html#a18df301c1a10c8d493da86ce5c2aea78">tm_sec</a>  = (((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>)  &gt;&gt;  4) * 10) + ((<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ALRMAR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>)  &gt;&gt;  0);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc430_2periph_2rtc_8c.html#aaa9abfe68e09bce58c86a55f2427dcd1">rtc_clear_alarm</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">/* Disable Alarm A */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp;= <a class="code" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;CR &amp;= <a class="code" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    rtc_callback.cb = <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    rtc_callback.arg = <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc430_2periph_2rtc_8c.html#ad3669c9b1d0a3033898465d993198f11">rtc_poweron</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32L1)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">/* Reset RTC domain */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">/* Enable the LSE clock (external 32.768 kHz oscillator) */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">while</span> ( (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp; <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>) == 0 ) {}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* Switch RTC to LSE clock source */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">/* Enable the RTC */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">/* Reset RTC domain */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">/* Enable the LSE clock (external 32.768 kHz oscillator) */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == 0) {}</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">/* Switch RTC to LSE clock source */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">/* Enable the RTC */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc430_2periph_2rtc_8c.html#a7defd322ead9dfeb19f180f5bfb505b3">rtc_poweroff</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32L1)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">/* Reset RTC domain */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">/* Disable the RTC */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">/* Disable LSE clock */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp;= ~(<a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">/* Reset RTC domain */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/* Disable the RTC */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">/* Disable LSE clock */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32F0)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ezr32wg_2vectors_8c.html#a814e6717c6ef619766b7191335c00ad7">isr_rtc</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">void</span> <a class="code" href="k60_2vectors_8c.html#adfcae9f6ae915e329e80f71c7ae28a8d">isr_rtc_alarm</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">if</span> (rtc_callback.cb != <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            rtc_callback.cb(rtc_callback.arg);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ISR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    cortexm_isr_end();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword">static</span> uint8_t byte2bcd(uint8_t value)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    uint8_t bcdhigh = 0;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">while</span> (value &gt;= 10) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        bcdhigh++;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        value -= 10;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span>  ((uint8_t)(bcdhigh &lt;&lt; 4) | value);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RTC_NUMOF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(CPU_FAM_STM32F0) || defined(CPU_FAM_STM32F2) || \</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">          defined(CPU_FAM_STM32F3) || defined(CPU_FAM_STM32F4) || \</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">          defined(CPU_FAM_STM32L1) */</span><span class="preprocessor"></span></div><div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a></div><div class="ttdeci">#define RCC_CSR_RTCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03796">stm32l1xx.h:3796</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8862250866a358ff3095852f45a160c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a></div><div class="ttdeci">#define RTC_ALRMAR_MSK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03550">stm32f030x8.h:3550</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_ad3669c9b1d0a3033898465d993198f11"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#ad3669c9b1d0a3033898465d993198f11">rtc_poweron</a></div><div class="ttdeci">void rtc_poweron(void)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00039">rtc.c:39</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaab68dc30427951b19aecf399b0ae2900"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a></div><div class="ttdeci">#define RTC_ALRMAR_PM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03519">stm32f030x8.h:3519</a></div></div>
<div class="ttc" id="cpu__common_8c_html_a8e041ea8d5deb05257048da1642d36ce"><div class="ttname"><a href="cpu__common_8c.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a></div><div class="ttdeci">void periph_clk_en(bus_t bus, uint32_t mask)</div><div class="ttdoc">Enable the given peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__common_8c_source.html#l00037">cpu_common.c:37</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6701d58e40e4c16e9be49436fcbe23d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03164">stm32f030x8.h:3164</a></div></div>
<div class="ttc" id="k60_2vectors_8c_html_adfcae9f6ae915e329e80f71c7ae28a8d"><div class="ttname"><a href="k60_2vectors_8c.html#adfcae9f6ae915e329e80f71c7ae28a8d">isr_rtc_alarm</a></div><div class="ttdeci">WEAK_DEFAULT void isr_rtc_alarm(void)</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab8ec4171be73457bc3dba78bd246e35b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a></div><div class="ttdeci">#define RTC_ALRMAR_SU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03559">stm32f030x8.h:3559</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gaef6f70de38e3cd825b7126ef317b955c"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a></div><div class="ttdeci">#define RCC_CSR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03791">stm32l1xx.h:3791</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03147">stm32f030x8.h:3147</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03150">stm32f030x8.h:3150</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0b623884457edb89f48a2a100aff183a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a></div><div class="ttdeci">#define RTC_ALRMAR_ST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03553">stm32f030x8.h:3553</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaae39b22025a36d1e4e185e4be2bf326f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a></div><div class="ttdeci">#define RTC_TR_ST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03344">stm32f030x8.h:3344</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_a6f25014bd56236324af90b58887820d1"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#a6f25014bd56236324af90b58887820d1">rtc_get_alarm</a></div><div class="ttdeci">int rtc_get_alarm(struct tm *localt)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00154">rtc.c:154</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9138f75267bd93f8de6738225217d583"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a></div><div class="ttdeci">#define RTC_CR_ALRAIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03429">stm32f030x8.h:3429</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga784589946bdf3ca0d675cc22d9bafbbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a></div><div class="ttdeci">#define RTC_ALRMAR_DU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03509">stm32f030x8.h:3509</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga96605e50a347507b7f274e9cd894a02c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a></div><div class="ttdeci">#define RTC_ISR_ALRAF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03467">stm32f030x8.h:3467</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00142">stm32f103xb.h:142</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8a8cdeac61f06e4737800b64a901d584"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a></div><div class="ttdeci">#define RTC_CR_ALRAE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03435">stm32f030x8.h:3435</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac8211df481853649722383e0d8fb06d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a></div><div class="ttdeci">#define RTC_TR_HU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03324">stm32f030x8.h:3324</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gaf06cc284da6687ccce83abb3696613f9"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a></div><div class="ttdeci">#define RCC_CSR_RTCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03806">stm32l1xx.h:3806</a></div></div>
<div class="ttc" id="stm32__common_2include_2periph__cpu__common_8h_html_afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"><div class="ttname"><a href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32__common_2include_2periph__cpu__common_8h_source.html#l00058">periph_cpu_common.h:58</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga55bc04190e9eaa916144fa2d1777cbfb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a></div><div class="ttdeci">#define RTC_ALRMAR_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03522">stm32f030x8.h:3522</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00096">ezr32wg330f256r60.h:96</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab16dcc6973c611e087030cdb15203972"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a></div><div class="ttdeci">#define RTC_ISR_INITF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03473">stm32f030x8.h:3473</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga14d55b6d841825ec65736e08c09b1d83"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a></div><div class="ttdeci">#define RTC_DR_YT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03359">stm32f030x8.h:3359</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00543">stm32f030x8.h:543</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga94fa98ca8cac9078b9bb82c89593d3c0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a></div><div class="ttdeci">#define RTC_CR_TSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03432">stm32f030x8.h:3432</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_ga2f5198ce9785eab7b8a483b092ff067b"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a></div><div class="ttdeci">#define RCC_CSR_LSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03792">stm32l1xx.h:3792</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga478d62d55a42779c558e9ba16aec74cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a></div><div class="ttdeci">#define RTC_ALRMAR_MSK2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03534">stm32f030x8.h:3534</a></div></div>
<div class="ttc" id="structtm_html_a02048604d30b880033311cf542d63f92"><div class="ttname"><a href="structtm.html#a02048604d30b880033311cf542d63f92">tm::tm_mday</a></div><div class="ttdeci">int tm_mday</div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00037">time.h:37</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafd1bdc8fad3fdeb14058c9158f39ae9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a></div><div class="ttdeci">#define RTC_DR_YU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03366">stm32f030x8.h:3366</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_a7defd322ead9dfeb19f180f5bfb505b3"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#a7defd322ead9dfeb19f180f5bfb505b3">rtc_poweroff</a></div><div class="ttdeci">void rtc_poweroff(void)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00045">rtc.c:45</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaba04cbc99cf442c7e6155bef625c5663"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a></div><div class="ttdeci">#define RTC_DR_DU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03394">stm32f030x8.h:3394</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03178">stm32f030x8.h:3178</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gabaaeebc88a8a5ca1176e32f676a3cc2c"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a></div><div class="ttdeci">#define RCC_CSR_RTCSEL_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03802">stm32l1xx.h:3802</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_ga98f3b508ec0e52edc9c9fd22e292a3a5"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a></div><div class="ttdeci">#define RCC_CSR_RTCRST</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03807">stm32l1xx.h:3807</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0a8fcb63516a4ed0d91b556f696f806"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a></div><div class="ttdeci">#define EXTI_RTSR_TR17</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l01407">stm32f030x8.h:1407</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad42435e015e9f5052245c366ae08d655"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a></div><div class="ttdeci">#define RTC_TR_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03319">stm32f030x8.h:3319</a></div></div>
<div class="ttc" id="std_impl_8h_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="std_impl_8h_source.html#l00043">stdImpl.h:43</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03175">stm32f030x8.h:3175</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00629">core_cm0.h:629</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_a051894556e173a8c62bd904d5d275a84"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#a051894556e173a8c62bd904d5d275a84">rtc_set_alarm</a></div><div class="ttdeci">int rtc_set_alarm(struct tm *localt, rtc_alarm_cb_t cb, void *arg)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00131">rtc.c:131</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03163">stm32f030x8.h:3163</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga934ea7910b5f5988f6c46ae4703dc29b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a></div><div class="ttdeci">#define RTC_ALRMAR_DT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03504">stm32f030x8.h:3504</a></div></div>
<div class="ttc" id="drivers_2include_2periph_2rtc_8h_html"><div class="ttname"><a href="drivers_2include_2periph_2rtc_8h.html">rtc.h</a></div><div class="ttdoc">Low-level RTC peripheral driver interface definitions. </div></div>
<div class="ttc" id="cc430-gpioint_8c_html_a8acad4e0ac67b4c53b1e0e8c9abcf1b5"><div class="ttname"><a href="cc430-gpioint_8c.html#a8acad4e0ac67b4c53b1e0e8c9abcf1b5">cb</a></div><div class="ttdeci">fp_irqcb cb[INT_PORTS][BITMASK_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="cc430-gpioint_8c_source.html#l00039">cc430-gpioint.c:39</a></div></div>
<div class="ttc" id="structtm_html_a987fa9280fe4cd6c6b8f77409f1c1504"><div class="ttname"><a href="structtm.html#a987fa9280fe4cd6c6b8f77409f1c1504">tm::tm_min</a></div><div class="ttdeci">int tm_min</div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00035">time.h:35</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga84e86f4fc04232fd0294966434708e06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a></div><div class="ttdeci">#define RTC_TR_MNU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03337">stm32f030x8.h:3337</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00521">stm32f030x8.h:521</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3152952ac385ee1ce8dd868978d3fce9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a></div><div class="ttdeci">#define RTC_TR_PM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03316">stm32f030x8.h:3316</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_aaa9abfe68e09bce58c86a55f2427dcd1"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#aaa9abfe68e09bce58c86a55f2427dcd1">rtc_clear_alarm</a></div><div class="ttdeci">void rtc_clear_alarm(void)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00173">rtc.c:173</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8ed557e4451ffd3e869bb9ca393d47f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a></div><div class="ttdeci">#define RTC_ALRMAR_MSK4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03498">stm32f030x8.h:3498</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___n_v_i_c_functions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority. </div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00688">core_cm0.h:688</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae0eb2f998cd3e7325974347cb2a3d25a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a></div><div class="ttdeci">#define RTC_ISR_INIT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03470">stm32f030x8.h:3470</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf5c65ab845794ef48f09faa2ee44f718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a></div><div class="ttdeci">#define PWR_CR_DBP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02712">stm32f030x8.h:2712</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac9221f60ccf3581f3c543fdedddf4372"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a></div><div class="ttdeci">#define RTC_DR_MU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03382">stm32f030x8.h:3382</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gac5e71f3e06f010bbf7592571e541869a"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a></div><div class="ttdeci">#define RCC_CSR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03790">stm32l1xx.h:3790</a></div></div>
<div class="ttc" id="structtm_html_ada983deda100b604bee5716512453658"><div class="ttname"><a href="structtm.html#ada983deda100b604bee5716512453658">tm::tm_mon</a></div><div class="ttdeci">int tm_mon</div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00038">time.h:38</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga26f0d3ce1c6c6785bd8fbae556f68b31"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a></div><div class="ttdeci">#define RTC_DR_MT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03379">stm32f030x8.h:3379</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4d420b5c3f8623cf1116d42fa164be7e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a></div><div class="ttdeci">#define RTC_ISR_ALRAWF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03485">stm32f030x8.h:3485</a></div></div>
<div class="ttc" id="structtm_html"><div class="ttname"><a href="structtm.html">tm</a></div><div class="ttdoc">Datatype to represent time. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00033">time.h:33</a></div></div>
<div class="ttc" id="ezr32wg_2vectors_8c_html_a814e6717c6ef619766b7191335c00ad7"><div class="ttname"><a href="ezr32wg_2vectors_8c.html#a814e6717c6ef619766b7191335c00ad7">isr_rtc</a></div><div class="ttdeci">WEAK_DEFAULT void isr_rtc(void)</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2periph_2rtt_8c_source.html#l00128">rtt.c:128</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga9189e770cd9b63dadd36683eb9843cac"><div class="ttname"><a href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a></div><div class="ttdeci">#define EXTI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00523">stm32f030x8.h:523</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03153">stm32f030x8.h:3153</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga337fba397cab4beb204f4f6e6ddc4bf3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a></div><div class="ttdeci">#define RTC_ALRMAR_MSK3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03516">stm32f030x8.h:3516</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga64cf91576871a8108d6ee2f48970bb4a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a></div><div class="ttdeci">#define RTC_TR_MNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03331">stm32f030x8.h:3331</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_a22f7249781fbce938f9c07d84a460f8c"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#a22f7249781fbce938f9c07d84a460f8c">rtc_set_time</a></div><div class="ttdeci">int rtc_set_time(struct tm *localt)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00051">rtc.c:51</a></div></div>
<div class="ttc" id="structtm_html_a18df301c1a10c8d493da86ce5c2aea78"><div class="ttname"><a href="structtm.html#a18df301c1a10c8d493da86ce5c2aea78">tm::tm_sec</a></div><div class="ttdeci">int tm_sec</div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00034">time.h:34</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga02edb2d87b7fe9936a0cffa96d4a7297"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a></div><div class="ttdeci">#define RTC_ALRMAR_MNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03537">stm32f030x8.h:3537</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_a52956962a2867861fdda6c4f44ba81c3"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#a52956962a2867861fdda6c4f44ba81c3">rtc_get_time</a></div><div class="ttdeci">int rtc_get_time(struct tm *localt)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00073">rtc.c:73</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga5359a088f5d8b20ce74d920e46059304"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a></div><div class="ttdeci">#define RTC</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00415">ezr32wg330f256r60.h:415</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga747711823db36121b78c0eebb6140ca1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a></div><div class="ttdeci">#define RTC_TR_SU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03350">stm32f030x8.h:3350</a></div></div>
<div class="ttc" id="cc430_2periph_2rtc_8c_html_acf9024748b942a7ae375cf75951afa9c"><div class="ttname"><a href="cc430_2periph_2rtc_8c.html#acf9024748b942a7ae375cf75951afa9c">rtc_init</a></div><div class="ttdeci">void rtc_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="cc430_2periph_2rtc_8c_source.html#l00033">rtc.c:33</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab2706e31a1bc8d95b682fe47611e0dd3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a></div><div class="ttdeci">#define RTC_CR_FMT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03438">stm32f030x8.h:3438</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4489fa85d1552b8f40faed93483a5d35"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></div><div class="ttdeci">#define EXTI_IMR_MR17</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l01231">stm32f030x8.h:1231</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga491fda42cfad244596737347fe157142"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a></div><div class="ttdeci">#define RTC_ALRMAR_HU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03527">stm32f030x8.h:3527</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52e40cec8161ee20176d92d547fef350"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a></div><div class="ttdeci">#define RTC_DR_DT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03389">stm32f030x8.h:3389</a></div></div>
<div class="ttc" id="structtm_html_a4d171061df9e012fcfbd1172b8440d5f"><div class="ttname"><a href="structtm.html#a4d171061df9e012fcfbd1172b8440d5f">tm::tm_hour</a></div><div class="ttdeci">int tm_hour</div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00036">time.h:36</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03142">stm32f030x8.h:3142</a></div></div>
<div class="ttc" id="structtm_html_a994c4f4519ba57e186580d21cc86f9e5"><div class="ttname"><a href="structtm.html#a994c4f4519ba57e186580d21cc86f9e5">tm::tm_year</a></div><div class="ttdeci">int tm_year</div><div class="ttdef"><b>Definition:</b> <a href="msp430__common_2include_2time_8h_source.html#l00039">time.h:39</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga22d67ff770aa27509d79afde1865c845"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a></div><div class="ttdeci">#define RTC_ALRMAR_MNU</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03543">stm32f030x8.h:3543</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadbc7d82eb61e2adf0a955ef0cc97690f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a></div><div class="ttdeci">#define EXTI_PR_PR17</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l01647">stm32f030x8.h:1647</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:59 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
