LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY div5 IS
  PORT(clk:IN std_logic;
       clr:IN std_logic;
       cp5: BUFFER std_logic);
END div5;

ARCHITECTURE hf OF div5 IS
  BEGIN
   PROCESS(clr,clk)
     BEGIN
      IF clr='0' THEN
       cp5<='0';
       ELSIF(clk'event AND clk='1') THEN
        IF (cp5='1') THEN
            cp5<='0';
           ELSE cp5<='1';
        END IF;
      END IF;
   END PROCESS;
END hf;