
(rules PCB CellLight
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout on)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 75)
    (plane_via_costs 1)
    (start_ripup_costs 50)
    (start_pass_no 3744)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
  )
  (rule
    (width 250.0)
    (clear 200.2)
    (clear 125.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "Net-(C1-Pad2)" GND +3V3 "Net-(C3-Pad2)" "Net-(C3-Pad1)" "Net-(D10-Pad4)" "PORT1_IO" "PORT2_IO"
    "PORT3_IO" PGEC PGED RESET SDA SCL "Net-(R4-Pad1)" "Net-(R5-Pad1)"
    "Net-(R7-Pad2)" "PWM_OUT" "PORT3_SEL" "FRAM_WP" "PORT2_SEL" "PORT1_SEL" "IO_COM"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class power
    +5V +VDC "PRI_HI" "PRI_LO"
    (clearance_class default)
    (via_rule default)
    (rule
      (width 400.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)