// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from stb_from_utf8_bb_B2_stall_region
// SystemVerilog created on Sun May 24 22:41:05 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module stb_from_utf8_bb_B2_stall_region (
    input wire [63:0] in_lm2002_stb_from_utf8_avm_readdata,
    input wire [0:0] in_lm2002_stb_from_utf8_avm_writeack,
    input wire [0:0] in_lm2002_stb_from_utf8_avm_waitrequest,
    input wire [0:0] in_lm2002_stb_from_utf8_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [63:0] in_intel_reserved_ffwd_0_0,
    input wire [63:0] in_intel_reserved_ffwd_1_0,
    input wire [31:0] in_intel_reserved_ffwd_2_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [7:0] in_intel_reserved_ffwd_4_0,
    input wire [0:0] in_intel_reserved_ffwd_5_0,
    input wire [0:0] in_intel_reserved_ffwd_6_0,
    output wire [31:0] out_intel_reserved_ffwd_7_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_ml3_stb_from_utf8_avm_readdata,
    input wire [0:0] in_ml3_stb_from_utf8_avm_writeack,
    input wire [0:0] in_ml3_stb_from_utf8_avm_waitrequest,
    input wire [0:0] in_ml3_stb_from_utf8_avm_readdatavalid,
    output wire [63:0] out_lm2002_stb_from_utf8_avm_address,
    output wire [0:0] out_lm2002_stb_from_utf8_avm_enable,
    output wire [0:0] out_lm2002_stb_from_utf8_avm_read,
    output wire [0:0] out_lm2002_stb_from_utf8_avm_write,
    output wire [63:0] out_lm2002_stb_from_utf8_avm_writedata,
    output wire [7:0] out_lm2002_stb_from_utf8_avm_byteenable,
    output wire [0:0] out_lm2002_stb_from_utf8_avm_burstcount,
    output wire [31:0] out_intel_reserved_ffwd_8_0,
    output wire [0:0] out_masked,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_ml2664_stb_from_utf8_avm_readdata,
    input wire [0:0] in_ml2664_stb_from_utf8_avm_writeack,
    input wire [0:0] in_ml2664_stb_from_utf8_avm_waitrequest,
    input wire [0:0] in_ml2664_stb_from_utf8_avm_readdatavalid,
    output wire [63:0] out_ml3_stb_from_utf8_avm_address,
    output wire [0:0] out_ml3_stb_from_utf8_avm_enable,
    output wire [0:0] out_ml3_stb_from_utf8_avm_read,
    output wire [0:0] out_ml3_stb_from_utf8_avm_write,
    output wire [63:0] out_ml3_stb_from_utf8_avm_writedata,
    output wire [7:0] out_ml3_stb_from_utf8_avm_byteenable,
    output wire [0:0] out_ml3_stb_from_utf8_avm_burstcount,
    input wire [63:0] in_memdep_stb_from_utf8_avm_readdata,
    input wire [0:0] in_memdep_stb_from_utf8_avm_writeack,
    input wire [0:0] in_memdep_stb_from_utf8_avm_waitrequest,
    input wire [0:0] in_memdep_stb_from_utf8_avm_readdatavalid,
    output wire [63:0] out_ml2664_stb_from_utf8_avm_address,
    output wire [0:0] out_ml2664_stb_from_utf8_avm_enable,
    output wire [0:0] out_ml2664_stb_from_utf8_avm_read,
    output wire [0:0] out_ml2664_stb_from_utf8_avm_write,
    output wire [63:0] out_ml2664_stb_from_utf8_avm_writedata,
    output wire [7:0] out_ml2664_stb_from_utf8_avm_byteenable,
    output wire [0:0] out_ml2664_stb_from_utf8_avm_burstcount,
    input wire [63:0] in_memdep_6_stb_from_utf8_avm_readdata,
    input wire [0:0] in_memdep_6_stb_from_utf8_avm_writeack,
    input wire [0:0] in_memdep_6_stb_from_utf8_avm_waitrequest,
    input wire [0:0] in_memdep_6_stb_from_utf8_avm_readdatavalid,
    output wire [63:0] out_memdep_stb_from_utf8_avm_address,
    output wire [0:0] out_memdep_stb_from_utf8_avm_enable,
    output wire [0:0] out_memdep_stb_from_utf8_avm_read,
    output wire [0:0] out_memdep_stb_from_utf8_avm_write,
    output wire [63:0] out_memdep_stb_from_utf8_avm_writedata,
    output wire [7:0] out_memdep_stb_from_utf8_avm_byteenable,
    output wire [0:0] out_memdep_stb_from_utf8_avm_burstcount,
    input wire [63:0] in_lm2545_stb_from_utf8_avm_readdata,
    input wire [0:0] in_lm2545_stb_from_utf8_avm_writeack,
    input wire [0:0] in_lm2545_stb_from_utf8_avm_waitrequest,
    input wire [0:0] in_lm2545_stb_from_utf8_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_o_active,
    output wire [63:0] out_memdep_6_stb_from_utf8_avm_address,
    output wire [0:0] out_memdep_6_stb_from_utf8_avm_enable,
    output wire [0:0] out_memdep_6_stb_from_utf8_avm_read,
    output wire [0:0] out_memdep_6_stb_from_utf8_avm_write,
    output wire [63:0] out_memdep_6_stb_from_utf8_avm_writedata,
    output wire [7:0] out_memdep_6_stb_from_utf8_avm_byteenable,
    output wire [0:0] out_memdep_6_stb_from_utf8_avm_burstcount,
    output wire [0:0] out_lsu_memdep_6_o_active,
    output wire [63:0] out_lm2545_stb_from_utf8_avm_address,
    output wire [0:0] out_lm2545_stb_from_utf8_avm_enable,
    output wire [0:0] out_lm2545_stb_from_utf8_avm_read,
    output wire [0:0] out_lm2545_stb_from_utf8_avm_write,
    output wire [63:0] out_lm2545_stb_from_utf8_avm_writedata,
    output wire [7:0] out_lm2545_stb_from_utf8_avm_byteenable,
    output wire [0:0] out_lm2545_stb_from_utf8_avm_burstcount,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [16:0] c_i17_65535329_q;
    wire [31:0] c_i32_0335_q;
    wire [31:0] c_i32_1023361_q;
    wire [31:0] c_i32_10360_q;
    wire [31:0] c_i32_11367_q;
    wire [31:0] c_i32_12366_q;
    wire [31:0] c_i32_13365_q;
    wire [31:0] c_i32_1343_q;
    wire [31:0] c_i32_14364_q;
    wire [31:0] c_i32_2359_q;
    wire [31:0] c_i32_3374_q;
    wire [31:0] c_i32_4373_q;
    wire [31:0] c_i32_5372_q;
    wire [31:0] c_i32_6371_q;
    wire [31:0] c_i32_65535357_q;
    wire [31:0] c_i32_65536358_q;
    wire [31:0] c_i32_7370_q;
    wire [31:0] c_i32_8369_q;
    wire [31:0] c_i32_9368_q;
    wire [63:0] c_i64_1350_q;
    wire [63:0] c_i64_2349_q;
    wire [63:0] c_i64_3352_q;
    wire [63:0] c_i64_4363_q;
    wire [7:0] c_i8_112345_q;
    wire [7:0] c_i8_112347_q;
    wire [7:0] c_i8_12342_q;
    wire [7:0] c_i8_16340_q;
    wire [7:0] c_i8_2123_q;
    wire [7:0] c_i8_32337_q;
    wire [7:0] c_i8_47346_q;
    wire [7:0] c_i8_62339_q;
    wire [7:0] c_i8_64338_q;
    wire [7:0] c_i8_8341_q;
    wire [7:0] c_i8_96351_q;
    wire [63:0] c_i8_addrspace_1024_undef334_q;
    wire [7:0] c_i8_undef333_q;
    wire [0:0] i_acl_107_stb_from_utf8272_s;
    reg [31:0] i_acl_107_stb_from_utf8272_q;
    wire [0:0] i_acl_116_stb_from_utf8280_s;
    reg [31:0] i_acl_116_stb_from_utf8280_q;
    wire [0:0] i_acl_124_stb_from_utf8286_s;
    reg [31:0] i_acl_124_stb_from_utf8286_q;
    wire [0:0] i_acl_128_stb_from_utf8290_q;
    wire [0:0] i_acl_129_stb_from_utf8291_q;
    wire [0:0] i_acl_130_stb_from_utf8292_q;
    wire [0:0] i_acl_131_stb_from_utf8293_s;
    reg [31:0] i_acl_131_stb_from_utf8293_q;
    wire [0:0] i_acl_137_stb_from_utf8297_s;
    reg [31:0] i_acl_137_stb_from_utf8297_q;
    wire [0:0] i_acl_142_stb_from_utf8300_s;
    reg [31:0] i_acl_142_stb_from_utf8300_q;
    wire [0:0] i_acl_143_stb_from_utf8301_s;
    reg [31:0] i_acl_143_stb_from_utf8301_q;
    wire [0:0] i_acl_144_stb_from_utf8302_q;
    wire [0:0] i_acl_145_stb_from_utf8303_q;
    wire [0:0] i_acl_147_stb_from_utf8304_q;
    wire [0:0] i_acl_148_stb_from_utf8305_q;
    wire [0:0] i_acl_157_stb_from_utf8312_s;
    reg [0:0] i_acl_157_stb_from_utf8312_q;
    wire [0:0] i_acl_158_stb_from_utf8313_s;
    reg [0:0] i_acl_158_stb_from_utf8313_q;
    wire [0:0] i_acl_159_stb_from_utf8314_s;
    reg [0:0] i_acl_159_stb_from_utf8314_q;
    wire [0:0] i_acl_160_stb_from_utf8315_q;
    wire [0:0] i_acl_161_stb_from_utf8316_s;
    reg [31:0] i_acl_161_stb_from_utf8316_q;
    wire [0:0] i_acl_183_stb_from_utf827_q;
    wire [0:0] i_acl_189_stb_from_utf839_q;
    wire [0:0] i_acl_192_stb_from_utf8125_q;
    wire [0:0] i_acl_197_stb_from_utf853_q;
    wire [0:0] i_acl_199_not_stb_from_utf856_q;
    wire [0:0] i_acl_242_not_stb_from_utf8163_q;
    wire [0:0] i_acl_243_stb_from_utf8213_q;
    wire [0:0] i_acl_252_stb_from_utf8222_q;
    wire [0:0] i_acl_253_not_stb_from_utf8224_q;
    wire [0:0] i_acl_253_stb_from_utf8223_q;
    wire [0:0] i_acl_263_v_v_stb_from_utf8109_s;
    reg [63:0] i_acl_263_v_v_stb_from_utf8109_q;
    wire [62:0] i_acl_263_v_v_stb_from_utf8109_vt_const_63_q;
    wire [63:0] i_acl_263_v_v_stb_from_utf8109_vt_join_q;
    wire [0:0] i_acl_263_v_v_stb_from_utf8109_vt_select_0_b;
    wire [0:0] i_acl_265_v_v_stb_from_utf8112_s;
    reg [63:0] i_acl_265_v_v_stb_from_utf8112_q;
    wire [61:0] i_acl_265_v_v_stb_from_utf8112_vt_const_63_q;
    wire [63:0] i_acl_265_v_v_stb_from_utf8112_vt_join_q;
    wire [1:0] i_acl_265_v_v_stb_from_utf8112_vt_select_1_b;
    wire [0:0] i_acl_268_v_v_stb_from_utf884_s;
    reg [63:0] i_acl_268_v_v_stb_from_utf884_q;
    wire [63:0] i_acl_268_v_v_stb_from_utf884_vt_join_q;
    wire [1:0] i_acl_268_v_v_stb_from_utf884_vt_select_1_b;
    wire [0:0] i_acl_42_stb_from_utf8194_q;
    wire [0:0] i_acl_43_stb_from_utf8195_q;
    wire [0:0] i_acl_48_v_stb_from_utf8200_s;
    reg [63:0] i_acl_48_v_stb_from_utf8200_q;
    wire [60:0] i_acl_48_v_stb_from_utf8200_vt_const_63_q;
    wire [63:0] i_acl_48_v_stb_from_utf8200_vt_join_q;
    wire [0:0] i_acl_51_v_stb_from_utf8201_s;
    reg [63:0] i_acl_51_v_stb_from_utf8201_q;
    wire [63:0] i_acl_51_v_stb_from_utf8201_vt_join_q;
    wire [2:0] i_acl_51_v_stb_from_utf8201_vt_select_2_b;
    wire [0:0] i_acl_53_v_stb_from_utf8202_s;
    reg [63:0] i_acl_53_v_stb_from_utf8202_q;
    wire [63:0] i_acl_53_v_stb_from_utf8202_vt_join_q;
    wire [2:0] i_acl_53_v_stb_from_utf8202_vt_select_2_b;
    wire [32:0] i_acl_54_stb_from_utf8207_a;
    wire [32:0] i_acl_54_stb_from_utf8207_b;
    logic [32:0] i_acl_54_stb_from_utf8207_o;
    wire [32:0] i_acl_54_stb_from_utf8207_q;
    wire [0:0] i_acl_58_demorgan_stb_from_utf8235_qi;
    reg [0:0] i_acl_58_demorgan_stb_from_utf8235_q;
    wire [0:0] i_acl_58_stb_from_utf8236_q;
    wire [0:0] i_acl_61_stb_from_utf8238_q;
    wire [0:0] i_acl_62_stb_from_utf8239_s;
    reg [31:0] i_acl_62_stb_from_utf8239_q;
    wire [29:0] i_acl_62_stb_from_utf8239_vt_const_31_q;
    wire [31:0] i_acl_62_stb_from_utf8239_vt_join_q;
    wire [1:0] i_acl_62_stb_from_utf8239_vt_select_1_b;
    wire [0:0] i_acl_65_stb_from_utf8241_q;
    wire [0:0] i_acl_66_stb_from_utf8242_s;
    reg [31:0] i_acl_66_stb_from_utf8242_q;
    wire [31:0] i_acl_66_stb_from_utf8242_vt_join_q;
    wire [1:0] i_acl_66_stb_from_utf8242_vt_select_1_b;
    wire [0:0] i_acl_73_stb_from_utf8248_s;
    reg [31:0] i_acl_73_stb_from_utf8248_q;
    wire [28:0] i_acl_73_stb_from_utf8248_vt_const_31_q;
    wire [31:0] i_acl_73_stb_from_utf8248_vt_join_q;
    wire [2:0] i_acl_73_stb_from_utf8248_vt_select_2_b;
    wire [0:0] i_acl_79_stb_from_utf8252_s;
    reg [31:0] i_acl_79_stb_from_utf8252_q;
    wire [31:0] i_acl_79_stb_from_utf8252_vt_join_q;
    wire [2:0] i_acl_79_stb_from_utf8252_vt_select_2_b;
    wire [0:0] i_acl_85_stb_from_utf8256_s;
    reg [31:0] i_acl_85_stb_from_utf8256_q;
    wire [31:0] i_acl_85_stb_from_utf8256_vt_join_q;
    wire [2:0] i_acl_85_stb_from_utf8256_vt_select_2_b;
    wire [0:0] i_acl_97_stb_from_utf8267_s;
    reg [31:0] i_acl_97_stb_from_utf8267_q;
    wire [31:0] i_acl_97_stb_from_utf8267_vt_join_q;
    wire [2:0] i_acl_97_stb_from_utf8267_vt_select_2_b;
    wire [32:0] i_add143_stb_from_utf8141_a;
    wire [32:0] i_add143_stb_from_utf8141_b;
    logic [32:0] i_add143_stb_from_utf8141_o;
    wire [32:0] i_add143_stb_from_utf8141_q;
    wire [30:0] i_addr257_v_v_stb_from_utf8180_vt_const_31_q;
    wire [31:0] i_addr257_v_v_stb_from_utf8180_vt_join_q;
    wire [0:0] i_addr257_v_v_stb_from_utf8180_vt_select_0_b;
    wire [32:0] i_addr260_v_v_stb_from_utf8181_a;
    wire [32:0] i_addr260_v_v_stb_from_utf8181_b;
    logic [32:0] i_addr260_v_v_stb_from_utf8181_o;
    wire [32:0] i_addr260_v_v_stb_from_utf8181_q;
    wire [21:0] i_and147_stb_from_utf8147_vt_const_31_q;
    wire [31:0] i_and147_stb_from_utf8147_vt_join_q;
    wire [9:0] i_and147_stb_from_utf8147_vt_select_9_b;
    wire [31:0] i_and151_stb_from_utf8171_q;
    wire [31:0] i_and151_stb_from_utf8171_vt_join_q;
    wire [9:0] i_and151_stb_from_utf8171_vt_select_9_b;
    wire [16:0] i_cleanups_shl_stb_from_utf83_vt_join_q;
    wire [15:0] i_cleanups_shl_stb_from_utf83_vt_select_16_b;
    wire [9:0] i_cmp101_stb_from_utf869_a;
    wire [9:0] i_cmp101_stb_from_utf869_b;
    logic [9:0] i_cmp101_stb_from_utf869_o;
    wire [0:0] i_cmp101_stb_from_utf869_c;
    wire [0:0] i_cmp110_stb_from_utf872_q;
    wire [0:0] i_cmp120_not_stb_from_utf8107_q;
    wire [0:0] i_cmp138_stb_from_utf8137_q;
    wire [33:0] i_cmp141_stb_from_utf8139_a;
    wire [33:0] i_cmp141_stb_from_utf8139_b;
    logic [33:0] i_cmp141_stb_from_utf8139_o;
    wire [0:0] i_cmp141_stb_from_utf8139_c;
    wire [0:0] i_cmp144_not_stb_from_utf8145_q;
    wire [33:0] i_cmp144_stb_from_utf8143_a;
    wire [33:0] i_cmp144_stb_from_utf8143_b;
    logic [33:0] i_cmp144_stb_from_utf8143_o;
    wire [0:0] i_cmp144_stb_from_utf8143_c;
    wire [0:0] i_cmp17_stb_from_utf8120_q;
    wire [0:0] i_cmp29_stb_from_utf831_q;
    wire [0:0] i_cmp32_stb_from_utf835_q;
    wire [0:0] i_cmp42_stb_from_utf846_q;
    wire [9:0] i_cmp46_stb_from_utf896_a;
    wire [9:0] i_cmp46_stb_from_utf896_b;
    logic [9:0] i_cmp46_stb_from_utf896_o;
    wire [0:0] i_cmp46_stb_from_utf896_c;
    wire [0:0] i_cmp55_stb_from_utf899_qi;
    reg [0:0] i_cmp55_stb_from_utf899_q;
    wire [0:0] i_cmp65_not_stb_from_utf8127_q;
    wire [0:0] i_cmp6_stb_from_utf825_q;
    wire [0:0] i_cmp78_stb_from_utf841_q;
    wire [9:0] i_cmp81_stb_from_utf843_a;
    wire [9:0] i_cmp81_stb_from_utf843_b;
    logic [9:0] i_cmp81_stb_from_utf843_o;
    wire [0:0] i_cmp81_stb_from_utf843_c;
    wire [0:0] i_cmp85_stb_from_utf848_q;
    wire [0:0] i_cmp97_stb_from_utf867_q;
    wire [0:0] i_cmp9_not_stb_from_utf829_q;
    wire [9:0] i_cmp9_stb_from_utf828_a;
    wire [9:0] i_cmp9_stb_from_utf828_b;
    logic [9:0] i_cmp9_stb_from_utf828_o;
    wire [0:0] i_cmp9_stb_from_utf828_c;
    wire [33:0] i_cmp_stb_from_utf818_a;
    wire [33:0] i_cmp_stb_from_utf818_b;
    logic [33:0] i_cmp_stb_from_utf818_o;
    wire [0:0] i_cmp_stb_from_utf818_c;
    wire [23:0] i_conv_stb_from_utf820_vt_const_31_q;
    wire [31:0] i_conv_stb_from_utf820_vt_join_q;
    wire [7:0] i_conv_stb_from_utf820_vt_select_7_b;
    wire [0:0] i_first_cleanup_xor44_or_stb_from_utf889_q;
    wire [0:0] i_first_cleanup_xor45_or_stb_from_utf8117_q;
    wire [0:0] i_first_cleanup_xor46_or_stb_from_utf8168_q;
    wire [0:0] i_first_cleanup_xor47_or_stb_from_utf8190_q;
    wire [0:0] i_first_cleanup_xor48_or_stb_from_utf8228_q;
    wire [0:0] i_first_cleanup_xor_or_stb_from_utf862_q;
    wire [32:0] i_inc23_stb_from_utf845_a;
    wire [32:0] i_inc23_stb_from_utf845_b;
    logic [32:0] i_inc23_stb_from_utf845_o;
    wire [32:0] i_inc23_stb_from_utf845_q;
    wire [31:0] i_inc_stb_from_utf8206_vt_join_q;
    wire [0:0] i_inc_stb_from_utf8206_vt_select_0_b;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_dest_data_out_6_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_valid_out;
    wire [7:0] i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_dest_data_out_0_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_dest_data_out_0_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_intel_reserved_ffwd_7_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_intel_reserved_ffwd_8_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_valid_out;
    wire [63:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_lsu_memdep_6_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_lsu_memdep_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_writeack;
    wire [63:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_address;
    wire [0:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_enable;
    wire [0:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_read;
    wire [0:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_write;
    wire [63:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_address;
    wire [0:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_enable;
    wire [0:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_read;
    wire [0:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_write;
    wire [63:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_valid;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_valid_out;
    wire [16:0] i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_feedback_stall_out_13;
    wire [0:0] i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_valid_out;
    wire [16:0] i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_feedback_stall_out_12;
    wire [0:0] i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_feedback_stall_out_11;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_feedback_stall_out_10;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_feedback_stall_out_9;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_feedback_stall_out_7;
    wire [0:0] i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_valid_out;
    wire [7:0] i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_feedback_stall_out_6;
    wire [0:0] i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_feedback_stall_out_8;
    wire [0:0] i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_feedback_out_13;
    wire [0:0] i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_feedback_valid_out_13;
    wire [0:0] i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_feedback_out_12;
    wire [0:0] i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_feedback_valid_out_12;
    wire [0:0] i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_feedback_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_feedback_valid_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_feedback_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_feedback_valid_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_feedback_out_9;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_feedback_valid_out_9;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_feedback_out_7;
    wire [0:0] i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_feedback_valid_out_7;
    wire [0:0] i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_feedback_out_6;
    wire [0:0] i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_feedback_valid_out_6;
    wire [0:0] i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_feedback_out_8;
    wire [0:0] i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_feedback_valid_out_8;
    wire [0:0] i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_valid_out;
    wire [0:0] i_masked_stb_from_utf8328_qi;
    reg [0:0] i_masked_stb_from_utf8328_q;
    wire [0:0] i_memdep_6_or_stb_from_utf8227_q;
    wire [0:0] i_memdep_phi10_or11_stb_from_utf8189_q;
    wire [0:0] i_memdep_phi10_or_stb_from_utf8167_q;
    wire [0:0] i_memdep_phi7_or_stb_from_utf861_q;
    wire [0:0] i_narrow328_stb_from_utf8179_q;
    wire [0:0] i_next_cleanups_stb_from_utf8324_s;
    reg [16:0] i_next_cleanups_stb_from_utf8324_q;
    wire [16:0] i_next_initerations_stb_from_utf86_vt_join_q;
    wire [15:0] i_next_initerations_stb_from_utf86_vt_select_15_b;
    wire [0:0] i_not_43_stb_from_utf8205_qi;
    reg [0:0] i_not_43_stb_from_utf8205_q;
    wire [0:0] i_not_cmp138_stb_from_utf8152_q;
    wire [0:0] i_not_cmp141_stb_from_utf8212_q;
    wire [0:0] i_not_cmp29_stb_from_utf877_q;
    wire [0:0] i_not_cmp6_stb_from_utf837_q;
    wire [0:0] i_not_or_cond4_stb_from_utf875_q;
    wire [0:0] i_not_or_cond59_stb_from_utf876_q;
    wire [0:0] i_notcmp_stb_from_utf8321_q;
    wire [8:0] i_off_stb_from_utf864_a;
    wire [8:0] i_off_stb_from_utf864_b;
    logic [8:0] i_off_stb_from_utf864_o;
    wire [8:0] i_off_stb_from_utf864_q;
    wire [21:0] i_or152_stb_from_utf8172_vt_const_31_q;
    wire [31:0] i_or152_stb_from_utf8172_vt_join_q;
    wire [9:0] i_or152_stb_from_utf8172_vt_select_9_b;
    wire [0:0] i_or43_stb_from_utf8323_qi;
    reg [0:0] i_or43_stb_from_utf8323_q;
    wire [0:0] i_or_cond4_stb_from_utf866_q;
    wire [0:0] i_or_cond59_stb_from_utf844_qi;
    reg [0:0] i_or_cond59_stb_from_utf844_q;
    wire [0:0] i_or_cond66_not_stb_from_utf8102_q;
    wire [0:0] i_or_cond66_stb_from_utf8101_q;
    wire [0:0] i_or_cond67_not_stb_from_utf870_q;
    wire [0:0] i_or_cond68_stb_from_utf874_qi;
    reg [0:0] i_or_cond68_stb_from_utf874_q;
    wire [0:0] i_or_cond_not80_stb_from_utf895_q;
    wire [0:0] i_or_cond_not_stb_from_utf897_qi;
    reg [0:0] i_or_cond_not_stb_from_utf897_q;
    wire [0:0] i_or_cond_stb_from_utf894_qi;
    reg [0:0] i_or_cond_stb_from_utf894_q;
    wire [21:0] i_or_stb_from_utf8148_vt_const_31_q;
    wire [31:0] i_or_stb_from_utf8148_vt_join_q;
    wire [9:0] i_or_stb_from_utf8148_vt_select_9_b;
    wire [0:0] i_pred_sel259_demorgan_not_stb_from_utf8186_q;
    wire [0:0] i_pred_sel264_demorgan_not_stb_from_utf8114_q;
    wire [0:0] i_pred_sel267_demorgan_not_stb_from_utf886_q;
    wire [0:0] i_pred_sel267_demorgan_stb_from_utf883_q;
    wire [0:0] i_reduction_stb_from_utf8_0_stb_from_utf8208_s;
    reg [31:0] i_reduction_stb_from_utf8_0_stb_from_utf8208_q;
    wire [0:0] i_reduction_stb_from_utf8_101_stb_from_utf8269_q;
    wire [0:0] i_reduction_stb_from_utf8_102_stb_from_utf8270_q;
    wire [0:0] i_reduction_stb_from_utf8_103_stb_from_utf8271_qi;
    reg [0:0] i_reduction_stb_from_utf8_103_stb_from_utf8271_q;
    wire [0:0] i_reduction_stb_from_utf8_104_stb_from_utf8273_q;
    wire [0:0] i_reduction_stb_from_utf8_105_stb_from_utf8274_q;
    wire [0:0] i_reduction_stb_from_utf8_106_stb_from_utf8275_q;
    wire [0:0] i_reduction_stb_from_utf8_108_stb_from_utf8276_q;
    wire [0:0] i_reduction_stb_from_utf8_109_stb_from_utf8277_q;
    wire [0:0] i_reduction_stb_from_utf8_110_stb_from_utf8278_qi;
    reg [0:0] i_reduction_stb_from_utf8_110_stb_from_utf8278_q;
    wire [0:0] i_reduction_stb_from_utf8_111_stb_from_utf8279_qi;
    reg [0:0] i_reduction_stb_from_utf8_111_stb_from_utf8279_q;
    wire [0:0] i_reduction_stb_from_utf8_112_stb_from_utf8281_q;
    wire [0:0] i_reduction_stb_from_utf8_114_stb_from_utf8282_q;
    wire [0:0] i_reduction_stb_from_utf8_116_stb_from_utf8283_q;
    wire [0:0] i_reduction_stb_from_utf8_117_stb_from_utf8284_q;
    wire [0:0] i_reduction_stb_from_utf8_118_stb_from_utf8285_qi;
    reg [0:0] i_reduction_stb_from_utf8_118_stb_from_utf8285_q;
    wire [0:0] i_reduction_stb_from_utf8_119_stb_from_utf8287_q;
    wire [0:0] i_reduction_stb_from_utf8_11_stb_from_utf878_q;
    wire [0:0] i_reduction_stb_from_utf8_121_stb_from_utf8288_q;
    wire [0:0] i_reduction_stb_from_utf8_122_stb_from_utf8289_qi;
    reg [0:0] i_reduction_stb_from_utf8_122_stb_from_utf8289_q;
    wire [0:0] i_reduction_stb_from_utf8_124_stb_from_utf8294_q;
    wire [0:0] i_reduction_stb_from_utf8_125_stb_from_utf8295_q;
    wire [0:0] i_reduction_stb_from_utf8_126_stb_from_utf8296_qi;
    reg [0:0] i_reduction_stb_from_utf8_126_stb_from_utf8296_q;
    wire [0:0] i_reduction_stb_from_utf8_129_stb_from_utf8298_qi;
    reg [0:0] i_reduction_stb_from_utf8_129_stb_from_utf8298_q;
    wire [0:0] i_reduction_stb_from_utf8_12_stb_from_utf879_q;
    wire [0:0] i_reduction_stb_from_utf8_130_stb_from_utf8299_qi;
    reg [0:0] i_reduction_stb_from_utf8_130_stb_from_utf8299_q;
    wire [0:0] i_reduction_stb_from_utf8_131_stb_from_utf8306_q;
    wire [0:0] i_reduction_stb_from_utf8_133_stb_from_utf8307_qi;
    reg [0:0] i_reduction_stb_from_utf8_133_stb_from_utf8307_q;
    wire [0:0] i_reduction_stb_from_utf8_134_stb_from_utf8308_q;
    wire [0:0] i_reduction_stb_from_utf8_135_stb_from_utf8309_qi;
    reg [0:0] i_reduction_stb_from_utf8_135_stb_from_utf8309_q;
    wire [0:0] i_reduction_stb_from_utf8_136_stb_from_utf8310_q;
    wire [0:0] i_reduction_stb_from_utf8_137_stb_from_utf8311_q;
    wire [0:0] i_reduction_stb_from_utf8_13_stb_from_utf880_q;
    wire [0:0] i_reduction_stb_from_utf8_14_stb_from_utf881_q;
    wire [0:0] i_reduction_stb_from_utf8_15_stb_from_utf882_q;
    wire [0:0] i_reduction_stb_from_utf8_17_stb_from_utf8103_q;
    wire [0:0] i_reduction_stb_from_utf8_18_stb_from_utf8104_qi;
    reg [0:0] i_reduction_stb_from_utf8_18_stb_from_utf8104_q;
    wire [0:0] i_reduction_stb_from_utf8_19_stb_from_utf8105_q;
    wire [0:0] i_reduction_stb_from_utf8_1_stb_from_utf8210_s;
    reg [31:0] i_reduction_stb_from_utf8_1_stb_from_utf8210_q;
    wire [0:0] i_reduction_stb_from_utf8_20_stb_from_utf8106_q;
    wire [0:0] i_reduction_stb_from_utf8_27_stb_from_utf8108_q;
    wire [0:0] i_reduction_stb_from_utf8_28_stb_from_utf8110_q;
    wire [0:0] i_reduction_stb_from_utf8_29_stb_from_utf8111_q;
    wire [0:0] i_reduction_stb_from_utf8_2_stb_from_utf8220_s;
    reg [0:0] i_reduction_stb_from_utf8_2_stb_from_utf8220_q;
    wire [0:0] i_reduction_stb_from_utf8_31_stb_from_utf8126_q;
    wire [0:0] i_reduction_stb_from_utf8_34_stb_from_utf8130_q;
    wire [0:0] i_reduction_stb_from_utf8_35_stb_from_utf8131_q;
    wire [0:0] i_reduction_stb_from_utf8_39_stb_from_utf8132_q;
    wire [0:0] i_reduction_stb_from_utf8_3_stb_from_utf8221_s;
    reg [0:0] i_reduction_stb_from_utf8_3_stb_from_utf8221_q;
    wire [0:0] i_reduction_stb_from_utf8_42_stb_from_utf8153_q;
    wire [0:0] i_reduction_stb_from_utf8_43_stb_from_utf8154_q;
    wire [0:0] i_reduction_stb_from_utf8_44_stb_from_utf8155_q;
    wire [0:0] i_reduction_stb_from_utf8_46_stb_from_utf8156_q;
    wire [0:0] i_reduction_stb_from_utf8_47_stb_from_utf8157_qi;
    reg [0:0] i_reduction_stb_from_utf8_47_stb_from_utf8157_q;
    wire [0:0] i_reduction_stb_from_utf8_48_stb_from_utf8158_q;
    wire [0:0] i_reduction_stb_from_utf8_49_stb_from_utf8159_q;
    wire [0:0] i_reduction_stb_from_utf8_4_stb_from_utf833_q;
    wire [0:0] i_reduction_stb_from_utf8_50_stb_from_utf8160_q;
    wire [0:0] i_reduction_stb_from_utf8_51_stb_from_utf8161_q;
    wire [0:0] i_reduction_stb_from_utf8_52_stb_from_utf8162_q;
    wire [0:0] i_reduction_stb_from_utf8_53_stb_from_utf8175_q;
    wire [0:0] i_reduction_stb_from_utf8_54_stb_from_utf8176_q;
    wire [0:0] i_reduction_stb_from_utf8_55_stb_from_utf8177_qi;
    reg [0:0] i_reduction_stb_from_utf8_55_stb_from_utf8177_q;
    wire [0:0] i_reduction_stb_from_utf8_57_stb_from_utf8178_q;
    wire [0:0] i_reduction_stb_from_utf8_59_stb_from_utf8193_q;
    wire [0:0] i_reduction_stb_from_utf8_5_stb_from_utf834_q;
    wire [0:0] i_reduction_stb_from_utf8_60_stb_from_utf8196_q;
    wire [0:0] i_reduction_stb_from_utf8_61_stb_from_utf8197_q;
    wire [0:0] i_reduction_stb_from_utf8_62_stb_from_utf8198_q;
    wire [0:0] i_reduction_stb_from_utf8_63_stb_from_utf8214_q;
    wire [0:0] i_reduction_stb_from_utf8_64_stb_from_utf8215_q;
    wire [0:0] i_reduction_stb_from_utf8_65_stb_from_utf8216_q;
    wire [0:0] i_reduction_stb_from_utf8_66_stb_from_utf8217_q;
    wire [0:0] i_reduction_stb_from_utf8_67_stb_from_utf8218_q;
    wire [0:0] i_reduction_stb_from_utf8_68_stb_from_utf8219_q;
    wire [0:0] i_reduction_stb_from_utf8_69_stb_from_utf8243_q;
    wire [0:0] i_reduction_stb_from_utf8_6_stb_from_utf851_q;
    wire [0:0] i_reduction_stb_from_utf8_71_stb_from_utf8244_q;
    wire [0:0] i_reduction_stb_from_utf8_72_stb_from_utf8245_q;
    wire [0:0] i_reduction_stb_from_utf8_73_stb_from_utf8246_q;
    wire [0:0] i_reduction_stb_from_utf8_74_stb_from_utf8247_q;
    wire [0:0] i_reduction_stb_from_utf8_75_stb_from_utf8249_q;
    wire [0:0] i_reduction_stb_from_utf8_78_stb_from_utf8250_q;
    wire [0:0] i_reduction_stb_from_utf8_79_stb_from_utf8251_q;
    wire [0:0] i_reduction_stb_from_utf8_7_stb_from_utf852_q;
    wire [0:0] i_reduction_stb_from_utf8_80_stb_from_utf8253_q;
    wire [0:0] i_reduction_stb_from_utf8_82_stb_from_utf8254_q;
    wire [0:0] i_reduction_stb_from_utf8_83_stb_from_utf8255_q;
    wire [0:0] i_reduction_stb_from_utf8_84_stb_from_utf8257_q;
    wire [0:0] i_reduction_stb_from_utf8_85_stb_from_utf8258_q;
    wire [0:0] i_reduction_stb_from_utf8_86_stb_from_utf8259_q;
    wire [0:0] i_reduction_stb_from_utf8_87_stb_from_utf8260_q;
    wire [0:0] i_reduction_stb_from_utf8_89_stb_from_utf8261_q;
    wire [0:0] i_reduction_stb_from_utf8_8_stb_from_utf854_q;
    wire [0:0] i_reduction_stb_from_utf8_90_stb_from_utf8262_q;
    wire [0:0] i_reduction_stb_from_utf8_91_stb_from_utf8263_q;
    wire [0:0] i_reduction_stb_from_utf8_92_stb_from_utf8264_q;
    wire [0:0] i_reduction_stb_from_utf8_93_stb_from_utf8265_q;
    wire [0:0] i_reduction_stb_from_utf8_94_stb_from_utf8266_qi;
    reg [0:0] i_reduction_stb_from_utf8_94_stb_from_utf8266_q;
    wire [0:0] i_reduction_stb_from_utf8_97_stb_from_utf8268_q;
    wire [0:0] i_reduction_stb_from_utf8_9_stb_from_utf855_q;
    wire [0:0] i_replace_phi_stb_from_utf812_s;
    reg [7:0] i_replace_phi_stb_from_utf812_q;
    wire [0:0] i_selcond_stb_from_utf8_0_stb_from_utf8209_qi;
    reg [0:0] i_selcond_stb_from_utf8_0_stb_from_utf8209_q;
    wire [0:0] i_str_063_replace_phi_stb_from_utf815_s;
    reg [63:0] i_str_063_replace_phi_stb_from_utf815_q;
    wire [32:0] i_sub_stb_from_utf8140_a;
    wire [32:0] i_sub_stb_from_utf8140_b;
    logic [32:0] i_sub_stb_from_utf8140_o;
    wire [32:0] i_sub_stb_from_utf8140_q;
    wire [0:0] i_tobool1_not_stb_from_utf823_q;
    wire [0:0] i_tobool_stb_from_utf8233_q;
    wire [0:0] i_unnamed_stb_from_utf8116_q;
    wire [7:0] i_unnamed_stb_from_utf8119_q;
    wire [5:0] i_unnamed_stb_from_utf8119_vt_const_5_q;
    wire [7:0] i_unnamed_stb_from_utf8119_vt_join_q;
    wire [1:0] i_unnamed_stb_from_utf8119_vt_select_7_b;
    wire [9:0] i_unnamed_stb_from_utf8146_vt_const_31_q;
    wire [31:0] i_unnamed_stb_from_utf8146_vt_join_q;
    wire [21:0] i_unnamed_stb_from_utf8146_vt_select_21_b;
    wire [0:0] i_unnamed_stb_from_utf8165_q;
    wire [0:0] i_unnamed_stb_from_utf8188_qi;
    reg [0:0] i_unnamed_stb_from_utf8188_q;
    wire [0:0] i_unnamed_stb_from_utf8199_qi;
    reg [0:0] i_unnamed_stb_from_utf8199_q;
    wire [0:0] i_unnamed_stb_from_utf8226_qi;
    reg [0:0] i_unnamed_stb_from_utf8226_q;
    wire [0:0] i_unnamed_stb_from_utf8237_q;
    wire [7:0] i_unnamed_stb_from_utf824_q;
    wire [0:0] i_unnamed_stb_from_utf8240_qi;
    reg [0:0] i_unnamed_stb_from_utf8240_q;
    wire [4:0] i_unnamed_stb_from_utf824_vt_const_4_q;
    wire [7:0] i_unnamed_stb_from_utf824_vt_join_q;
    wire [2:0] i_unnamed_stb_from_utf824_vt_select_7_b;
    wire [7:0] i_unnamed_stb_from_utf830_q;
    wire [3:0] i_unnamed_stb_from_utf830_vt_const_3_q;
    wire [7:0] i_unnamed_stb_from_utf830_vt_join_q;
    wire [3:0] i_unnamed_stb_from_utf830_vt_select_7_b;
    wire [0:0] i_unnamed_stb_from_utf8320_q;
    wire [0:0] i_unnamed_stb_from_utf838_q;
    wire [7:0] i_unnamed_stb_from_utf840_q;
    wire [2:0] i_unnamed_stb_from_utf840_vt_const_2_q;
    wire [7:0] i_unnamed_stb_from_utf840_vt_join_q;
    wire [4:0] i_unnamed_stb_from_utf840_vt_select_7_b;
    wire [0:0] i_unnamed_stb_from_utf858_q;
    wire [9:0] i_unnamed_stb_from_utf865_a;
    wire [9:0] i_unnamed_stb_from_utf865_b;
    logic [9:0] i_unnamed_stb_from_utf865_o;
    wire [0:0] i_unnamed_stb_from_utf865_c;
    wire [7:0] i_unnamed_stb_from_utf871_q;
    wire [7:0] i_unnamed_stb_from_utf871_vt_join_q;
    wire [1:0] i_unnamed_stb_from_utf871_vt_select_7_b;
    wire [0:0] i_unnamed_stb_from_utf888_q;
    wire [7:0] i_unnamed_stb_from_utf891_q;
    wire [7:0] i_unnamed_stb_from_utf891_vt_join_q;
    wire [2:0] i_unnamed_stb_from_utf891_vt_select_7_b;
    wire [0:0] i_unnamed_stb_from_utf892_q;
    wire [7:0] i_unnamed_stb_from_utf898_q;
    wire [7:0] i_unnamed_stb_from_utf898_vt_join_q;
    wire [1:0] i_unnamed_stb_from_utf898_vt_select_7_b;
    wire [0:0] i_val258_stb_from_utf8174_s;
    reg [31:0] i_val258_stb_from_utf8174_q;
    wire [0:0] i_val261_stb_from_utf8185_s;
    reg [31:0] i_val261_stb_from_utf8185_q;
    wire [0:0] i_val_stb_from_utf8173_s;
    reg [31:0] i_val_stb_from_utf8173_q;
    wire [0:0] i_while_body_branch_back_stb_from_utf8317_q;
    wire [0:0] i_xor_stb_from_utf82_q;
    wire [31:0] bgTrunc_i_acl_54_stb_from_utf8207_sel_x_b;
    wire [31:0] bgTrunc_i_add143_stb_from_utf8141_sel_x_b;
    wire [31:0] bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b;
    wire [31:0] bgTrunc_i_inc23_stb_from_utf845_sel_x_b;
    wire [7:0] bgTrunc_i_off_stb_from_utf864_sel_x_b;
    wire [31:0] bgTrunc_i_sub_stb_from_utf8140_sel_x_b;
    wire [31:0] c_i32_55296356_recast_x_q;
    wire [7:0] c_i8_12342_recast_x_q;
    wire [7:0] c_i8_128348_recast_x_q;
    wire [7:0] c_i8_16340_recast_x_q;
    wire [7:0] c_i8_19344_recast_x_q;
    wire [7:0] c_i8_32337_recast_x_q;
    wire [7:0] c_i8_64338_recast_x_q;
    wire [7:0] c_i8_96351_recast_x_q;
    wire [64:0] i_acl_265_v_stb_from_utf80_add_x_a;
    wire [64:0] i_acl_265_v_stb_from_utf80_add_x_b;
    logic [64:0] i_acl_265_v_stb_from_utf80_add_x_o;
    wire [64:0] i_acl_265_v_stb_from_utf80_add_x_q;
    wire [63:0] i_acl_265_v_stb_from_utf80_trunc_sel_x_b;
    wire [64:0] i_acl_268_v_stb_from_utf80_add_x_a;
    wire [64:0] i_acl_268_v_stb_from_utf80_add_x_b;
    logic [64:0] i_acl_268_v_stb_from_utf80_add_x_o;
    wire [64:0] i_acl_268_v_stb_from_utf80_add_x_q;
    wire [63:0] i_acl_268_v_stb_from_utf80_trunc_sel_x_b;
    wire [64:0] i_acl_53_stb_from_utf80_add_x_a;
    wire [64:0] i_acl_53_stb_from_utf80_add_x_b;
    logic [64:0] i_acl_53_stb_from_utf80_add_x_o;
    wire [64:0] i_acl_53_stb_from_utf80_add_x_q;
    wire [63:0] i_acl_53_stb_from_utf80_trunc_sel_x_b;
    wire [31:0] i_addr257_v_v_stb_from_utf8180_sel_x_b;
    wire [64:0] i_addr260_stb_from_utf80_add_x_a;
    wire [64:0] i_addr260_stb_from_utf80_add_x_b;
    logic [64:0] i_addr260_stb_from_utf80_add_x_o;
    wire [64:0] i_addr260_stb_from_utf80_add_x_q;
    wire [127:0] i_addr260_stb_from_utf80_mult_extender_x_q;
    wire [63:0] i_addr260_stb_from_utf80_trunc_sel_x_b;
    wire [63:0] i_addr260_stb_from_utf80_dupName_0_trunc_sel_x_b;
    wire [63:0] i_addr260_v_stb_from_utf8182_sel_x_b;
    wire [64:0] i_arrayidx150_stb_from_utf80_add_x_a;
    wire [64:0] i_arrayidx150_stb_from_utf80_add_x_b;
    logic [64:0] i_arrayidx150_stb_from_utf80_add_x_o;
    wire [64:0] i_arrayidx150_stb_from_utf80_add_x_q;
    wire [127:0] i_arrayidx150_stb_from_utf80_mult_extender_x_q;
    wire [63:0] i_arrayidx150_stb_from_utf80_trunc_sel_x_b;
    wire [63:0] i_arrayidx150_stb_from_utf80_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx87_stb_from_utf80_add_x_a;
    wire [64:0] i_arrayidx87_stb_from_utf80_add_x_b;
    logic [64:0] i_arrayidx87_stb_from_utf80_add_x_o;
    wire [64:0] i_arrayidx87_stb_from_utf80_add_x_q;
    wire [63:0] i_arrayidx87_stb_from_utf80_trunc_sel_x_b;
    wire [31:0] i_conv_stb_from_utf820_sel_x_b;
    wire [0:0] i_first_cleanup_stb_from_utf81_sel_x_b;
    wire [63:0] i_idxprom149_stb_from_utf8149_sel_x_b;
    wire [31:0] i_inc_stb_from_utf8206_sel_x_b;
    wire [0:0] i_last_initeration_stb_from_utf88_sel_x_b;
    wire [39:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_q;
    wire [39:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    wire [0:0] i_lm2545_toi1_intcast_stb_from_utf8231_sel_x_b;
    wire [0:0] stb_from_utf8_B2_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] stb_from_utf8_B2_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [9:0] i_and147_stb_from_utf8147_BitSelect_for_a_b;
    wire [31:0] i_and147_stb_from_utf8147_join_q;
    wire [9:0] i_or152_stb_from_utf8172_BitSelect_for_a_b;
    wire [31:0] i_or152_stb_from_utf8172_join_q;
    wire [9:0] i_or_stb_from_utf8148_BitSelect_for_a_b;
    wire [31:0] i_or_stb_from_utf8148_join_q;
    wire [0:0] i_tobool1_stb_from_utf821_cmp_sign_q;
    wire [35:0] i_addr260_stb_from_utf80_mult_x_sums_align_0_q;
    wire [35:0] i_addr260_stb_from_utf80_mult_x_sums_align_0_qint;
    wire [56:0] i_addr260_stb_from_utf80_mult_x_sums_join_1_q;
    wire [38:0] i_addr260_stb_from_utf80_mult_x_sums_align_2_q;
    wire [38:0] i_addr260_stb_from_utf80_mult_x_sums_align_2_qint;
    wire [27:0] i_addr260_stb_from_utf80_mult_x_sums_align_3_q;
    wire [27:0] i_addr260_stb_from_utf80_mult_x_sums_align_3_qint;
    wire [66:0] i_addr260_stb_from_utf80_mult_x_sums_join_4_q;
    wire [67:0] i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx150_stb_from_utf80_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx150_stb_from_utf80_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx150_stb_from_utf80_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx150_stb_from_utf80_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx150_stb_from_utf80_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx150_stb_from_utf80_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx150_stb_from_utf80_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx150_stb_from_utf80_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_q;
    wire [15:0] leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x_in;
    wire [15:0] leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x_b;
    wire [16:0] leftShiftStage0Idx1_uid725_i_cleanups_shl_stb_from_utf80_shift_x_q;
    wire [0:0] leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_s;
    reg [16:0] leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_q;
    wire [15:0] rightShiftStage0Idx1Rng1_uid731_i_next_initerations_stb_from_utf80_shift_x_b;
    wire [16:0] rightShiftStage0Idx1_uid733_i_next_initerations_stb_from_utf80_shift_x_q;
    wire [0:0] rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_s;
    reg [16:0] rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_q;
    wire [29:0] rightShiftStage0Idx1Rng2_uid739_i_unnamed_stb_from_utf80_shift_x_b;
    wire [1:0] rightShiftStage0Idx1Pad2_uid740_i_unnamed_stb_from_utf80_shift_x_q;
    wire [31:0] rightShiftStage0Idx1_uid741_i_unnamed_stb_from_utf80_shift_x_q;
    wire [0:0] rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_s;
    reg [31:0] rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q;
    wire [23:0] rightShiftStage1Idx1Rng8_uid744_i_unnamed_stb_from_utf80_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid746_i_unnamed_stb_from_utf80_shift_x_q;
    wire [0:0] rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_s;
    reg [31:0] rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_q;
    wire [11:0] i_addr260_stb_from_utf80_mult_x_im0_shift0_q;
    wire [11:0] i_addr260_stb_from_utf80_mult_x_im0_shift0_qint;
    wire [19:0] i_addr260_stb_from_utf80_mult_x_im3_shift0_q;
    wire [19:0] i_addr260_stb_from_utf80_mult_x_im3_shift0_qint;
    wire [19:0] i_addr260_stb_from_utf80_mult_x_im6_shift0_q;
    wire [19:0] i_addr260_stb_from_utf80_mult_x_im6_shift0_qint;
    wire [19:0] i_addr260_stb_from_utf80_mult_x_im9_shift0_q;
    wire [19:0] i_addr260_stb_from_utf80_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx150_stb_from_utf80_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx150_stb_from_utf80_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx150_stb_from_utf80_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx150_stb_from_utf80_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx150_stb_from_utf80_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx150_stb_from_utf80_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx150_stb_from_utf80_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx150_stb_from_utf80_mult_x_im9_shift0_qint;
    wire [2:0] i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_in;
    wire [0:0] i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_b;
    wire [0:0] i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_c;
    wire [9:0] i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_e;
    wire [1:0] join_for_coalesced_delay_0_q;
    wire [0:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [0:0] redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_in;
    wire redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_in;
    wire redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_data_in;
    wire [0:0] redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_out;
    wire redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_out;
    wire redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_data_out;
    reg [0:0] redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q;
    wire [0:0] redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_in;
    wire redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_in;
    wire redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_data_in;
    wire [0:0] redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_out;
    wire redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_out;
    wire redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_data_out;
    wire [0:0] redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in;
    wire redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in;
    wire redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_in;
    wire [0:0] redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out;
    wire redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out;
    wire redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out;
    reg [0:0] redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q;
    reg [0:0] redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q;
    wire [0:0] redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_in;
    wire redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_in;
    wire redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_data_in;
    wire [0:0] redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_out;
    wire redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_out;
    wire redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_data_out;
    reg [0:0] redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_q;
    wire [0:0] redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_in;
    wire redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_in;
    wire redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_data_in;
    wire [0:0] redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_out;
    wire redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_out;
    wire redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_data_out;
    wire [0:0] redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_in;
    wire redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_in;
    wire redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_data_in;
    wire [0:0] redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_out;
    wire redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_out;
    wire redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_data_out;
    wire [0:0] redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_in;
    wire redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_in;
    wire redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_data_in;
    wire [0:0] redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_out;
    wire redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_out;
    wire redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_data_out;
    reg [31:0] redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_q;
    reg [31:0] redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_q;
    wire [0:0] redist13_i_xor_stb_from_utf82_q_33_fifo_valid_in;
    wire redist13_i_xor_stb_from_utf82_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist13_i_xor_stb_from_utf82_q_33_fifo_stall_in;
    wire redist13_i_xor_stb_from_utf82_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist13_i_xor_stb_from_utf82_q_33_fifo_data_in;
    wire [0:0] redist13_i_xor_stb_from_utf82_q_33_fifo_valid_out;
    wire redist13_i_xor_stb_from_utf82_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist13_i_xor_stb_from_utf82_q_33_fifo_stall_out;
    wire redist13_i_xor_stb_from_utf82_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist13_i_xor_stb_from_utf82_q_33_fifo_data_out;
    wire [0:0] redist14_i_xor_stb_from_utf82_q_66_fifo_valid_in;
    wire redist14_i_xor_stb_from_utf82_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist14_i_xor_stb_from_utf82_q_66_fifo_stall_in;
    wire redist14_i_xor_stb_from_utf82_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist14_i_xor_stb_from_utf82_q_66_fifo_data_in;
    wire [0:0] redist14_i_xor_stb_from_utf82_q_66_fifo_valid_out;
    wire redist14_i_xor_stb_from_utf82_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist14_i_xor_stb_from_utf82_q_66_fifo_stall_out;
    wire redist14_i_xor_stb_from_utf82_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist14_i_xor_stb_from_utf82_q_66_fifo_data_out;
    wire [0:0] redist15_i_xor_stb_from_utf82_q_98_fifo_valid_in;
    wire redist15_i_xor_stb_from_utf82_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist15_i_xor_stb_from_utf82_q_98_fifo_stall_in;
    wire redist15_i_xor_stb_from_utf82_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist15_i_xor_stb_from_utf82_q_98_fifo_data_in;
    wire [0:0] redist15_i_xor_stb_from_utf82_q_98_fifo_valid_out;
    wire redist15_i_xor_stb_from_utf82_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist15_i_xor_stb_from_utf82_q_98_fifo_stall_out;
    wire redist15_i_xor_stb_from_utf82_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist15_i_xor_stb_from_utf82_q_98_fifo_data_out;
    reg [0:0] redist16_i_xor_stb_from_utf82_q_99_0_q;
    wire [0:0] redist17_i_xor_stb_from_utf82_q_129_fifo_valid_in;
    wire redist17_i_xor_stb_from_utf82_q_129_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist17_i_xor_stb_from_utf82_q_129_fifo_stall_in;
    wire redist17_i_xor_stb_from_utf82_q_129_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist17_i_xor_stb_from_utf82_q_129_fifo_data_in;
    wire [0:0] redist17_i_xor_stb_from_utf82_q_129_fifo_valid_out;
    wire redist17_i_xor_stb_from_utf82_q_129_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist17_i_xor_stb_from_utf82_q_129_fifo_stall_out;
    wire redist17_i_xor_stb_from_utf82_q_129_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist17_i_xor_stb_from_utf82_q_129_fifo_data_out;
    wire [0:0] redist18_i_xor_stb_from_utf82_q_160_fifo_valid_in;
    wire redist18_i_xor_stb_from_utf82_q_160_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist18_i_xor_stb_from_utf82_q_160_fifo_stall_in;
    wire redist18_i_xor_stb_from_utf82_q_160_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist18_i_xor_stb_from_utf82_q_160_fifo_data_in;
    wire [0:0] redist18_i_xor_stb_from_utf82_q_160_fifo_valid_out;
    wire redist18_i_xor_stb_from_utf82_q_160_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist18_i_xor_stb_from_utf82_q_160_fifo_stall_out;
    wire redist18_i_xor_stb_from_utf82_q_160_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist18_i_xor_stb_from_utf82_q_160_fifo_data_out;
    wire [0:0] redist19_i_xor_stb_from_utf82_q_193_fifo_valid_in;
    wire redist19_i_xor_stb_from_utf82_q_193_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist19_i_xor_stb_from_utf82_q_193_fifo_stall_in;
    wire redist19_i_xor_stb_from_utf82_q_193_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist19_i_xor_stb_from_utf82_q_193_fifo_data_in;
    wire [0:0] redist19_i_xor_stb_from_utf82_q_193_fifo_valid_out;
    wire redist19_i_xor_stb_from_utf82_q_193_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist19_i_xor_stb_from_utf82_q_193_fifo_stall_out;
    wire redist19_i_xor_stb_from_utf82_q_193_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist19_i_xor_stb_from_utf82_q_193_fifo_data_out;
    wire [0:0] redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_in;
    wire redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_in;
    wire redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist20_i_val261_stb_from_utf8185_q_31_fifo_data_in;
    wire [0:0] redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_out;
    wire redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_out;
    wire redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist20_i_val261_stb_from_utf8185_q_31_fifo_data_out;
    wire [0:0] redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_in;
    wire redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_in;
    wire redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist21_i_unnamed_stb_from_utf838_q_66_fifo_data_in;
    wire [0:0] redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_out;
    wire redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_out;
    wire redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist21_i_unnamed_stb_from_utf838_q_66_fifo_data_out;
    wire [0:0] redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_in;
    wire redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_in;
    wire redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist22_i_unnamed_stb_from_utf8226_q_61_fifo_data_in;
    wire [0:0] redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_out;
    wire redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_out;
    wire redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist22_i_unnamed_stb_from_utf8226_q_61_fifo_data_out;
    wire [0:0] redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_in;
    wire redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_in;
    wire redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_stb_from_utf8188_q_30_fifo_data_in;
    wire [0:0] redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_out;
    wire redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_out;
    wire redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_stb_from_utf8188_q_30_fifo_data_out;
    reg [0:0] redist25_i_tobool1_not_stb_from_utf823_q_1_0_q;
    wire [0:0] redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_in;
    wire redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_in;
    wire redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_data_in;
    wire [0:0] redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_out;
    wire redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_out;
    wire redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_data_out;
    wire [0:0] redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_in;
    wire redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_in;
    wire redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_data_in;
    wire [0:0] redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_out;
    wire redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_out;
    wire redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_data_out;
    wire [0:0] redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_in;
    wire redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_in;
    wire redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_data_in;
    wire [0:0] redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_out;
    wire redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_out;
    wire redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_data_out;
    reg [7:0] redist29_i_replace_phi_stb_from_utf812_q_1_0_q;
    wire [0:0] redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_in;
    wire redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_in;
    wire redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist30_i_replace_phi_stb_from_utf812_q_33_fifo_data_in;
    wire [0:0] redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_out;
    wire redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_out;
    wire redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist30_i_replace_phi_stb_from_utf812_q_33_fifo_data_out;
    reg [7:0] redist31_i_replace_phi_stb_from_utf812_q_34_0_q;
    wire [0:0] redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_in;
    wire redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_in;
    wire redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist32_i_replace_phi_stb_from_utf812_q_66_fifo_data_in;
    wire [0:0] redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_out;
    wire redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_out;
    wire redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist32_i_replace_phi_stb_from_utf812_q_66_fifo_data_out;
    wire [0:0] redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_in;
    wire redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_in;
    wire redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist33_i_replace_phi_stb_from_utf812_q_99_fifo_data_in;
    wire [0:0] redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_out;
    wire redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_out;
    wire redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist33_i_replace_phi_stb_from_utf812_q_99_fifo_data_out;
    wire [0:0] redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_in;
    wire redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_in;
    wire redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_data_in;
    wire [0:0] redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_out;
    wire redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_out;
    wire redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_data_out;
    wire [0:0] redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_in;
    wire redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_in;
    wire redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_data_in;
    wire [0:0] redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_out;
    wire redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_out;
    wire redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_data_out;
    wire [0:0] redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_in;
    wire redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_in;
    wire redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_data_in;
    wire [0:0] redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_out;
    wire redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_out;
    wire redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_data_out;
    reg [0:0] redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q;
    wire [0:0] redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_in;
    wire redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_in;
    wire redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_data_in;
    wire [0:0] redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_out;
    wire redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_out;
    wire redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_data_out;
    wire [0:0] redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_in;
    wire redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_in;
    wire redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_data_in;
    wire [0:0] redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_out;
    wire redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_out;
    wire redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_data_out;
    wire [0:0] redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_in;
    wire redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_in;
    wire redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_data_in;
    wire [0:0] redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_out;
    wire redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_out;
    wire redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_data_out;
    wire [0:0] redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_in;
    wire redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_in;
    wire redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_data_in;
    wire [0:0] redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_out;
    wire redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_out;
    wire redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_data_out;
    wire [0:0] redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_in;
    wire redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_in;
    wire redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_data_in;
    wire [0:0] redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_out;
    wire redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_out;
    wire redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_data_out;
    wire [0:0] redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_in;
    wire redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_in;
    wire redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_data_in;
    wire [0:0] redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_out;
    wire redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_out;
    wire redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_data_out;
    wire [0:0] redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_in;
    wire redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_in;
    wire redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_data_in;
    wire [0:0] redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_out;
    wire redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_out;
    wire redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_data_out;
    wire [0:0] redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_in;
    wire redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_in;
    wire redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_data_in;
    wire [0:0] redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_out;
    wire redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_out;
    wire redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_data_out;
    wire [0:0] redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_in;
    wire redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_in;
    wire redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_data_in;
    wire [0:0] redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_out;
    wire redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_out;
    wire redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_data_out;
    wire [0:0] redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_in;
    wire redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_in;
    wire redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_data_in;
    wire [0:0] redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_out;
    wire redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_out;
    wire redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_data_out;
    wire [0:0] redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_in;
    wire redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_in;
    wire redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_data_in;
    wire [0:0] redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_out;
    wire redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_out;
    wire redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_data_out;
    wire [0:0] redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_in;
    wire redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_in;
    wire redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_data_in;
    wire [0:0] redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_out;
    wire redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_out;
    wire redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_data_out;
    wire [0:0] redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_in;
    wire redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_in;
    wire redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_data_in;
    wire [0:0] redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_out;
    wire redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_out;
    wire redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_data_out;
    wire [0:0] redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_in;
    wire redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_in;
    wire redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist51_i_or_cond_stb_from_utf894_q_33_fifo_data_in;
    wire [0:0] redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_out;
    wire redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_out;
    wire redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist51_i_or_cond_stb_from_utf894_q_33_fifo_data_out;
    reg [0:0] redist52_i_or_cond_stb_from_utf894_q_34_0_q;
    wire [0:0] redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_in;
    wire redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_in;
    wire redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist53_i_or_cond_stb_from_utf894_q_127_fifo_data_in;
    wire [0:0] redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_out;
    wire redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_out;
    wire redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist53_i_or_cond_stb_from_utf894_q_127_fifo_data_out;
    wire [0:0] redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_in;
    wire redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_in;
    wire redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist54_i_or_cond68_stb_from_utf874_q_65_fifo_data_in;
    wire [0:0] redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_out;
    wire redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_out;
    wire redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist54_i_or_cond68_stb_from_utf874_q_65_fifo_data_out;
    reg [0:0] redist55_i_or_cond68_stb_from_utf874_q_66_0_q;
    wire [0:0] redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_in;
    wire redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_in;
    wire redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_data_in;
    wire [0:0] redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_out;
    wire redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_out;
    wire redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_data_out;
    reg [0:0] redist57_i_or_cond66_stb_from_utf8101_q_33_0_q;
    wire [0:0] redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_in;
    wire redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_in;
    wire redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_data_in;
    wire [0:0] redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_out;
    wire redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_out;
    wire redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_data_out;
    wire [0:0] redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_in;
    wire redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_in;
    wire redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist59_i_or_cond59_stb_from_utf844_q_34_fifo_data_in;
    wire [0:0] redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_out;
    wire redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_out;
    wire redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist59_i_or_cond59_stb_from_utf844_q_34_fifo_data_out;
    wire [0:0] redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_in;
    wire redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_in;
    wire redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist60_i_or_cond59_stb_from_utf844_q_99_fifo_data_in;
    wire [0:0] redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_out;
    wire redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_out;
    wire redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist60_i_or_cond59_stb_from_utf844_q_99_fifo_data_out;
    wire [0:0] redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_in;
    wire redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_in;
    wire redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist61_i_or_cond4_stb_from_utf866_q_65_fifo_data_in;
    wire [0:0] redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_out;
    wire redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_out;
    wire redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist61_i_or_cond4_stb_from_utf866_q_65_fifo_data_out;
    wire [0:0] redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_in;
    wire redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_in;
    wire redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_data_in;
    wire [0:0] redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_out;
    wire redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_out;
    wire redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_data_out;
    wire [0:0] redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_in;
    wire redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_in;
    wire redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_data_in;
    wire [0:0] redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_out;
    wire redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_out;
    wire redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_data_out;
    wire [0:0] redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_in;
    wire redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_in;
    wire redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_data_in;
    wire [0:0] redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_out;
    wire redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_out;
    wire redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_data_out;
    wire [0:0] redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_in;
    wire redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_in;
    wire redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_data_in;
    wire [0:0] redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_out;
    wire redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_out;
    wire redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_data_out;
    wire [0:0] redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_in;
    wire redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_in;
    wire redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_data_in;
    wire [0:0] redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_out;
    wire redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_out;
    wire redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_data_out;
    reg [0:0] redist67_i_not_cmp6_stb_from_utf837_q_66_0_q;
    wire [0:0] redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_in;
    wire redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_in;
    wire redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_data_in;
    wire [0:0] redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_out;
    wire redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_out;
    wire redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_data_out;
    reg [0:0] redist69_i_not_cmp29_stb_from_utf877_q_65_0_q;
    wire [0:0] redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_in;
    wire redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_in;
    wire redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_data_in;
    wire [0:0] redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_out;
    wire redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_out;
    wire redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_data_out;
    wire [0:0] redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_in;
    wire redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_in;
    wire redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_data_in;
    wire [0:0] redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_out;
    wire redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_out;
    wire redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_data_out;
    wire [0:0] redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_in;
    wire redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_in;
    wire redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_data_in;
    wire [0:0] redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_out;
    wire redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_out;
    wire redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_data_out;
    reg [31:0] redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_0_q;
    reg [31:0] redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q;
    reg [31:0] redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_q;
    wire [0:0] redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_in;
    wire redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_in;
    wire redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_data_in;
    wire [0:0] redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_out;
    wire redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_out;
    wire redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_data_out;
    wire [0:0] redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_in;
    wire redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_in;
    wire redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_data_in;
    wire [0:0] redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_out;
    wire redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_out;
    wire redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_data_out;
    wire [0:0] redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_in;
    wire redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_in;
    wire redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_data_in;
    wire [0:0] redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_out;
    wire redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_out;
    wire redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_data_out;
    wire [0:0] redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_in;
    wire redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_in;
    wire redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_in_bitsignaltemp;
    wire [16:0] redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_data_in;
    wire [0:0] redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_out;
    wire redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_out;
    wire redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_out_bitsignaltemp;
    wire [16:0] redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_data_out;
    wire [0:0] redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_in;
    wire redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_in;
    wire redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_data_in;
    wire [0:0] redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_out;
    wire redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_out;
    wire redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_data_out;
    wire [0:0] redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_in;
    wire redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_in;
    wire redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_data_in;
    wire [0:0] redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_out;
    wire redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_out;
    wire redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_data_out;
    wire [0:0] redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_in;
    wire redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_in;
    wire redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_data_in;
    wire [0:0] redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_out;
    wire redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_out;
    wire redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_data_out;
    reg [0:0] redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_q;
    reg [0:0] redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_q;
    wire [0:0] redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_in;
    wire redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_in;
    wire redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_data_in;
    wire [0:0] redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_out;
    wire redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_out;
    wire redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_data_out;
    wire [0:0] redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_in;
    wire redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_in;
    wire redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_in_bitsignaltemp;
    wire [7:0] redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_data_in;
    wire [0:0] redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_out;
    wire redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_out;
    wire redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_out_bitsignaltemp;
    wire [7:0] redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_data_out;
    reg [0:0] redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_q;
    wire [0:0] redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_in;
    wire redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_in;
    wire redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_data_in;
    wire [0:0] redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_out;
    wire redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_out;
    wire redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_data_out;
    wire [0:0] redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_in;
    wire redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_in;
    wire redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_data_in;
    wire [0:0] redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_out;
    wire redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_out;
    wire redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_data_out;
    wire [0:0] redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_in;
    wire redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_in;
    wire redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_data_in;
    wire [0:0] redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_out;
    wire redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_out;
    wire redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_data_out;
    wire [0:0] redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_in;
    wire redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_in;
    wire redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist89_i_cmp_stb_from_utf818_c_34_fifo_data_in;
    wire [0:0] redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_out;
    wire redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_out;
    wire redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist89_i_cmp_stb_from_utf818_c_34_fifo_data_out;
    wire [0:0] redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_in;
    wire redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_in;
    wire redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist90_i_cmp_stb_from_utf818_c_67_fifo_data_in;
    wire [0:0] redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_out;
    wire redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_out;
    wire redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist90_i_cmp_stb_from_utf818_c_67_fifo_data_out;
    wire [0:0] redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_in;
    wire redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_in;
    wire redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist91_i_cmp_stb_from_utf818_c_98_fifo_data_in;
    wire [0:0] redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_out;
    wire redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_out;
    wire redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist91_i_cmp_stb_from_utf818_c_98_fifo_data_out;
    reg [0:0] redist92_i_cmp_stb_from_utf818_c_99_0_q;
    reg [0:0] redist93_i_cmp_stb_from_utf818_c_100_0_q;
    wire [0:0] redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_in;
    wire redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_in;
    wire redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist94_i_cmp_stb_from_utf818_c_193_fifo_data_in;
    wire [0:0] redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_out;
    wire redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_out;
    wire redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist94_i_cmp_stb_from_utf818_c_193_fifo_data_out;
    reg [0:0] redist95_i_cmp_stb_from_utf818_c_194_0_q;
    wire [0:0] redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_in;
    wire redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_in;
    wire redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist96_i_cmp9_stb_from_utf828_c_33_fifo_data_in;
    wire [0:0] redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_out;
    wire redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_out;
    wire redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist96_i_cmp9_stb_from_utf828_c_33_fifo_data_out;
    wire [0:0] redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_in;
    wire redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_in;
    wire redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_data_in;
    wire [0:0] redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_out;
    wire redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_out;
    wire redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_data_out;
    wire [0:0] redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_in;
    wire redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_in;
    wire redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_data_in;
    wire [0:0] redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_out;
    wire redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_out;
    wire redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_data_out;
    wire [0:0] redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_in;
    wire redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_in;
    wire redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist99_i_cmp6_stb_from_utf825_q_33_fifo_data_in;
    wire [0:0] redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_out;
    wire redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_out;
    wire redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist99_i_cmp6_stb_from_utf825_q_33_fifo_data_out;
    wire [0:0] redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_in;
    wire redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_in;
    wire redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist100_i_cmp6_stb_from_utf825_q_66_fifo_data_in;
    wire [0:0] redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_out;
    wire redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_out;
    wire redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist100_i_cmp6_stb_from_utf825_q_66_fifo_data_out;
    wire [0:0] redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_in;
    wire redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_in;
    wire redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist101_i_cmp6_stb_from_utf825_q_98_fifo_data_in;
    wire [0:0] redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_out;
    wire redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_out;
    wire redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist101_i_cmp6_stb_from_utf825_q_98_fifo_data_out;
    reg [0:0] redist102_i_cmp6_stb_from_utf825_q_99_0_q;
    wire [0:0] redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_in;
    wire redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_in;
    wire redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist103_i_cmp6_stb_from_utf825_q_192_fifo_data_in;
    wire [0:0] redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_out;
    wire redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_out;
    wire redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist103_i_cmp6_stb_from_utf825_q_192_fifo_data_out;
    reg [0:0] redist104_i_cmp65_not_stb_from_utf8127_q_1_0_q;
    wire [0:0] redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_in;
    wire redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_in;
    wire redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist105_i_cmp55_stb_from_utf899_q_33_fifo_data_in;
    wire [0:0] redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_out;
    wire redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_out;
    wire redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist105_i_cmp55_stb_from_utf899_q_33_fifo_data_out;
    wire [0:0] redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_in;
    wire redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_in;
    wire redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist106_i_cmp29_stb_from_utf831_q_33_fifo_data_in;
    wire [0:0] redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_out;
    wire redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_out;
    wire redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist106_i_cmp29_stb_from_utf831_q_33_fifo_data_out;
    wire [0:0] redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_in;
    wire redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_in;
    wire redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist107_i_cmp29_stb_from_utf831_q_65_fifo_data_in;
    wire [0:0] redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_out;
    wire redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_out;
    wire redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist107_i_cmp29_stb_from_utf831_q_65_fifo_data_out;
    wire [0:0] redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_in;
    wire redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_in;
    wire redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist108_i_cmp29_stb_from_utf831_q_99_fifo_data_in;
    wire [0:0] redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_out;
    wire redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_out;
    wire redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist108_i_cmp29_stb_from_utf831_q_99_fifo_data_out;
    wire [0:0] redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_in;
    wire redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_in;
    wire redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist109_i_cmp29_stb_from_utf831_q_192_fifo_data_in;
    wire [0:0] redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_out;
    wire redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_out;
    wire redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist109_i_cmp29_stb_from_utf831_q_192_fifo_data_out;
    wire [0:0] redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_in;
    wire redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_in;
    wire redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist110_i_cmp17_stb_from_utf8120_q_94_fifo_data_in;
    wire [0:0] redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_out;
    wire redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_out;
    wire redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist110_i_cmp17_stb_from_utf8120_q_94_fifo_data_out;
    reg [0:0] redist111_i_cmp144_stb_from_utf8143_c_2_0_q;
    reg [0:0] redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_q;
    wire [0:0] redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_in;
    wire redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_in;
    wire redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_in_bitsignaltemp;
    wire [2:0] redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_data_in;
    wire [0:0] redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_out;
    wire redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_out;
    wire redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_out_bitsignaltemp;
    wire [2:0] redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_data_out;
    reg [1:0] coalesced_delay_0_0_q;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_b;
    wire [7:0] bubble_join_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_q;
    wire [7:0] bubble_select_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_lm2002_stb_from_utf863_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_lm2545_stb_from_utf8229_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_lm2545_stb_from_utf8229_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_stb_from_utf8169_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_stb_from_utf8169_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_ml2664_stb_from_utf8118_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_ml3_stb_from_utf890_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b;
    wire [16:0] bubble_join_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_q;
    wire [16:0] bubble_select_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_b;
    wire [16:0] bubble_join_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_q;
    wire [16:0] bubble_select_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_b;
    wire [7:0] bubble_join_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_q;
    wire [7:0] bubble_select_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_stb_from_utf8_B2_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_stb_from_utf8_B2_merge_reg_aunroll_x_b;
    wire [0:0] bubble_join_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_q;
    wire [0:0] bubble_select_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_b;
    wire [0:0] bubble_join_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_q;
    wire [0:0] bubble_select_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_b;
    wire [0:0] bubble_join_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q;
    wire [0:0] bubble_select_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b;
    wire [0:0] bubble_join_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_q;
    wire [0:0] bubble_select_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_b;
    wire [0:0] bubble_join_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_q;
    wire [0:0] bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_b;
    wire [63:0] bubble_join_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_q;
    wire [63:0] bubble_select_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_b;
    wire [31:0] bubble_join_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_q;
    wire [31:0] bubble_select_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_b;
    wire [0:0] bubble_join_redist13_i_xor_stb_from_utf82_q_33_fifo_q;
    wire [0:0] bubble_select_redist13_i_xor_stb_from_utf82_q_33_fifo_b;
    wire [0:0] bubble_join_redist14_i_xor_stb_from_utf82_q_66_fifo_q;
    wire [0:0] bubble_select_redist14_i_xor_stb_from_utf82_q_66_fifo_b;
    wire [0:0] bubble_join_redist15_i_xor_stb_from_utf82_q_98_fifo_q;
    wire [0:0] bubble_select_redist15_i_xor_stb_from_utf82_q_98_fifo_b;
    wire [0:0] bubble_join_redist17_i_xor_stb_from_utf82_q_129_fifo_q;
    wire [0:0] bubble_select_redist17_i_xor_stb_from_utf82_q_129_fifo_b;
    wire [0:0] bubble_join_redist18_i_xor_stb_from_utf82_q_160_fifo_q;
    wire [0:0] bubble_select_redist18_i_xor_stb_from_utf82_q_160_fifo_b;
    wire [0:0] bubble_join_redist19_i_xor_stb_from_utf82_q_193_fifo_q;
    wire [0:0] bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo_b;
    wire [31:0] bubble_join_redist20_i_val261_stb_from_utf8185_q_31_fifo_q;
    wire [31:0] bubble_select_redist20_i_val261_stb_from_utf8185_q_31_fifo_b;
    wire [0:0] bubble_join_redist21_i_unnamed_stb_from_utf838_q_66_fifo_q;
    wire [0:0] bubble_select_redist21_i_unnamed_stb_from_utf838_q_66_fifo_b;
    wire [0:0] bubble_join_redist22_i_unnamed_stb_from_utf8226_q_61_fifo_q;
    wire [0:0] bubble_select_redist22_i_unnamed_stb_from_utf8226_q_61_fifo_b;
    wire [0:0] bubble_join_redist23_i_unnamed_stb_from_utf8188_q_30_fifo_q;
    wire [0:0] bubble_select_redist23_i_unnamed_stb_from_utf8188_q_30_fifo_b;
    wire [63:0] bubble_join_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_q;
    wire [63:0] bubble_select_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_b;
    wire [63:0] bubble_join_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_q;
    wire [63:0] bubble_select_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_b;
    wire [63:0] bubble_join_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_q;
    wire [63:0] bubble_select_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_b;
    wire [7:0] bubble_join_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_q;
    wire [7:0] bubble_select_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_b;
    wire [7:0] bubble_join_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_q;
    wire [7:0] bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b;
    wire [7:0] bubble_join_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_q;
    wire [7:0] bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b;
    wire [0:0] bubble_join_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_q;
    wire [0:0] bubble_select_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_b;
    wire [0:0] bubble_join_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_q;
    wire [0:0] bubble_select_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_b;
    wire [0:0] bubble_join_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_q;
    wire [0:0] bubble_select_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_b;
    wire [0:0] bubble_join_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_q;
    wire [0:0] bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b;
    wire [0:0] bubble_join_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_q;
    wire [0:0] bubble_select_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_b;
    wire [0:0] bubble_join_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_q;
    wire [0:0] bubble_select_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_b;
    wire [0:0] bubble_join_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_q;
    wire [0:0] bubble_select_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_b;
    wire [0:0] bubble_join_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_q;
    wire [0:0] bubble_select_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_b;
    wire [0:0] bubble_join_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_q;
    wire [0:0] bubble_select_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_b;
    wire [0:0] bubble_join_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_q;
    wire [0:0] bubble_select_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_b;
    wire [0:0] bubble_join_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_q;
    wire [0:0] bubble_select_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_b;
    wire [0:0] bubble_join_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_q;
    wire [0:0] bubble_select_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_b;
    wire [0:0] bubble_join_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_q;
    wire [0:0] bubble_select_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_b;
    wire [0:0] bubble_join_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_q;
    wire [0:0] bubble_select_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_b;
    wire [0:0] bubble_join_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_q;
    wire [0:0] bubble_select_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_b;
    wire [0:0] bubble_join_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_q;
    wire [0:0] bubble_select_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_b;
    wire [0:0] bubble_join_redist51_i_or_cond_stb_from_utf894_q_33_fifo_q;
    wire [0:0] bubble_select_redist51_i_or_cond_stb_from_utf894_q_33_fifo_b;
    wire [0:0] bubble_join_redist53_i_or_cond_stb_from_utf894_q_127_fifo_q;
    wire [0:0] bubble_select_redist53_i_or_cond_stb_from_utf894_q_127_fifo_b;
    wire [0:0] bubble_join_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_q;
    wire [0:0] bubble_select_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_b;
    wire [0:0] bubble_join_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_q;
    wire [0:0] bubble_select_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_b;
    wire [0:0] bubble_join_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_q;
    wire [0:0] bubble_select_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_b;
    wire [0:0] bubble_join_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_q;
    wire [0:0] bubble_select_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_b;
    wire [0:0] bubble_join_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_q;
    wire [0:0] bubble_select_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_b;
    wire [0:0] bubble_join_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_q;
    wire [0:0] bubble_select_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_b;
    wire [0:0] bubble_join_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_q;
    wire [0:0] bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b;
    wire [0:0] bubble_join_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_q;
    wire [0:0] bubble_select_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_b;
    wire [0:0] bubble_join_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_q;
    wire [0:0] bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b;
    wire [0:0] bubble_join_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_q;
    wire [0:0] bubble_select_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_b;
    wire [0:0] bubble_join_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_q;
    wire [0:0] bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b;
    wire [0:0] bubble_join_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_q;
    wire [0:0] bubble_select_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_b;
    wire [0:0] bubble_join_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_q;
    wire [0:0] bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_b;
    wire [0:0] bubble_join_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_q;
    wire [0:0] bubble_select_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_b;
    wire [31:0] bubble_join_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_q;
    wire [31:0] bubble_select_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_b;
    wire [0:0] bubble_join_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_q;
    wire [0:0] bubble_select_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_b;
    wire [0:0] bubble_join_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_q;
    wire [0:0] bubble_select_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_b;
    wire [0:0] bubble_join_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_q;
    wire [0:0] bubble_select_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_b;
    wire [16:0] bubble_join_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_q;
    wire [16:0] bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b;
    wire [0:0] bubble_join_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_q;
    wire [0:0] bubble_select_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_b;
    wire [0:0] bubble_join_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_q;
    wire [0:0] bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_b;
    wire [0:0] bubble_join_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_q;
    wire [0:0] bubble_select_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_b;
    wire [7:0] bubble_join_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_q;
    wire [7:0] bubble_select_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_b;
    wire [7:0] bubble_join_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_q;
    wire [7:0] bubble_select_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_b;
    wire [0:0] bubble_join_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_q;
    wire [0:0] bubble_select_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_b;
    wire [0:0] bubble_join_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_q;
    wire [0:0] bubble_select_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_b;
    wire [0:0] bubble_join_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_q;
    wire [0:0] bubble_select_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_b;
    wire [0:0] bubble_join_redist89_i_cmp_stb_from_utf818_c_34_fifo_q;
    wire [0:0] bubble_select_redist89_i_cmp_stb_from_utf818_c_34_fifo_b;
    wire [0:0] bubble_join_redist90_i_cmp_stb_from_utf818_c_67_fifo_q;
    wire [0:0] bubble_select_redist90_i_cmp_stb_from_utf818_c_67_fifo_b;
    wire [0:0] bubble_join_redist91_i_cmp_stb_from_utf818_c_98_fifo_q;
    wire [0:0] bubble_select_redist91_i_cmp_stb_from_utf818_c_98_fifo_b;
    wire [0:0] bubble_join_redist94_i_cmp_stb_from_utf818_c_193_fifo_q;
    wire [0:0] bubble_select_redist94_i_cmp_stb_from_utf818_c_193_fifo_b;
    wire [0:0] bubble_join_redist96_i_cmp9_stb_from_utf828_c_33_fifo_q;
    wire [0:0] bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo_b;
    wire [0:0] bubble_join_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_q;
    wire [0:0] bubble_select_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_b;
    wire [0:0] bubble_join_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_q;
    wire [0:0] bubble_select_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_b;
    wire [0:0] bubble_join_redist99_i_cmp6_stb_from_utf825_q_33_fifo_q;
    wire [0:0] bubble_select_redist99_i_cmp6_stb_from_utf825_q_33_fifo_b;
    wire [0:0] bubble_join_redist100_i_cmp6_stb_from_utf825_q_66_fifo_q;
    wire [0:0] bubble_select_redist100_i_cmp6_stb_from_utf825_q_66_fifo_b;
    wire [0:0] bubble_join_redist101_i_cmp6_stb_from_utf825_q_98_fifo_q;
    wire [0:0] bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo_b;
    wire [0:0] bubble_join_redist103_i_cmp6_stb_from_utf825_q_192_fifo_q;
    wire [0:0] bubble_select_redist103_i_cmp6_stb_from_utf825_q_192_fifo_b;
    wire [0:0] bubble_join_redist105_i_cmp55_stb_from_utf899_q_33_fifo_q;
    wire [0:0] bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b;
    wire [0:0] bubble_join_redist106_i_cmp29_stb_from_utf831_q_33_fifo_q;
    wire [0:0] bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo_b;
    wire [0:0] bubble_join_redist107_i_cmp29_stb_from_utf831_q_65_fifo_q;
    wire [0:0] bubble_select_redist107_i_cmp29_stb_from_utf831_q_65_fifo_b;
    wire [0:0] bubble_join_redist108_i_cmp29_stb_from_utf831_q_99_fifo_q;
    wire [0:0] bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo_b;
    wire [0:0] bubble_join_redist109_i_cmp29_stb_from_utf831_q_192_fifo_q;
    wire [0:0] bubble_select_redist109_i_cmp29_stb_from_utf831_q_192_fifo_b;
    wire [0:0] bubble_join_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_q;
    wire [0:0] bubble_select_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_b;
    wire [2:0] bubble_join_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_q;
    wire [2:0] bubble_select_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_b;
    reg [0:0] SE_i_acl_142_stb_from_utf8300_R_v_0;
    wire [0:0] SE_i_acl_142_stb_from_utf8300_v_s_0;
    wire [0:0] SE_i_acl_142_stb_from_utf8300_s_tv_0;
    wire [0:0] SE_i_acl_142_stb_from_utf8300_backEN;
    wire [0:0] SE_i_acl_142_stb_from_utf8300_backStall;
    wire [0:0] SE_i_acl_142_stb_from_utf8300_V0;
    reg [0:0] SE_i_acl_158_stb_from_utf8313_R_v_0;
    wire [0:0] SE_i_acl_158_stb_from_utf8313_v_s_0;
    wire [0:0] SE_i_acl_158_stb_from_utf8313_s_tv_0;
    wire [0:0] SE_i_acl_158_stb_from_utf8313_backEN;
    wire [0:0] SE_i_acl_158_stb_from_utf8313_backStall;
    wire [0:0] SE_i_acl_158_stb_from_utf8313_V0;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_wireValid;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_wireStall;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_StallValid;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_toReg0;
    reg [0:0] SE_i_acl_159_stb_from_utf8314_fromReg0;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_consumed0;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_toReg1;
    reg [0:0] SE_i_acl_159_stb_from_utf8314_fromReg1;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_consumed1;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_and0;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_and1;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_and2;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_or0;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_backStall;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_V0;
    wire [0:0] SE_i_acl_159_stb_from_utf8314_V1;
    wire [0:0] SE_i_acl_183_stb_from_utf827_wireValid;
    wire [0:0] SE_i_acl_183_stb_from_utf827_wireStall;
    wire [0:0] SE_i_acl_183_stb_from_utf827_StallValid;
    wire [0:0] SE_i_acl_183_stb_from_utf827_toReg0;
    reg [0:0] SE_i_acl_183_stb_from_utf827_fromReg0;
    wire [0:0] SE_i_acl_183_stb_from_utf827_consumed0;
    wire [0:0] SE_i_acl_183_stb_from_utf827_toReg1;
    reg [0:0] SE_i_acl_183_stb_from_utf827_fromReg1;
    wire [0:0] SE_i_acl_183_stb_from_utf827_consumed1;
    wire [0:0] SE_i_acl_183_stb_from_utf827_and0;
    wire [0:0] SE_i_acl_183_stb_from_utf827_or0;
    wire [0:0] SE_i_acl_183_stb_from_utf827_backStall;
    wire [0:0] SE_i_acl_183_stb_from_utf827_V0;
    wire [0:0] SE_i_acl_183_stb_from_utf827_V1;
    wire [0:0] SE_i_acl_189_stb_from_utf839_wireValid;
    wire [0:0] SE_i_acl_189_stb_from_utf839_backStall;
    wire [0:0] SE_i_acl_189_stb_from_utf839_V0;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_wireValid;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_wireStall;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_StallValid;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_toReg0;
    reg [0:0] SE_i_acl_192_stb_from_utf8125_fromReg0;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_consumed0;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_toReg1;
    reg [0:0] SE_i_acl_192_stb_from_utf8125_fromReg1;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_consumed1;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_and0;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_or0;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_backStall;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_V0;
    wire [0:0] SE_i_acl_192_stb_from_utf8125_V1;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_wireValid;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_wireStall;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_StallValid;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_toReg0;
    reg [0:0] SE_i_acl_243_stb_from_utf8213_fromReg0;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_consumed0;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_toReg1;
    reg [0:0] SE_i_acl_243_stb_from_utf8213_fromReg1;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_consumed1;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_and0;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_or0;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_backStall;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_V0;
    wire [0:0] SE_i_acl_243_stb_from_utf8213_V1;
    wire [0:0] SE_i_acl_252_stb_from_utf8222_wireValid;
    wire [0:0] SE_i_acl_252_stb_from_utf8222_and0;
    wire [0:0] SE_i_acl_252_stb_from_utf8222_and1;
    wire [0:0] SE_i_acl_252_stb_from_utf8222_backStall;
    wire [0:0] SE_i_acl_252_stb_from_utf8222_V0;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_wireValid;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_wireStall;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_StallValid;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_toReg0;
    reg [0:0] SE_i_acl_54_stb_from_utf8207_fromReg0;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_consumed0;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_toReg1;
    reg [0:0] SE_i_acl_54_stb_from_utf8207_fromReg1;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_consumed1;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_and0;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_and1;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_and2;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_or0;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_backStall;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_V0;
    wire [0:0] SE_i_acl_54_stb_from_utf8207_V1;
    reg [0:0] SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0;
    wire [0:0] SE_i_acl_58_demorgan_stb_from_utf8235_v_s_0;
    wire [0:0] SE_i_acl_58_demorgan_stb_from_utf8235_s_tv_0;
    wire [0:0] SE_i_acl_58_demorgan_stb_from_utf8235_backEN;
    wire [0:0] SE_i_acl_58_demorgan_stb_from_utf8235_backStall;
    wire [0:0] SE_i_acl_58_demorgan_stb_from_utf8235_V0;
    wire [0:0] SE_i_addr257_v_v_stb_from_utf8180_vt_join_wireValid;
    wire [0:0] SE_i_addr257_v_v_stb_from_utf8180_vt_join_and0;
    wire [0:0] SE_i_addr257_v_v_stb_from_utf8180_vt_join_backStall;
    wire [0:0] SE_i_addr257_v_v_stb_from_utf8180_vt_join_V0;
    wire [0:0] SE_i_cmp120_not_stb_from_utf8107_wireValid;
    wire [0:0] SE_i_cmp120_not_stb_from_utf8107_and0;
    wire [0:0] SE_i_cmp120_not_stb_from_utf8107_and1;
    wire [0:0] SE_i_cmp120_not_stb_from_utf8107_backStall;
    wire [0:0] SE_i_cmp120_not_stb_from_utf8107_V0;
    wire [0:0] SE_i_cmp144_not_stb_from_utf8145_wireValid;
    wire [0:0] SE_i_cmp144_not_stb_from_utf8145_and0;
    wire [0:0] SE_i_cmp144_not_stb_from_utf8145_and1;
    wire [0:0] SE_i_cmp144_not_stb_from_utf8145_and2;
    wire [0:0] SE_i_cmp144_not_stb_from_utf8145_backStall;
    wire [0:0] SE_i_cmp144_not_stb_from_utf8145_V0;
    reg [0:0] SE_i_cmp144_stb_from_utf8143_R_v_0;
    reg [0:0] SE_i_cmp144_stb_from_utf8143_R_v_1;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_v_s_0;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_s_tv_0;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_s_tv_1;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_backEN;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_and0;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_or0;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_backStall;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_V0;
    wire [0:0] SE_i_cmp144_stb_from_utf8143_V1;
    reg [0:0] SE_i_cmp55_stb_from_utf899_R_v_0;
    reg [0:0] SE_i_cmp55_stb_from_utf899_R_v_1;
    reg [0:0] SE_i_cmp55_stb_from_utf899_R_v_2;
    wire [0:0] SE_i_cmp55_stb_from_utf899_v_s_0;
    wire [0:0] SE_i_cmp55_stb_from_utf899_s_tv_0;
    wire [0:0] SE_i_cmp55_stb_from_utf899_s_tv_1;
    wire [0:0] SE_i_cmp55_stb_from_utf899_s_tv_2;
    wire [0:0] SE_i_cmp55_stb_from_utf899_backEN;
    wire [0:0] SE_i_cmp55_stb_from_utf899_or0;
    wire [0:0] SE_i_cmp55_stb_from_utf899_or1;
    wire [0:0] SE_i_cmp55_stb_from_utf899_backStall;
    wire [0:0] SE_i_cmp55_stb_from_utf899_V0;
    wire [0:0] SE_i_cmp55_stb_from_utf899_V1;
    wire [0:0] SE_i_cmp55_stb_from_utf899_V2;
    wire [0:0] SE_i_cmp97_stb_from_utf867_wireValid;
    wire [0:0] SE_i_cmp97_stb_from_utf867_and0;
    wire [0:0] SE_i_cmp97_stb_from_utf867_backStall;
    wire [0:0] SE_i_cmp97_stb_from_utf867_V0;
    reg [0:0] SE_i_cmp9_stb_from_utf828_R_v_0;
    reg [0:0] SE_i_cmp9_stb_from_utf828_R_v_1;
    reg [0:0] SE_i_cmp9_stb_from_utf828_R_v_2;
    wire [0:0] SE_i_cmp9_stb_from_utf828_v_s_0;
    wire [0:0] SE_i_cmp9_stb_from_utf828_s_tv_0;
    wire [0:0] SE_i_cmp9_stb_from_utf828_s_tv_1;
    wire [0:0] SE_i_cmp9_stb_from_utf828_s_tv_2;
    wire [0:0] SE_i_cmp9_stb_from_utf828_backEN;
    wire [0:0] SE_i_cmp9_stb_from_utf828_or0;
    wire [0:0] SE_i_cmp9_stb_from_utf828_or1;
    wire [0:0] SE_i_cmp9_stb_from_utf828_backStall;
    wire [0:0] SE_i_cmp9_stb_from_utf828_V0;
    wire [0:0] SE_i_cmp9_stb_from_utf828_V1;
    wire [0:0] SE_i_cmp9_stb_from_utf828_V2;
    reg [0:0] SE_i_cmp_stb_from_utf818_R_v_0;
    reg [0:0] SE_i_cmp_stb_from_utf818_R_v_1;
    wire [0:0] SE_i_cmp_stb_from_utf818_v_s_0;
    wire [0:0] SE_i_cmp_stb_from_utf818_s_tv_0;
    wire [0:0] SE_i_cmp_stb_from_utf818_s_tv_1;
    wire [0:0] SE_i_cmp_stb_from_utf818_backEN;
    wire [0:0] SE_i_cmp_stb_from_utf818_and0;
    wire [0:0] SE_i_cmp_stb_from_utf818_or0;
    wire [0:0] SE_i_cmp_stb_from_utf818_backStall;
    wire [0:0] SE_i_cmp_stb_from_utf818_V0;
    wire [0:0] SE_i_cmp_stb_from_utf818_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_V0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_and0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_V0;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall;
    wire [0:0] SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V6;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V7;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V8;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V9;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V10;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_StallValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_toReg0;
    reg [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_toReg1;
    reg [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg1;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed1;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_or0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_V0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i8_push6_stb_from_utf8230_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i8_push6_stb_from_utf8230_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall;
    reg [0:0] SE_i_masked_stb_from_utf8328_R_v_0;
    wire [0:0] SE_i_masked_stb_from_utf8328_v_s_0;
    wire [0:0] SE_i_masked_stb_from_utf8328_s_tv_0;
    wire [0:0] SE_i_masked_stb_from_utf8328_backEN;
    wire [0:0] SE_i_masked_stb_from_utf8328_backStall;
    wire [0:0] SE_i_masked_stb_from_utf8328_V0;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_wireValid;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_wireStall;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_StallValid;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_toReg0;
    reg [0:0] SE_i_memdep_phi7_or_stb_from_utf861_fromReg0;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_consumed0;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_toReg1;
    reg [0:0] SE_i_memdep_phi7_or_stb_from_utf861_fromReg1;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_consumed1;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_and0;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_or0;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_backStall;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_V0;
    wire [0:0] SE_i_memdep_phi7_or_stb_from_utf861_V1;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_wireValid;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_wireStall;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_StallValid;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_toReg0;
    reg [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_fromReg0;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_consumed0;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_toReg1;
    reg [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_fromReg1;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_consumed1;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_and0;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_or0;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_backStall;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_V0;
    wire [0:0] SE_i_next_initerations_stb_from_utf86_vt_join_V1;
    reg [0:0] SE_i_not_43_stb_from_utf8205_R_v_0;
    wire [0:0] SE_i_not_43_stb_from_utf8205_v_s_0;
    wire [0:0] SE_i_not_43_stb_from_utf8205_s_tv_0;
    wire [0:0] SE_i_not_43_stb_from_utf8205_backEN;
    wire [0:0] SE_i_not_43_stb_from_utf8205_backStall;
    wire [0:0] SE_i_not_43_stb_from_utf8205_V0;
    reg [0:0] SE_i_or43_stb_from_utf8323_R_v_0;
    wire [0:0] SE_i_or43_stb_from_utf8323_v_s_0;
    wire [0:0] SE_i_or43_stb_from_utf8323_s_tv_0;
    wire [0:0] SE_i_or43_stb_from_utf8323_backEN;
    wire [0:0] SE_i_or43_stb_from_utf8323_backStall;
    wire [0:0] SE_i_or43_stb_from_utf8323_V0;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_wireValid;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_wireStall;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_StallValid;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_toReg0;
    reg [0:0] SE_i_or_cond4_stb_from_utf866_fromReg0;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_consumed0;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_toReg1;
    reg [0:0] SE_i_or_cond4_stb_from_utf866_fromReg1;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_consumed1;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_toReg2;
    reg [0:0] SE_i_or_cond4_stb_from_utf866_fromReg2;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_consumed2;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_and0;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_or0;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_or1;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_backStall;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_V0;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_V1;
    wire [0:0] SE_i_or_cond4_stb_from_utf866_V2;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_0;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_1;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_2;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_3;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_4;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_5;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_6;
    reg [0:0] SE_i_or_cond59_stb_from_utf844_R_v_7;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_v_s_0;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_0;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_1;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_2;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_3;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_4;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_5;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_6;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_s_tv_7;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_backEN;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or0;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or1;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or2;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or3;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or4;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or5;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_or6;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_backStall;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V0;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V1;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V2;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V3;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V4;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V5;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V6;
    wire [0:0] SE_i_or_cond59_stb_from_utf844_V7;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_wireValid;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_wireStall;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_StallValid;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_toReg0;
    reg [0:0] SE_i_or_cond66_stb_from_utf8101_fromReg0;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_consumed0;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_toReg1;
    reg [0:0] SE_i_or_cond66_stb_from_utf8101_fromReg1;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_consumed1;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_and0;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_or0;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_backStall;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_V0;
    wire [0:0] SE_i_or_cond66_stb_from_utf8101_V1;
    reg [0:0] SE_i_or_cond68_stb_from_utf874_R_v_0;
    reg [0:0] SE_i_or_cond68_stb_from_utf874_R_v_1;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_v_s_0;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_s_tv_0;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_s_tv_1;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_backEN;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_or0;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_backStall;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_V0;
    wire [0:0] SE_i_or_cond68_stb_from_utf874_V1;
    reg [0:0] SE_i_or_cond_not_stb_from_utf897_R_v_0;
    reg [0:0] SE_i_or_cond_not_stb_from_utf897_R_v_1;
    reg [0:0] SE_i_or_cond_not_stb_from_utf897_R_v_2;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_v_s_0;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_s_tv_0;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_s_tv_1;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_s_tv_2;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_backEN;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_and0;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_or0;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_or1;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_backStall;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_V0;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_V1;
    wire [0:0] SE_i_or_cond_not_stb_from_utf897_V2;
    reg [0:0] SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg2;
    reg [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg2;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed2;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_or1;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V2;
    wire [0:0] SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and2;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and3;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_11_stb_from_utf878_V1;
    reg [0:0] SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_12_stb_from_utf879_V1;
    reg [0:0] SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0;
    reg [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_1;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_V1;
    reg [0:0] SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and2;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and3;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and4;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_4_stb_from_utf833_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and2;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and2;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and3;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and4;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and5;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_7_stb_from_utf852_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_7_stb_from_utf852_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg2;
    reg [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg2;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed2;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_or1;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V2;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_8_stb_from_utf854_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_StallValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_toReg0;
    reg [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg0;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed0;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_toReg1;
    reg [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg1;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed1;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_or0;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_V1;
    wire [0:0] SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_V0;
    reg [0:0] SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_v_s_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_s_tv_0;
    wire [0:0] SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backEN;
    wire [0:0] SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_V0;
    wire [0:0] SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_wireValid;
    wire [0:0] SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and0;
    wire [0:0] SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and1;
    wire [0:0] SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and2;
    wire [0:0] SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_backStall;
    wire [0:0] SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_V0;
    reg [0:0] SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0;
    wire [0:0] SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_v_s_0;
    wire [0:0] SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_s_tv_0;
    wire [0:0] SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backEN;
    wire [0:0] SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall;
    wire [0:0] SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_V0;
    reg [0:0] SE_i_unnamed_stb_from_utf8188_R_v_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8188_v_s_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8188_s_tv_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8188_backEN;
    wire [0:0] SE_i_unnamed_stb_from_utf8188_and0;
    wire [0:0] SE_i_unnamed_stb_from_utf8188_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8188_V0;
    reg [0:0] SE_i_unnamed_stb_from_utf8199_R_v_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8199_v_s_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8199_s_tv_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8199_backEN;
    wire [0:0] SE_i_unnamed_stb_from_utf8199_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8199_V0;
    reg [0:0] SE_i_unnamed_stb_from_utf8226_R_v_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8226_v_s_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8226_s_tv_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8226_backEN;
    wire [0:0] SE_i_unnamed_stb_from_utf8226_and0;
    wire [0:0] SE_i_unnamed_stb_from_utf8226_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8226_V0;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_wireValid;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and0;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and1;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and2;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and3;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and4;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and5;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and6;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and7;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and8;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_and9;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8237_V0;
    reg [0:0] SE_i_unnamed_stb_from_utf8240_R_v_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8240_v_s_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8240_s_tv_0;
    wire [0:0] SE_i_unnamed_stb_from_utf8240_backEN;
    wire [0:0] SE_i_unnamed_stb_from_utf8240_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8240_V0;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_wireValid;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_wireStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_StallValid;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_toReg0;
    reg [0:0] SE_i_unnamed_stb_from_utf8320_fromReg0;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_consumed0;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_toReg1;
    reg [0:0] SE_i_unnamed_stb_from_utf8320_fromReg1;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_consumed1;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_toReg2;
    reg [0:0] SE_i_unnamed_stb_from_utf8320_fromReg2;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_consumed2;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_and0;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_or0;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_or1;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_V0;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_V1;
    wire [0:0] SE_i_unnamed_stb_from_utf8320_V2;
    wire [0:0] SE_i_unnamed_stb_from_utf838_wireValid;
    wire [0:0] SE_i_unnamed_stb_from_utf838_wireStall;
    wire [0:0] SE_i_unnamed_stb_from_utf838_StallValid;
    wire [0:0] SE_i_unnamed_stb_from_utf838_toReg0;
    reg [0:0] SE_i_unnamed_stb_from_utf838_fromReg0;
    wire [0:0] SE_i_unnamed_stb_from_utf838_consumed0;
    wire [0:0] SE_i_unnamed_stb_from_utf838_toReg1;
    reg [0:0] SE_i_unnamed_stb_from_utf838_fromReg1;
    wire [0:0] SE_i_unnamed_stb_from_utf838_consumed1;
    wire [0:0] SE_i_unnamed_stb_from_utf838_and0;
    wire [0:0] SE_i_unnamed_stb_from_utf838_or0;
    wire [0:0] SE_i_unnamed_stb_from_utf838_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf838_V0;
    wire [0:0] SE_i_unnamed_stb_from_utf838_V1;
    reg [0:0] SE_i_unnamed_stb_from_utf865_R_v_0;
    wire [0:0] SE_i_unnamed_stb_from_utf865_v_s_0;
    wire [0:0] SE_i_unnamed_stb_from_utf865_s_tv_0;
    wire [0:0] SE_i_unnamed_stb_from_utf865_backEN;
    wire [0:0] SE_i_unnamed_stb_from_utf865_backStall;
    wire [0:0] SE_i_unnamed_stb_from_utf865_V0;
    reg [0:0] SE_i_val261_stb_from_utf8185_R_v_0;
    wire [0:0] SE_i_val261_stb_from_utf8185_v_s_0;
    wire [0:0] SE_i_val261_stb_from_utf8185_s_tv_0;
    wire [0:0] SE_i_val261_stb_from_utf8185_backEN;
    wire [0:0] SE_i_val261_stb_from_utf8185_backStall;
    wire [0:0] SE_i_val261_stb_from_utf8185_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg3;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg4;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg5;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg5;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed5;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg6;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg6;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed6;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or5;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V5;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V6;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg3;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg4;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and3;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V13;
    wire [0:0] SE_join_for_coalesced_delay_0_wireValid;
    wire [0:0] SE_join_for_coalesced_delay_0_and0;
    wire [0:0] SE_join_for_coalesced_delay_0_backStall;
    wire [0:0] SE_join_for_coalesced_delay_0_V0;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireStall;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_StallValid;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_toReg0;
    reg [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg0;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed0;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_toReg1;
    reg [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg1;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed1;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_or0;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_backStall;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_V0;
    wire [0:0] SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_V1;
    reg [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0;
    reg [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1;
    reg [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2;
    reg [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3;
    reg [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_0;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_1;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_2;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_3;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_4;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or0;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or1;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or2;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or3;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backStall;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V0;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V1;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V2;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V3;
    wire [0:0] SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V4;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireStall;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_StallValid;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_toReg0;
    reg [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg0;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed0;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_toReg1;
    reg [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg1;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed1;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_or0;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_backStall;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_V0;
    wire [0:0] SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_V1;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0;
    reg [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1;
    reg [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg2;
    reg [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg2;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed2;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or1;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1;
    wire [0:0] SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V2;
    reg [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0;
    reg [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1;
    reg [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2;
    reg [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3;
    reg [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4;
    reg [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_0;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_1;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_2;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_3;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_4;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_5;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or0;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or1;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or2;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or3;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or4;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backStall;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V0;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V1;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V2;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V3;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V4;
    wire [0:0] SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V5;
    reg [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0;
    reg [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_v_s_0;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_0;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_1;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backEN;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_or0;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backStall;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_V0;
    wire [0:0] SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_V1;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireStall;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_StallValid;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_toReg0;
    reg [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg0;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed0;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_toReg1;
    reg [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg1;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed1;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_or0;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_backStall;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_V0;
    wire [0:0] SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_V1;
    reg [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0;
    reg [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_v_s_0;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_0;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_1;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_or0;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backStall;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V0;
    wire [0:0] SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V1;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireStall;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_StallValid;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_toReg0;
    reg [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg0;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed0;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_toReg1;
    reg [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg1;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed1;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_or0;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_backStall;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_V0;
    wire [0:0] SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_V1;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireStall;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_StallValid;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_toReg0;
    reg [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg0;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed0;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_toReg1;
    reg [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg1;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed1;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_or0;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_backStall;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_V0;
    wire [0:0] SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_V1;
    reg [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_v_s_0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_s_tv_0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backEN;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backStall;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_V0;
    reg [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0;
    reg [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1;
    reg [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_v_s_0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_1;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_2;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_or0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_or1;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backStall;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V0;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V1;
    wire [0:0] SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V2;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_or0;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_backStall;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_V0;
    wire [0:0] SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_V1;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_or0;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_backStall;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_V0;
    wire [0:0] SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_V1;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireStall;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_StallValid;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_toReg0;
    reg [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg0;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed0;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_toReg1;
    reg [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg1;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed1;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_or0;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_backStall;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_V0;
    wire [0:0] SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_V1;
    reg [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0;
    reg [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_v_s_0;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_0;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_1;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_backEN;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_or0;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_backStall;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_V0;
    wire [0:0] SE_redist16_i_xor_stb_from_utf82_q_99_0_V1;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireStall;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_StallValid;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_toReg0;
    reg [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg0;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed0;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_toReg1;
    reg [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg1;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed1;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_or0;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_backStall;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_V0;
    wire [0:0] SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_V1;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireStall;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_StallValid;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_toReg0;
    reg [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg0;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed0;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_toReg1;
    reg [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg1;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed1;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_or0;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_backStall;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_V0;
    wire [0:0] SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_V1;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireStall;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_StallValid;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_toReg0;
    reg [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg0;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed0;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_toReg1;
    reg [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg1;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed1;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_or0;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_backStall;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_V0;
    wire [0:0] SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_V1;
    reg [0:0] SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0;
    wire [0:0] SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_v_s_0;
    wire [0:0] SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_s_tv_0;
    wire [0:0] SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backEN;
    wire [0:0] SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backStall;
    wire [0:0] SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_V0;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_or0;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_backStall;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_V0;
    wire [0:0] SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_V1;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_or0;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_backStall;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_V0;
    wire [0:0] SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_V1;
    wire [0:0] SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and0;
    wire [0:0] SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and1;
    wire [0:0] SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and2;
    wire [0:0] SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_backStall;
    wire [0:0] SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_V0;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_or0;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_backStall;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_V0;
    wire [0:0] SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_V1;
    reg [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0;
    reg [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_v_s_0;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_0;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_1;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_or0;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backStall;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V0;
    wire [0:0] SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V1;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg2;
    reg [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg2;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed2;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_or0;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_or1;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_backStall;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V0;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V1;
    wire [0:0] SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V2;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg2;
    reg [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg2;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed2;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg3;
    reg [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg3;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed3;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or0;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or1;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or2;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_backStall;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V0;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V1;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V2;
    wire [0:0] SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V3;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_or0;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_backStall;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_V0;
    wire [0:0] SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_V1;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_or0;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_backStall;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_V0;
    wire [0:0] SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_V1;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireStall;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_StallValid;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg0;
    reg [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg0;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed0;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg1;
    reg [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg1;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed1;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg2;
    reg [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg2;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed2;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_or0;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_or1;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_backStall;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V0;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V1;
    wire [0:0] SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V2;
    reg [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0;
    reg [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1;
    reg [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_v_s_0;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_0;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_1;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_2;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_or0;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_or1;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backStall;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V0;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V1;
    wire [0:0] SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V2;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireStall;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg0;
    reg [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg0;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed0;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg1;
    reg [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg1;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed1;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg2;
    reg [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg2;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed2;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg3;
    reg [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg3;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed3;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg4;
    reg [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg4;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed4;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or0;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or1;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or2;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or3;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_backStall;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V0;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V1;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V2;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V3;
    wire [0:0] SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V4;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_and0;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_or0;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_backStall;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_V0;
    wire [0:0] SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_V1;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg2;
    reg [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg2;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed2;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_and0;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_or0;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_or1;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_backStall;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V0;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V1;
    wire [0:0] SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V2;
    wire [0:0] SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_backStall;
    wire [0:0] SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_V0;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and0;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and1;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and2;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and3;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall;
    wire [0:0] SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_V0;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_or0;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_backStall;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_V0;
    wire [0:0] SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_V1;
    reg [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0;
    reg [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_v_s_0;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_0;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_1;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_or0;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backStall;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V0;
    wire [0:0] SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V1;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_or0;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_backStall;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_V0;
    wire [0:0] SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_V1;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5;
    reg [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_0;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_1;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_2;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_3;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_4;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_5;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_6;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or0;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or1;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or2;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or3;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or4;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or5;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backStall;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V0;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V1;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V2;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V3;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V4;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V5;
    wire [0:0] SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V6;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_or0;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_backStall;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_V0;
    wire [0:0] SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_V1;
    reg [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0;
    reg [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_v_s_0;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_0;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_1;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_or0;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backStall;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V0;
    wire [0:0] SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V1;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireStall;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_StallValid;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg0;
    reg [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg0;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed0;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg1;
    reg [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg1;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed1;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg2;
    reg [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg2;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed2;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_or0;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_or1;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_backStall;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V0;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V1;
    wire [0:0] SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V2;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_or0;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_backStall;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_V0;
    wire [0:0] SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_V1;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_or0;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_backStall;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_V0;
    wire [0:0] SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_V1;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg2;
    reg [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg2;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed2;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg3;
    reg [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg3;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed3;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or0;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or1;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or2;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_backStall;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V0;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V1;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V2;
    wire [0:0] SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V3;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg2;
    reg [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg2;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed2;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg3;
    reg [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg3;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed3;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg4;
    reg [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg4;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed4;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg5;
    reg [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg5;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed5;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or0;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or1;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or2;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or3;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or4;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_backStall;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V0;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V1;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V2;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V3;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V4;
    wire [0:0] SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V5;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_or0;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_backStall;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_V0;
    wire [0:0] SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_V1;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg2;
    reg [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg2;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed2;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg3;
    reg [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg3;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed3;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg4;
    reg [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg4;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed4;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or0;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or1;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or2;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or3;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_backStall;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V0;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V1;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V2;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V3;
    wire [0:0] SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V4;
    reg [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0;
    reg [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_v_s_0;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_0;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_1;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backEN;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_or0;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backStall;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_V0;
    wire [0:0] SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_V1;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireStall;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_StallValid;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_toReg0;
    reg [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg0;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed0;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_toReg1;
    reg [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg1;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed1;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_or0;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_backStall;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_V0;
    wire [0:0] SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_V1;
    reg [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0;
    reg [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1;
    reg [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_v_s_0;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_0;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_1;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_2;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_or0;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_or1;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backStall;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V0;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V1;
    wire [0:0] SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V2;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_or0;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_backStall;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_V0;
    wire [0:0] SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_V1;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireStall;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_StallValid;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_toReg0;
    reg [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_toReg1;
    reg [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg1;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed1;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_or0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_backStall;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_V0;
    wire [0:0] SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_V1;
    reg [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0;
    reg [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_v_s_0;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_0;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_1;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backEN;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_or0;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backStall;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_V0;
    wire [0:0] SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_V1;
    wire [0:0] SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_wireValid;
    wire [0:0] SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall;
    wire [0:0] SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_V0;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_wireValid;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall;
    wire [0:0] SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_V0;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_wireValid;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and0;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and1;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and2;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and3;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and4;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and5;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall;
    wire [0:0] SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_V0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_wireValid;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_and0;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_and1;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_backStall;
    wire [0:0] SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_V0;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireStall;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_StallValid;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_toReg0;
    reg [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg0;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed0;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_toReg1;
    reg [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg1;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed1;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_or0;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_backStall;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_V0;
    wire [0:0] SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_V1;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireStall;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_StallValid;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg0;
    reg [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg0;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed0;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg1;
    reg [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg1;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed1;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg2;
    reg [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg2;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed2;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_or0;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_or1;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_backStall;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V0;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V1;
    wire [0:0] SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V2;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireStall;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_StallValid;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_toReg0;
    reg [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg0;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed0;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_toReg1;
    reg [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg1;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed1;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_or0;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_backStall;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_V0;
    wire [0:0] SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_V1;
    reg [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_v_s_0;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_s_tv_0;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backEN;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backStall;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_V0;
    reg [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_v_s_0;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_s_tv_0;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backEN;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backStall;
    wire [0:0] SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_V0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireStall;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_StallValid;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg0;
    reg [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg1;
    reg [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg1;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed1;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg2;
    reg [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg2;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed2;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_or0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_or1;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_backStall;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V0;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V1;
    wire [0:0] SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V2;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireStall;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_StallValid;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_toReg0;
    reg [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg0;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed0;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_toReg1;
    reg [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg1;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed1;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_or0;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_backStall;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_V0;
    wire [0:0] SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_V1;
    reg [0:0] SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0;
    wire [0:0] SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_v_s_0;
    wire [0:0] SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_s_tv_0;
    wire [0:0] SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backEN;
    wire [0:0] SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backStall;
    wire [0:0] SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_V0;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_wireValid;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and0;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and1;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and2;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and3;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and4;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and5;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and6;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and7;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and8;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and9;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall;
    wire [0:0] SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_V0;
    wire [0:0] SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_wireValid;
    wire [0:0] SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_backStall;
    wire [0:0] SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_V0;
    wire [0:0] SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_wireValid;
    wire [0:0] SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_backStall;
    wire [0:0] SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_V0;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireStall;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_StallValid;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_toReg0;
    reg [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg0;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed0;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_toReg1;
    reg [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg1;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed1;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_or0;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_backStall;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_V0;
    wire [0:0] SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_V1;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireStall;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_StallValid;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_toReg0;
    reg [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg0;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed0;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_toReg1;
    reg [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg1;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed1;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_or0;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_backStall;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_V0;
    wire [0:0] SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_V1;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireStall;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_StallValid;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_toReg0;
    reg [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg0;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed0;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_toReg1;
    reg [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg1;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed1;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_or0;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_backStall;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_V0;
    wire [0:0] SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_V1;
    reg [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0;
    reg [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1;
    reg [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_v_s_0;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_0;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_1;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_2;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_or0;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_or1;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_backStall;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_V0;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_V1;
    wire [0:0] SE_redist92_i_cmp_stb_from_utf818_c_99_0_V2;
    reg [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0;
    reg [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1;
    reg [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_v_s_0;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_0;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_1;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_2;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_or0;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_or1;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_backStall;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_V0;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_V1;
    wire [0:0] SE_redist93_i_cmp_stb_from_utf818_c_100_0_V2;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireStall;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_StallValid;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_toReg0;
    reg [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg0;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed0;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_toReg1;
    reg [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg1;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed1;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_or0;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_backStall;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_V0;
    wire [0:0] SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_V1;
    reg [0:0] SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0;
    wire [0:0] SE_redist95_i_cmp_stb_from_utf818_c_194_0_v_s_0;
    wire [0:0] SE_redist95_i_cmp_stb_from_utf818_c_194_0_s_tv_0;
    wire [0:0] SE_redist95_i_cmp_stb_from_utf818_c_194_0_backEN;
    wire [0:0] SE_redist95_i_cmp_stb_from_utf818_c_194_0_backStall;
    wire [0:0] SE_redist95_i_cmp_stb_from_utf818_c_194_0_V0;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireStall;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_StallValid;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_toReg0;
    reg [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg0;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed0;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_toReg1;
    reg [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg1;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed1;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_or0;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_backStall;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_V0;
    wire [0:0] SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_V1;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_or0;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_backStall;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_V0;
    wire [0:0] SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_V1;
    wire [0:0] SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_wireValid;
    wire [0:0] SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_and0;
    wire [0:0] SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_backStall;
    wire [0:0] SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_V0;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg2;
    reg [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg2;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed2;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg3;
    reg [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg3;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed3;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or0;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or1;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or2;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_backStall;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V0;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V1;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V2;
    wire [0:0] SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V3;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_or0;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_backStall;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_V0;
    wire [0:0] SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_V1;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireStall;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_StallValid;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg0;
    reg [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg0;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed0;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg1;
    reg [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg1;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed1;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg2;
    reg [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg2;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed2;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_or0;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_or1;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_backStall;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V0;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V1;
    wire [0:0] SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V2;
    reg [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0;
    reg [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1;
    reg [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_v_s_0;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_0;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_1;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_2;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_or0;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_or1;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backStall;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V0;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V1;
    wire [0:0] SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V2;
    wire [0:0] SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_wireValid;
    wire [0:0] SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_backStall;
    wire [0:0] SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_V0;
    reg [0:0] SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0;
    wire [0:0] SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_v_s_0;
    wire [0:0] SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_s_tv_0;
    wire [0:0] SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backEN;
    wire [0:0] SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backStall;
    wire [0:0] SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_V0;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg2;
    reg [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg2;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed2;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg3;
    reg [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg3;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed3;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg4;
    reg [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg4;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed4;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or0;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or1;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or2;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or3;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_backStall;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V0;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V1;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V2;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V3;
    wire [0:0] SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V4;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg2;
    reg [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg2;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed2;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg3;
    reg [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg3;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed3;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or0;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or1;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or2;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_backStall;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V0;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V1;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V2;
    wire [0:0] SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V3;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireStall;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_StallValid;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_toReg0;
    reg [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg0;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed0;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_toReg1;
    reg [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg1;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed1;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_or0;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_backStall;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_V0;
    wire [0:0] SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_V1;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireStall;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_StallValid;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_toReg0;
    reg [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg0;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed0;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_toReg1;
    reg [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg1;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed1;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_or0;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_backStall;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_V0;
    wire [0:0] SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_V1;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_wireValid;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and0;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and1;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and2;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and3;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and4;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and5;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and6;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    wire [0:0] SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_V0;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireStall;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_StallValid;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_toReg0;
    reg [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg0;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed0;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_toReg1;
    reg [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg1;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed1;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_and0;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_or0;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_backStall;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_V0;
    wire [0:0] SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_V1;
    reg [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0;
    reg [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_v_s_0;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_0;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_1;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backEN;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_or0;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backStall;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_V0;
    wire [0:0] SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_V1;
    reg [0:0] SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0;
    wire [0:0] SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_v_s_0;
    wire [0:0] SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_s_tv_0;
    wire [0:0] SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backEN;
    wire [0:0] SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backStall;
    wire [0:0] SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_V0;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_wireValid;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and0;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and1;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and2;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and3;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and4;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and5;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and6;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    wire [0:0] SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_V0;
    reg [0:0] SE_coalesced_delay_0_0_R_v_0;
    wire [0:0] SE_coalesced_delay_0_0_v_s_0;
    wire [0:0] SE_coalesced_delay_0_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_0_0_backEN;
    wire [0:0] SE_coalesced_delay_0_0_backStall;
    wire [0:0] SE_coalesced_delay_0_0_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_V0;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_wireValid;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_backStall;
    wire [0:0] SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_V0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_out_bitsignaltemp;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_V0;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_in;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_out;
    wire bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    wire [0:0] SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_i_valid;
    reg [0:0] SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid;
    reg [0:0] SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_data0;
    wire [0:0] SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backStall;
    wire [0:0] SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V;
    wire [0:0] SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_D0;
    wire [0:0] SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_i_valid;
    reg [0:0] SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid;
    reg [7:0] SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_data0;
    wire [0:0] SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backStall;
    wire [0:0] SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V;
    wire [7:0] SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and2;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and3;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and4;
    reg [63:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data1;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data2;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_V;
    wire [63:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D2;
    wire [0:0] SR_SE_i_or_cond68_stb_from_utf874_i_valid;
    reg [0:0] SR_SE_i_or_cond68_stb_from_utf874_r_valid;
    wire [0:0] SR_SE_i_or_cond68_stb_from_utf874_and0;
    reg [0:0] SR_SE_i_or_cond68_stb_from_utf874_r_data0;
    reg [0:0] SR_SE_i_or_cond68_stb_from_utf874_r_data1;
    wire [0:0] SR_SE_i_or_cond68_stb_from_utf874_backStall;
    wire [0:0] SR_SE_i_or_cond68_stb_from_utf874_V;
    wire [0:0] SR_SE_i_or_cond68_stb_from_utf874_D0;
    wire [0:0] SR_SE_i_or_cond68_stb_from_utf874_D1;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_i_valid;
    reg [0:0] SR_SE_i_acl_189_stb_from_utf839_r_valid;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_and0;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_and1;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_and2;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_and3;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_and4;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_and5;
    reg [63:0] SR_SE_i_acl_189_stb_from_utf839_r_data0;
    reg [0:0] SR_SE_i_acl_189_stb_from_utf839_r_data1;
    reg [0:0] SR_SE_i_acl_189_stb_from_utf839_r_data2;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_backStall;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_V;
    wire [63:0] SR_SE_i_acl_189_stb_from_utf839_D0;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_D1;
    wire [0:0] SR_SE_i_acl_189_stb_from_utf839_D2;
    wire [0:0] SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_i_valid;
    reg [0:0] SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid;
    reg [0:0] SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_data0;
    wire [0:0] SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backStall;
    wire [0:0] SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V;
    wire [0:0] SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_D0;
    wire [0:0] SR_SE_i_not_43_stb_from_utf8205_i_valid;
    reg [0:0] SR_SE_i_not_43_stb_from_utf8205_r_valid;
    reg [0:0] SR_SE_i_not_43_stb_from_utf8205_r_data0;
    wire [0:0] SR_SE_i_not_43_stb_from_utf8205_backStall;
    wire [0:0] SR_SE_i_not_43_stb_from_utf8205_V;
    wire [0:0] SR_SE_i_not_43_stb_from_utf8205_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data0;
    reg [31:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data1;
    reg [31:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data2;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D0;
    wire [31:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D1;
    wire [31:0] SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D2;
    wire [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_i_valid;
    reg [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid;
    wire [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_and0;
    reg [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data0;
    reg [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data1;
    wire [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall;
    wire [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_V;
    wire [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_D0;
    wire [0:0] SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_D1;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_i_valid;
    reg [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and0;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and1;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and2;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and3;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and4;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and5;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and6;
    reg [63:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data0;
    reg [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data1;
    reg [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data2;
    reg [31:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data3;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_V;
    wire [63:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D0;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D1;
    wire [0:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D2;
    wire [31:0] SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D3;
    wire [0:0] SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_i_valid;
    reg [0:0] SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid;
    reg [0:0] SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_data0;
    wire [0:0] SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_backStall;
    wire [0:0] SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_V;
    wire [0:0] SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_D1;
    wire [0:0] SR_SE_i_val261_stb_from_utf8185_i_valid;
    reg [0:0] SR_SE_i_val261_stb_from_utf8185_r_valid;
    wire [0:0] SR_SE_i_val261_stb_from_utf8185_and0;
    wire [0:0] SR_SE_i_val261_stb_from_utf8185_and1;
    reg [0:0] SR_SE_i_val261_stb_from_utf8185_r_data0;
    reg [31:0] SR_SE_i_val261_stb_from_utf8185_r_data1;
    reg [31:0] SR_SE_i_val261_stb_from_utf8185_r_data2;
    wire [0:0] SR_SE_i_val261_stb_from_utf8185_backStall;
    wire [0:0] SR_SE_i_val261_stb_from_utf8185_V;
    wire [0:0] SR_SE_i_val261_stb_from_utf8185_D0;
    wire [31:0] SR_SE_i_val261_stb_from_utf8185_D1;
    wire [31:0] SR_SE_i_val261_stb_from_utf8185_D2;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_data0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_and0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_and1;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data1;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data2;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D2;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8199_i_valid;
    reg [0:0] SR_SE_i_unnamed_stb_from_utf8199_r_valid;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8199_and0;
    reg [0:0] SR_SE_i_unnamed_stb_from_utf8199_r_data0;
    reg [0:0] SR_SE_i_unnamed_stb_from_utf8199_r_data1;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8199_backStall;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8199_V;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8199_D0;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8199_D1;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_i_valid;
    reg [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and0;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and1;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and2;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and3;
    reg [63:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data0;
    reg [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data1;
    reg [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data2;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_V;
    wire [63:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D0;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D1;
    wire [0:0] SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D2;
    wire [0:0] SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_i_valid;
    reg [0:0] SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid;
    reg [0:0] SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_data0;
    wire [0:0] SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backStall;
    wire [0:0] SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V;
    wire [0:0] SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_D0;
    wire [0:0] SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_i_valid;
    reg [0:0] SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid;
    reg [0:0] SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_data0;
    wire [0:0] SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backStall;
    wire [0:0] SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V;
    wire [0:0] SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_D1;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_i_valid;
    reg [0:0] SR_SE_i_acl_158_stb_from_utf8313_r_valid;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_and0;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_and1;
    reg [0:0] SR_SE_i_acl_158_stb_from_utf8313_r_data0;
    reg [0:0] SR_SE_i_acl_158_stb_from_utf8313_r_data1;
    reg [0:0] SR_SE_i_acl_158_stb_from_utf8313_r_data2;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_backStall;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_V;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_D0;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_D1;
    wire [0:0] SR_SE_i_acl_158_stb_from_utf8313_D2;
    wire [0:0] SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_i_valid;
    reg [0:0] SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid;
    reg [0:0] SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_data0;
    wire [0:0] SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_backStall;
    wire [0:0] SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_V;
    wire [0:0] SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_D0;
    wire [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_i_valid;
    reg [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid;
    wire [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_and0;
    reg [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data0;
    reg [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data1;
    wire [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_backStall;
    wire [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_V;
    wire [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_D0;
    wire [0:0] SR_SE_i_acl_58_demorgan_stb_from_utf8235_D1;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8240_i_valid;
    reg [0:0] SR_SE_i_unnamed_stb_from_utf8240_r_valid;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8240_and0;
    reg [0:0] SR_SE_i_unnamed_stb_from_utf8240_r_data0;
    reg [0:0] SR_SE_i_unnamed_stb_from_utf8240_r_data1;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8240_backStall;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8240_V;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8240_D0;
    wire [0:0] SR_SE_i_unnamed_stb_from_utf8240_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_D1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_i_valid;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_and0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data0;
    reg [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data1;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_V;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_D0;
    wire [0:0] SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_D1;
    wire [0:0] SR_SE_i_acl_142_stb_from_utf8300_i_valid;
    reg [0:0] SR_SE_i_acl_142_stb_from_utf8300_r_valid;
    wire [0:0] SR_SE_i_acl_142_stb_from_utf8300_and0;
    reg [0:0] SR_SE_i_acl_142_stb_from_utf8300_r_data0;
    reg [31:0] SR_SE_i_acl_142_stb_from_utf8300_r_data1;
    wire [0:0] SR_SE_i_acl_142_stb_from_utf8300_backStall;
    wire [0:0] SR_SE_i_acl_142_stb_from_utf8300_V;
    wire [0:0] SR_SE_i_acl_142_stb_from_utf8300_D0;
    wire [31:0] SR_SE_i_acl_142_stb_from_utf8300_D1;
    wire [0:0] SR_SE_i_masked_stb_from_utf8328_i_valid;
    reg [0:0] SR_SE_i_masked_stb_from_utf8328_r_valid;
    wire [0:0] SR_SE_i_masked_stb_from_utf8328_and0;
    reg [0:0] SR_SE_i_masked_stb_from_utf8328_r_data0;
    reg [0:0] SR_SE_i_masked_stb_from_utf8328_r_data1;
    wire [0:0] SR_SE_i_masked_stb_from_utf8328_backStall;
    wire [0:0] SR_SE_i_masked_stb_from_utf8328_V;
    wire [0:0] SR_SE_i_masked_stb_from_utf8328_D0;
    wire [0:0] SR_SE_i_masked_stb_from_utf8328_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_and0;
    reg [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data0;
    reg [31:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data1;
    wire [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V;
    wire [0:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_D0;
    wire [31:0] SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_D1;
    wire [0:0] SR_SE_i_or43_stb_from_utf8323_i_valid;
    reg [0:0] SR_SE_i_or43_stb_from_utf8323_r_valid;
    wire [0:0] SR_SE_i_or43_stb_from_utf8323_and0;
    reg [0:0] SR_SE_i_or43_stb_from_utf8323_r_data0;
    reg [0:0] SR_SE_i_or43_stb_from_utf8323_r_data1;
    wire [0:0] SR_SE_i_or43_stb_from_utf8323_backStall;
    wire [0:0] SR_SE_i_or43_stb_from_utf8323_V;
    wire [0:0] SR_SE_i_or43_stb_from_utf8323_D0;
    wire [0:0] SR_SE_i_or43_stb_from_utf8323_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_and0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data1;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_V;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_D1;


    // SE_i_next_initerations_stb_from_utf86_vt_join(STALLENABLE,1562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_initerations_stb_from_utf86_vt_join_fromReg0 <= '0;
            SE_i_next_initerations_stb_from_utf86_vt_join_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_next_initerations_stb_from_utf86_vt_join_fromReg0 <= SE_i_next_initerations_stb_from_utf86_vt_join_toReg0;
            // Successor 1
            SE_i_next_initerations_stb_from_utf86_vt_join_fromReg1 <= SE_i_next_initerations_stb_from_utf86_vt_join_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_next_initerations_stb_from_utf86_vt_join_consumed0 = (~ (i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_stall_out) & SE_i_next_initerations_stb_from_utf86_vt_join_wireValid) | SE_i_next_initerations_stb_from_utf86_vt_join_fromReg0;
    assign SE_i_next_initerations_stb_from_utf86_vt_join_consumed1 = (~ (i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_stall_out) & SE_i_next_initerations_stb_from_utf86_vt_join_wireValid) | SE_i_next_initerations_stb_from_utf86_vt_join_fromReg1;
    // Consuming
    assign SE_i_next_initerations_stb_from_utf86_vt_join_StallValid = SE_i_next_initerations_stb_from_utf86_vt_join_backStall & SE_i_next_initerations_stb_from_utf86_vt_join_wireValid;
    assign SE_i_next_initerations_stb_from_utf86_vt_join_toReg0 = SE_i_next_initerations_stb_from_utf86_vt_join_StallValid & SE_i_next_initerations_stb_from_utf86_vt_join_consumed0;
    assign SE_i_next_initerations_stb_from_utf86_vt_join_toReg1 = SE_i_next_initerations_stb_from_utf86_vt_join_StallValid & SE_i_next_initerations_stb_from_utf86_vt_join_consumed1;
    // Backward Stall generation
    assign SE_i_next_initerations_stb_from_utf86_vt_join_or0 = SE_i_next_initerations_stb_from_utf86_vt_join_consumed0;
    assign SE_i_next_initerations_stb_from_utf86_vt_join_wireStall = ~ (SE_i_next_initerations_stb_from_utf86_vt_join_consumed1 & SE_i_next_initerations_stb_from_utf86_vt_join_or0);
    assign SE_i_next_initerations_stb_from_utf86_vt_join_backStall = SE_i_next_initerations_stb_from_utf86_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_next_initerations_stb_from_utf86_vt_join_V0 = SE_i_next_initerations_stb_from_utf86_vt_join_wireValid & ~ (SE_i_next_initerations_stb_from_utf86_vt_join_fromReg0);
    assign SE_i_next_initerations_stb_from_utf86_vt_join_V1 = SE_i_next_initerations_stb_from_utf86_vt_join_wireValid & ~ (SE_i_next_initerations_stb_from_utf86_vt_join_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_next_initerations_stb_from_utf86_vt_join_and0 = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_V1;
    assign SE_i_next_initerations_stb_from_utf86_vt_join_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V1 & SE_i_next_initerations_stb_from_utf86_vt_join_and0;

    // SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327(STALLENABLE,1503)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid = SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V;

    // c_i32_0335(CONSTANT,12)
    assign c_i32_0335_q = $unsigned(32'b00000000000000000000000000000000);

    // c_i32_2359(CONSTANT,20)
    assign c_i32_2359_q = $unsigned(32'b00000000000000000000000000000010);

    // c_i32_3374(CONSTANT,21)
    assign c_i32_3374_q = $unsigned(32'b00000000000000000000000000000011);

    // c_i32_4373(CONSTANT,22)
    assign c_i32_4373_q = $unsigned(32'b00000000000000000000000000000100);

    // c_i32_5372(CONSTANT,23)
    assign c_i32_5372_q = $unsigned(32'b00000000000000000000000000000101);

    // c_i32_6371(CONSTANT,26)
    assign c_i32_6371_q = $unsigned(32'b00000000000000000000000000000110);

    // c_i32_7370(CONSTANT,29)
    assign c_i32_7370_q = $unsigned(32'b00000000000000000000000000000111);

    // i_acl_73_stb_from_utf8248_vt_const_31(CONSTANT,124)
    assign i_acl_73_stb_from_utf8248_vt_const_31_q = $unsigned(29'b00000000000000000000000000001);

    // c_i32_8369(CONSTANT,30)
    assign c_i32_8369_q = $unsigned(32'b00000000000000000000000000001000);

    // c_i32_9368(CONSTANT,31)
    assign c_i32_9368_q = $unsigned(32'b00000000000000000000000000001001);

    // c_i32_10360(CONSTANT,14)
    assign c_i32_10360_q = $unsigned(32'b00000000000000000000000000001010);

    // c_i32_11367(CONSTANT,15)
    assign c_i32_11367_q = $unsigned(32'b00000000000000000000000000001011);

    // i_acl_62_stb_from_utf8239_vt_const_31(CONSTANT,115)
    assign i_acl_62_stb_from_utf8239_vt_const_31_q = $unsigned(30'b000000000000000000000000000011);

    // c_i32_12366(CONSTANT,16)
    assign c_i32_12366_q = $unsigned(32'b00000000000000000000000000001100);

    // c_i32_13365(CONSTANT,17)
    assign c_i32_13365_q = $unsigned(32'b00000000000000000000000000001101);

    // c_i32_14364(CONSTANT,19)
    assign c_i32_14364_q = $unsigned(32'b00000000000000000000000000001110);

    // c_i8_128348_recast_x(CONSTANT,566)
    assign c_i8_128348_recast_x_q = $unsigned(8'b10000000);

    // c_i8_64338(CONSTANT,44)
    assign c_i8_64338_q = $unsigned(8'b11000000);

    // bubble_join_redist14_i_xor_stb_from_utf82_q_66_fifo(BITJOIN,1127)
    assign bubble_join_redist14_i_xor_stb_from_utf82_q_66_fifo_q = redist14_i_xor_stb_from_utf82_q_66_fifo_data_out;

    // bubble_select_redist14_i_xor_stb_from_utf82_q_66_fifo(BITSELECT,1128)
    assign bubble_select_redist14_i_xor_stb_from_utf82_q_66_fifo_b = $unsigned(bubble_join_redist14_i_xor_stb_from_utf82_q_66_fifo_q[0:0]);

    // bubble_join_redist15_i_xor_stb_from_utf82_q_98_fifo(BITJOIN,1130)
    assign bubble_join_redist15_i_xor_stb_from_utf82_q_98_fifo_q = redist15_i_xor_stb_from_utf82_q_98_fifo_data_out;

    // bubble_select_redist15_i_xor_stb_from_utf82_q_98_fifo(BITSELECT,1131)
    assign bubble_select_redist15_i_xor_stb_from_utf82_q_98_fifo_b = $unsigned(bubble_join_redist15_i_xor_stb_from_utf82_q_98_fifo_q[0:0]);

    // redist16_i_xor_stb_from_utf82_q_99_0(REG,893)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_xor_stb_from_utf82_q_99_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist16_i_xor_stb_from_utf82_q_99_0_backEN == 1'b1)
        begin
            redist16_i_xor_stb_from_utf82_q_99_0_q <= $unsigned(bubble_select_redist15_i_xor_stb_from_utf82_q_98_fifo_b);
        end
    end

    // bubble_join_redist17_i_xor_stb_from_utf82_q_129_fifo(BITJOIN,1133)
    assign bubble_join_redist17_i_xor_stb_from_utf82_q_129_fifo_q = redist17_i_xor_stb_from_utf82_q_129_fifo_data_out;

    // bubble_select_redist17_i_xor_stb_from_utf82_q_129_fifo(BITSELECT,1134)
    assign bubble_select_redist17_i_xor_stb_from_utf82_q_129_fifo_b = $unsigned(bubble_join_redist17_i_xor_stb_from_utf82_q_129_fifo_q[0:0]);

    // bubble_join_redist18_i_xor_stb_from_utf82_q_160_fifo(BITJOIN,1136)
    assign bubble_join_redist18_i_xor_stb_from_utf82_q_160_fifo_q = redist18_i_xor_stb_from_utf82_q_160_fifo_data_out;

    // bubble_select_redist18_i_xor_stb_from_utf82_q_160_fifo(BITSELECT,1137)
    assign bubble_select_redist18_i_xor_stb_from_utf82_q_160_fifo_b = $unsigned(bubble_join_redist18_i_xor_stb_from_utf82_q_160_fifo_q[0:0]);

    // redist19_i_xor_stb_from_utf82_q_193_fifo(STALLFIFO,896)
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_valid_in = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_V1;
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_stall_in = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_backStall;
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_data_in = bubble_select_redist18_i_xor_stb_from_utf82_q_160_fifo_b;
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_valid_in_bitsignaltemp = redist19_i_xor_stb_from_utf82_q_193_fifo_valid_in[0];
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_stall_in_bitsignaltemp = redist19_i_xor_stb_from_utf82_q_193_fifo_stall_in[0];
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_valid_out[0] = redist19_i_xor_stb_from_utf82_q_193_fifo_valid_out_bitsignaltemp;
    assign redist19_i_xor_stb_from_utf82_q_193_fifo_stall_out[0] = redist19_i_xor_stb_from_utf82_q_193_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist19_i_xor_stb_from_utf82_q_193_fifo (
        .valid_in(redist19_i_xor_stb_from_utf82_q_193_fifo_valid_in_bitsignaltemp),
        .stall_in(redist19_i_xor_stb_from_utf82_q_193_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist18_i_xor_stb_from_utf82_q_160_fifo_b),
        .valid_out(redist19_i_xor_stb_from_utf82_q_193_fifo_valid_out_bitsignaltemp),
        .stall_out(redist19_i_xor_stb_from_utf82_q_193_fifo_stall_out_bitsignaltemp),
        .data_out(redist19_i_xor_stb_from_utf82_q_193_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist22_i_unnamed_stb_from_utf8226_q_61_fifo(BITJOIN,1148)
    assign bubble_join_redist22_i_unnamed_stb_from_utf8226_q_61_fifo_q = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_data_out;

    // bubble_select_redist22_i_unnamed_stb_from_utf8226_q_61_fifo(BITSELECT,1149)
    assign bubble_select_redist22_i_unnamed_stb_from_utf8226_q_61_fifo_b = $unsigned(bubble_join_redist22_i_unnamed_stb_from_utf8226_q_61_fifo_q[0:0]);

    // i_first_cleanup_xor48_or_stb_from_utf8228(LOGICAL,189)@257
    assign i_first_cleanup_xor48_or_stb_from_utf8228_q = bubble_select_redist22_i_unnamed_stb_from_utf8226_q_61_fifo_b | bubble_select_redist18_i_xor_stb_from_utf82_q_160_fifo_b;

    // i_conv_stb_from_utf820_vt_const_31(CONSTANT,181)
    assign i_conv_stb_from_utf820_vt_const_31_q = $unsigned(24'b000000000000000000000000);

    // bubble_join_stb_from_utf8_B2_merge_reg_aunroll_x(BITJOIN,1087)
    assign bubble_join_stb_from_utf8_B2_merge_reg_aunroll_x_q = stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_stb_from_utf8_B2_merge_reg_aunroll_x(BITSELECT,1088)
    assign bubble_select_stb_from_utf8_B2_merge_reg_aunroll_x_b = $unsigned(bubble_join_stb_from_utf8_B2_merge_reg_aunroll_x_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232(STALLENABLE,1542)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid = i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_valid_out;

    // redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0(REG,882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backEN == 1'b1)
        begin
            redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q <= $unsigned(redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q);
        end
    end

    // SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0(STALLENABLE,1970)
    // Valid signal propagation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_V0 = SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0;
    // Stall signal propagation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_s_tv_0 = SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backStall & SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0;
    // Backward Enable generation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backEN = ~ (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_v_s_0 = SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backEN & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_V1;
    // Backward Stall generation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backStall = ~ (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backEN == 1'b0)
            begin
                SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0 <= SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0 & SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_s_tv_0;
            end
            else
            begin
                SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_R_v_0 <= SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_v_s_0;
            end

        end
    end

    // SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1(STALLENABLE,1971)
    // Valid signal propagation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_V0 = SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0;
    // Stall signal propagation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_s_tv_0 = SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_backStall & SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0;
    // Backward Enable generation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backEN = ~ (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_v_s_0 = SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backEN & SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_V0;
    // Backward Stall generation
    assign SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backStall = ~ (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backEN == 1'b0)
            begin
                SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0 <= SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0 & SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_s_tv_0;
            end
            else
            begin
                SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_R_v_0 <= SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13(STALLENABLE,2184)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_backStall = i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319(STALLENABLE,1488)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed1 = (~ (SE_i_unnamed_stb_from_utf8320_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_wireValid = i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319(BLACKBOX,205)@290
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tA000000Z_decision395_xor28_0 thei_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_V0),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_dest_data_out_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319(BITJOIN,1012)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_q = i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_out_dest_data_out_6_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319(BITSELECT,1013)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_q[0:0]);

    // i_while_body_branch_back_stb_from_utf8317(LOGICAL,436)@290
    assign i_while_body_branch_back_stb_from_utf8317_q = $unsigned(i_acl_161_stb_from_utf8316_q == c_i32_0335_q ? 1'b1 : 1'b0);

    // i_unnamed_stb_from_utf8320(LOGICAL,411)@290
    assign i_unnamed_stb_from_utf8320_q = i_while_body_branch_back_stb_from_utf8317_q & bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_b;

    // i_notcmp_stb_from_utf8321(LOGICAL,257)@290
    assign i_notcmp_stb_from_utf8321_q = i_unnamed_stb_from_utf8320_q ^ VCC_q;

    // redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo(STALLFIFO,885)
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_in = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V2;
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_in = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_backStall;
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_data_in = i_first_cleanup_stb_from_utf81_sel_x_b;
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_in_bitsignaltemp = redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_in[0];
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_in_bitsignaltemp = redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_in[0];
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_out[0] = redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_out_bitsignaltemp;
    assign redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_out[0] = redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(194),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo (
        .valid_in(redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_in_bitsignaltemp),
        .stall_in(redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup_stb_from_utf81_sel_x_b),
        .valid_out(redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_out_bitsignaltemp),
        .stall_out(redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_out_bitsignaltemp),
        .data_out(redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo(BITJOIN,1115)
    assign bubble_join_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_q = redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_data_out;

    // bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo(BITSELECT,1116)
    assign bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_b = $unsigned(bubble_join_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_q[0:0]);

    // SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo(STALLENABLE,1838)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg0 <= '0;
            SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg0 <= SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_toReg0;
            // Successor 1
            SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg1 <= SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed0 = (~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall) & SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid) | SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg0;
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed1 = (~ (SR_SE_i_masked_stb_from_utf8328_backStall) & SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid) | SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg1;
    // Consuming
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_StallValid = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_backStall & SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid;
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_toReg0 = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_StallValid & SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed0;
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_toReg1 = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_StallValid & SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_or0 = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed0;
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireStall = ~ (SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_consumed1 & SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_or0);
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_backStall = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_V0 = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid & ~ (SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg0);
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_V1 = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid & ~ (SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_wireValid = redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_valid_out;

    // SR_SE_i_masked_stb_from_utf8328(STALLREG,2579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_masked_stb_from_utf8328_r_valid <= 1'b0;
            SR_SE_i_masked_stb_from_utf8328_r_data0 <= 1'bx;
            SR_SE_i_masked_stb_from_utf8328_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_masked_stb_from_utf8328_r_valid <= SE_i_masked_stb_from_utf8328_backStall & (SR_SE_i_masked_stb_from_utf8328_r_valid | SR_SE_i_masked_stb_from_utf8328_i_valid);

            if (SR_SE_i_masked_stb_from_utf8328_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_masked_stb_from_utf8328_r_data0 <= i_notcmp_stb_from_utf8321_q;
                SR_SE_i_masked_stb_from_utf8328_r_data1 <= $unsigned(bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_masked_stb_from_utf8328_and0 = SE_i_unnamed_stb_from_utf8320_V1;
    assign SR_SE_i_masked_stb_from_utf8328_i_valid = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_V1 & SR_SE_i_masked_stb_from_utf8328_and0;
    // Stall signal propagation
    assign SR_SE_i_masked_stb_from_utf8328_backStall = SR_SE_i_masked_stb_from_utf8328_r_valid | ~ (SR_SE_i_masked_stb_from_utf8328_i_valid);

    // Valid
    assign SR_SE_i_masked_stb_from_utf8328_V = SR_SE_i_masked_stb_from_utf8328_r_valid == 1'b1 ? SR_SE_i_masked_stb_from_utf8328_r_valid : SR_SE_i_masked_stb_from_utf8328_i_valid;

    // Data0
    assign SR_SE_i_masked_stb_from_utf8328_D0 = SR_SE_i_masked_stb_from_utf8328_r_valid == 1'b1 ? SR_SE_i_masked_stb_from_utf8328_r_data0 : i_notcmp_stb_from_utf8321_q;
    // Data1
    assign SR_SE_i_masked_stb_from_utf8328_D1 = SR_SE_i_masked_stb_from_utf8328_r_valid == 1'b1 ? SR_SE_i_masked_stb_from_utf8328_r_data1 : bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_b;

    // SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322(STALLENABLE,1547)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_V0 = SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall = i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_wireValid = SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_V;

    // SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322(STALLREG,2582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data0 <= 1'bx;
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid <= SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall & (SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid | SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_i_valid);

            if (SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data0 <= i_unnamed_stb_from_utf8320_q;
                SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data1 <= $unsigned(bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_and0 = SE_i_unnamed_stb_from_utf8320_V0;
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_i_valid = SE_out_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_V0 & SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_and0;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall = SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid | ~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_V = SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid : SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_D0 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data0 : i_unnamed_stb_from_utf8320_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_D1 = SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_r_data1 : bubble_select_redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_b;

    // SE_i_unnamed_stb_from_utf8320(STALLENABLE,1716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf8320_fromReg0 <= '0;
            SE_i_unnamed_stb_from_utf8320_fromReg1 <= '0;
            SE_i_unnamed_stb_from_utf8320_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_unnamed_stb_from_utf8320_fromReg0 <= SE_i_unnamed_stb_from_utf8320_toReg0;
            // Successor 1
            SE_i_unnamed_stb_from_utf8320_fromReg1 <= SE_i_unnamed_stb_from_utf8320_toReg1;
            // Successor 2
            SE_i_unnamed_stb_from_utf8320_fromReg2 <= SE_i_unnamed_stb_from_utf8320_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_unnamed_stb_from_utf8320_consumed0 = (~ (SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall) & SE_i_unnamed_stb_from_utf8320_wireValid) | SE_i_unnamed_stb_from_utf8320_fromReg0;
    assign SE_i_unnamed_stb_from_utf8320_consumed1 = (~ (SR_SE_i_masked_stb_from_utf8328_backStall) & SE_i_unnamed_stb_from_utf8320_wireValid) | SE_i_unnamed_stb_from_utf8320_fromReg1;
    assign SE_i_unnamed_stb_from_utf8320_consumed2 = (~ (SR_SE_i_or43_stb_from_utf8323_backStall) & SE_i_unnamed_stb_from_utf8320_wireValid) | SE_i_unnamed_stb_from_utf8320_fromReg2;
    // Consuming
    assign SE_i_unnamed_stb_from_utf8320_StallValid = SE_i_unnamed_stb_from_utf8320_backStall & SE_i_unnamed_stb_from_utf8320_wireValid;
    assign SE_i_unnamed_stb_from_utf8320_toReg0 = SE_i_unnamed_stb_from_utf8320_StallValid & SE_i_unnamed_stb_from_utf8320_consumed0;
    assign SE_i_unnamed_stb_from_utf8320_toReg1 = SE_i_unnamed_stb_from_utf8320_StallValid & SE_i_unnamed_stb_from_utf8320_consumed1;
    assign SE_i_unnamed_stb_from_utf8320_toReg2 = SE_i_unnamed_stb_from_utf8320_StallValid & SE_i_unnamed_stb_from_utf8320_consumed2;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf8320_or0 = SE_i_unnamed_stb_from_utf8320_consumed0;
    assign SE_i_unnamed_stb_from_utf8320_or1 = SE_i_unnamed_stb_from_utf8320_consumed1 & SE_i_unnamed_stb_from_utf8320_or0;
    assign SE_i_unnamed_stb_from_utf8320_wireStall = ~ (SE_i_unnamed_stb_from_utf8320_consumed2 & SE_i_unnamed_stb_from_utf8320_or1);
    assign SE_i_unnamed_stb_from_utf8320_backStall = SE_i_unnamed_stb_from_utf8320_wireStall;
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf8320_V0 = SE_i_unnamed_stb_from_utf8320_wireValid & ~ (SE_i_unnamed_stb_from_utf8320_fromReg0);
    assign SE_i_unnamed_stb_from_utf8320_V1 = SE_i_unnamed_stb_from_utf8320_wireValid & ~ (SE_i_unnamed_stb_from_utf8320_fromReg1);
    assign SE_i_unnamed_stb_from_utf8320_V2 = SE_i_unnamed_stb_from_utf8320_wireValid & ~ (SE_i_unnamed_stb_from_utf8320_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_stb_from_utf8320_and0 = SE_i_acl_159_stb_from_utf8314_V1;
    assign SE_i_unnamed_stb_from_utf8320_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_V1 & SE_i_unnamed_stb_from_utf8320_and0;

    // SR_SE_i_or43_stb_from_utf8323(STALLREG,2581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_or43_stb_from_utf8323_r_valid <= 1'b0;
            SR_SE_i_or43_stb_from_utf8323_r_data0 <= 1'bx;
            SR_SE_i_or43_stb_from_utf8323_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_or43_stb_from_utf8323_r_valid <= SE_i_or43_stb_from_utf8323_backStall & (SR_SE_i_or43_stb_from_utf8323_r_valid | SR_SE_i_or43_stb_from_utf8323_i_valid);

            if (SR_SE_i_or43_stb_from_utf8323_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_or43_stb_from_utf8323_r_data0 <= i_notcmp_stb_from_utf8321_q;
                SR_SE_i_or43_stb_from_utf8323_r_data1 <= $unsigned(bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_or43_stb_from_utf8323_and0 = SE_i_unnamed_stb_from_utf8320_V2;
    assign SR_SE_i_or43_stb_from_utf8323_i_valid = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_V1 & SR_SE_i_or43_stb_from_utf8323_and0;
    // Stall signal propagation
    assign SR_SE_i_or43_stb_from_utf8323_backStall = SR_SE_i_or43_stb_from_utf8323_r_valid | ~ (SR_SE_i_or43_stb_from_utf8323_i_valid);

    // Valid
    assign SR_SE_i_or43_stb_from_utf8323_V = SR_SE_i_or43_stb_from_utf8323_r_valid == 1'b1 ? SR_SE_i_or43_stb_from_utf8323_r_valid : SR_SE_i_or43_stb_from_utf8323_i_valid;

    // Data0
    assign SR_SE_i_or43_stb_from_utf8323_D0 = SR_SE_i_or43_stb_from_utf8323_r_valid == 1'b1 ? SR_SE_i_or43_stb_from_utf8323_r_data0 : i_notcmp_stb_from_utf8321_q;
    // Data1
    assign SR_SE_i_or43_stb_from_utf8323_D1 = SR_SE_i_or43_stb_from_utf8323_r_valid == 1'b1 ? SR_SE_i_or43_stb_from_utf8323_r_data1 : bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo_b;

    // SE_i_or43_stb_from_utf8323(STALLENABLE,1575)
    // Valid signal propagation
    assign SE_i_or43_stb_from_utf8323_V0 = SE_i_or43_stb_from_utf8323_R_v_0;
    // Stall signal propagation
    assign SE_i_or43_stb_from_utf8323_s_tv_0 = SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_backStall & SE_i_or43_stb_from_utf8323_R_v_0;
    // Backward Enable generation
    assign SE_i_or43_stb_from_utf8323_backEN = ~ (SE_i_or43_stb_from_utf8323_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_or43_stb_from_utf8323_v_s_0 = SE_i_or43_stb_from_utf8323_backEN & SR_SE_i_or43_stb_from_utf8323_V;
    // Backward Stall generation
    assign SE_i_or43_stb_from_utf8323_backStall = ~ (SE_i_or43_stb_from_utf8323_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or43_stb_from_utf8323_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_or43_stb_from_utf8323_backEN == 1'b0)
            begin
                SE_i_or43_stb_from_utf8323_R_v_0 <= SE_i_or43_stb_from_utf8323_R_v_0 & SE_i_or43_stb_from_utf8323_s_tv_0;
            end
            else
            begin
                SE_i_or43_stb_from_utf8323_R_v_0 <= SE_i_or43_stb_from_utf8323_v_s_0;
            end

        end
    end

    // redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo(STALLFIFO,955)
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_in = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V0;
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_in = SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_backStall;
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_data_in = bubble_select_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_b;
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_in_bitsignaltemp = redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_in[0];
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_in_bitsignaltemp = redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_in[0];
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_out[0] = redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_out_bitsignaltemp;
    assign redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_out[0] = redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(195),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(17),
        .IMPL("ram")
    ) theredist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo (
        .valid_in(redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_in_bitsignaltemp),
        .stall_in(redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_b),
        .valid_out(redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_out_bitsignaltemp),
        .stall_out(redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_out_bitsignaltemp),
        .data_out(redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo(STALLENABLE,1963)
    // Valid signal propagation
    assign SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_V0 = SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_backStall = i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_stall_out | ~ (SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_and0 = redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_valid_out;
    assign SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_and1 = SE_i_or43_stb_from_utf8323_V0 & SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_and0;
    assign SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_wireValid = SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_V0 & SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_and1;

    // SE_out_i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325(STALLENABLE,1536)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_wireValid = i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_valid_out;

    // redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0(REG,959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backEN == 1'b1)
        begin
            redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_q <= $unsigned(bubble_select_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_b);
        end
    end

    // redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1(REG,960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_backEN == 1'b1)
        begin
            redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_q <= $unsigned(redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_q);
        end
    end

    // leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x(BITSELECT,723)@291
    assign leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x_in = bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b[15:0];
    assign leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x_b = leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x_in[15:0];

    // leftShiftStage0Idx1_uid725_i_cleanups_shl_stb_from_utf80_shift_x(BITJOIN,724)@291
    assign leftShiftStage0Idx1_uid725_i_cleanups_shl_stb_from_utf80_shift_x_q = {leftShiftStage0Idx1Rng1_uid724_i_cleanups_shl_stb_from_utf80_shift_x_b, GND_q};

    // leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x(MUX,726)@291
    assign leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_s or bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b or leftShiftStage0Idx1_uid725_i_cleanups_shl_stb_from_utf80_shift_x_q)
    begin
        unique case (leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_s)
            1'b0 : leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_q = bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b;
            1'b1 : leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_q = leftShiftStage0Idx1_uid725_i_cleanups_shl_stb_from_utf80_shift_x_q;
            default : leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_q = 17'b0;
        endcase
    end

    // i_cleanups_shl_stb_from_utf83_vt_select_16(BITSELECT,157)@291
    assign i_cleanups_shl_stb_from_utf83_vt_select_16_b = leftShiftStage0_uid727_i_cleanups_shl_stb_from_utf80_shift_x_q[16:1];

    // i_cleanups_shl_stb_from_utf83_vt_join(BITJOIN,156)@291
    assign i_cleanups_shl_stb_from_utf83_vt_join_q = {i_cleanups_shl_stb_from_utf83_vt_select_16_b, GND_q};

    // bubble_join_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo(BITJOIN,1280)
    assign bubble_join_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_q = redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_data_out;

    // bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo(BITSELECT,1281)
    assign bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b = $unsigned(bubble_join_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_q[16:0]);

    // i_or43_stb_from_utf8323(LOGICAL,263)@290 + 1
    assign i_or43_stb_from_utf8323_qi = SR_SE_i_or43_stb_from_utf8323_D0 | SR_SE_i_or43_stb_from_utf8323_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or43_stb_from_utf8323_delay ( .xin(i_or43_stb_from_utf8323_qi), .xout(i_or43_stb_from_utf8323_q), .ena(SE_i_or43_stb_from_utf8323_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_next_cleanups_stb_from_utf8324(MUX,246)@291
    assign i_next_cleanups_stb_from_utf8324_s = i_or43_stb_from_utf8323_q;
    always @(i_next_cleanups_stb_from_utf8324_s or bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b or i_cleanups_shl_stb_from_utf83_vt_join_q)
    begin
        unique case (i_next_cleanups_stb_from_utf8324_s)
            1'b0 : i_next_cleanups_stb_from_utf8324_q = bubble_select_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_b;
            1'b1 : i_next_cleanups_stb_from_utf8324_q = i_cleanups_shl_stb_from_utf83_vt_join_q;
            default : i_next_cleanups_stb_from_utf8324_q = 17'b0;
        endcase
    end

    // i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325(BLACKBOX,229)@291
    // in in_stall_in@20000000
    // out out_data_out@292
    // out out_feedback_out_13@20000000
    // out out_feedback_valid_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@292
    stb_from_utf8_i_llvm_fpga_push_i17_cleanups_push13_0 thei_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325 (
        .in_data_in(i_next_cleanups_stb_from_utf8324_q),
        .in_feedback_stall_in_13(i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_feedback_stall_out_13),
        .in_keep_going(redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_1_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_backStall),
        .in_valid_in(SE_out_redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_V0),
        .out_data_out(),
        .out_feedback_out_13(i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_feedback_out_13),
        .out_feedback_valid_out_13(i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_feedback_valid_out_13),
        .out_stall_out(i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80(BLACKBOX,221)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_stall_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    stb_from_utf8_i_llvm_fpga_pop_i17_cleanups_pop13_0 thei_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80 (
        .in_data_in(c_i17_65535329_q),
        .in_dir(redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q),
        .in_feedback_in_13(i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_feedback_out_13),
        .in_feedback_valid_in_13(i_llvm_fpga_push_i17_cleanups_push13_stb_from_utf8325_out_feedback_valid_out_13),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_backStall),
        .in_valid_in(SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V2),
        .out_data_out(i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out),
        .out_feedback_stall_out_13(i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_feedback_stall_out_13),
        .out_stall_out(i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80(BITJOIN,1058)
    assign bubble_join_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_q = i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80(BITSELECT,1059)
    assign bubble_select_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_b = $unsigned(bubble_join_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_q[16:0]);

    // i_first_cleanup_stb_from_utf81_sel_x(BITSELECT,633)@97
    assign i_first_cleanup_stb_from_utf81_sel_x_b = bubble_select_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_b[0:0];

    // i_xor_stb_from_utf82(LOGICAL,437)@97
    assign i_xor_stb_from_utf82_q = i_first_cleanup_stb_from_utf81_sel_x_b ^ VCC_q;

    // i_tobool1_stb_from_utf821_cmp_sign(LOGICAL,682)@97
    assign i_tobool1_stb_from_utf821_cmp_sign_q = $unsigned(redist29_i_replace_phi_stb_from_utf812_q_1_0_q[7:7]);

    // bubble_join_redist89_i_cmp_stb_from_utf818_c_34_fifo(BITJOIN,1307)
    assign bubble_join_redist89_i_cmp_stb_from_utf818_c_34_fifo_q = redist89_i_cmp_stb_from_utf818_c_34_fifo_data_out;

    // bubble_select_redist89_i_cmp_stb_from_utf818_c_34_fifo(BITSELECT,1308)
    assign bubble_select_redist89_i_cmp_stb_from_utf818_c_34_fifo_b = $unsigned(bubble_join_redist89_i_cmp_stb_from_utf818_c_34_fifo_q[0:0]);

    // bubble_join_redist90_i_cmp_stb_from_utf818_c_67_fifo(BITJOIN,1310)
    assign bubble_join_redist90_i_cmp_stb_from_utf818_c_67_fifo_q = redist90_i_cmp_stb_from_utf818_c_67_fifo_data_out;

    // bubble_select_redist90_i_cmp_stb_from_utf818_c_67_fifo(BITSELECT,1311)
    assign bubble_select_redist90_i_cmp_stb_from_utf818_c_67_fifo_b = $unsigned(bubble_join_redist90_i_cmp_stb_from_utf818_c_67_fifo_q[0:0]);

    // bubble_join_redist91_i_cmp_stb_from_utf818_c_98_fifo(BITJOIN,1313)
    assign bubble_join_redist91_i_cmp_stb_from_utf818_c_98_fifo_q = redist91_i_cmp_stb_from_utf818_c_98_fifo_data_out;

    // bubble_select_redist91_i_cmp_stb_from_utf818_c_98_fifo(BITSELECT,1314)
    assign bubble_select_redist91_i_cmp_stb_from_utf818_c_98_fifo_b = $unsigned(bubble_join_redist91_i_cmp_stb_from_utf818_c_98_fifo_q[0:0]);

    // bubble_join_redist94_i_cmp_stb_from_utf818_c_193_fifo(BITJOIN,1316)
    assign bubble_join_redist94_i_cmp_stb_from_utf818_c_193_fifo_q = redist94_i_cmp_stb_from_utf818_c_193_fifo_data_out;

    // bubble_select_redist94_i_cmp_stb_from_utf818_c_193_fifo(BITSELECT,1317)
    assign bubble_select_redist94_i_cmp_stb_from_utf818_c_193_fifo_b = $unsigned(bubble_join_redist94_i_cmp_stb_from_utf818_c_193_fifo_q[0:0]);

    // SE_redist95_i_cmp_stb_from_utf818_c_194_0(STALLENABLE,1993)
    // Valid signal propagation
    assign SE_redist95_i_cmp_stb_from_utf818_c_194_0_V0 = SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0;
    // Stall signal propagation
    assign SE_redist95_i_cmp_stb_from_utf818_c_194_0_s_tv_0 = SE_i_acl_159_stb_from_utf8314_backStall & SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0;
    // Backward Enable generation
    assign SE_redist95_i_cmp_stb_from_utf818_c_194_0_backEN = ~ (SE_redist95_i_cmp_stb_from_utf818_c_194_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist95_i_cmp_stb_from_utf818_c_194_0_v_s_0 = SE_redist95_i_cmp_stb_from_utf818_c_194_0_backEN & SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_V;
    // Backward Stall generation
    assign SE_redist95_i_cmp_stb_from_utf818_c_194_0_backStall = ~ (SE_redist95_i_cmp_stb_from_utf818_c_194_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist95_i_cmp_stb_from_utf818_c_194_0_backEN == 1'b0)
            begin
                SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0 <= SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0 & SE_redist95_i_cmp_stb_from_utf818_c_194_0_s_tv_0;
            end
            else
            begin
                SE_redist95_i_cmp_stb_from_utf818_c_194_0_R_v_0 <= SE_redist95_i_cmp_stb_from_utf818_c_194_0_v_s_0;
            end

        end
    end

    // SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0(STALLREG,2570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid <= 1'b0;
            SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid <= SE_redist95_i_cmp_stb_from_utf818_c_194_0_backStall & (SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid | SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_i_valid);

            if (SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_data0 <= $unsigned(bubble_select_redist94_i_cmp_stb_from_utf818_c_193_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_i_valid = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_backStall = SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid | ~ (SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_i_valid);

    // Valid
    assign SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_V = SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid == 1'b1 ? SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid : SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_i_valid;

    assign SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_D0 = SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_valid == 1'b1 ? SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_r_data0 : bubble_select_redist94_i_cmp_stb_from_utf818_c_193_fifo_b;

    // SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo(STALLENABLE,1992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg0 <= '0;
            SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg0 <= SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_toReg0;
            // Successor 1
            SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg1 <= SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed0 = (~ (SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall) & SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid) | SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg0;
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed1 = (~ (SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_backStall) & SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid) | SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg1;
    // Consuming
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_StallValid = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_backStall & SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid;
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_toReg0 = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_StallValid & SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed0;
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_toReg1 = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_StallValid & SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_or0 = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed0;
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireStall = ~ (SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_consumed1 & SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_or0);
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_backStall = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_V0 = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid & ~ (SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg0);
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_V1 = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid & ~ (SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_wireValid = redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_out;

    // redist94_i_cmp_stb_from_utf818_c_193_fifo(STALLFIFO,972)
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_in = SE_redist93_i_cmp_stb_from_utf818_c_100_0_V2;
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_in = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_backStall;
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_data_in = redist93_i_cmp_stb_from_utf818_c_100_0_q;
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_in_bitsignaltemp = redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_in[0];
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_in_bitsignaltemp = redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_in[0];
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_out[0] = redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_out_bitsignaltemp;
    assign redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_out[0] = redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist94_i_cmp_stb_from_utf818_c_193_fifo (
        .valid_in(redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_in_bitsignaltemp),
        .stall_in(redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_in_bitsignaltemp),
        .data_in(redist93_i_cmp_stb_from_utf818_c_100_0_q),
        .valid_out(redist94_i_cmp_stb_from_utf818_c_193_fifo_valid_out_bitsignaltemp),
        .stall_out(redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_out_bitsignaltemp),
        .data_out(redist94_i_cmp_stb_from_utf818_c_193_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12(STALLENABLE,2182)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_backStall = i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225(BLACKBOX,199)@96
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tobool6219_0 thei_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225(BITJOIN,994)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_q = i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225(BITSELECT,995)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225(STALLENABLE,1476)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_backStall = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_wireValid = i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_valid_out;

    // redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo(STALLFIFO,966)
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_V0;
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_in = SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_backStall;
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_b;
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_in_bitsignaltemp = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_in[0];
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_in_bitsignaltemp = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_in[0];
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_out[0] = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_out_bitsignaltemp;
    assign redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_out[0] = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo (
        .valid_in(redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_b),
        .valid_out(redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo(STALLENABLE,1982)
    // Valid signal propagation
    assign SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_V0 = SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_backStall = SE_i_unnamed_stb_from_utf8226_backStall | ~ (SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_wireValid = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_valid_out;

    // SE_i_unnamed_stb_from_utf8226(STALLENABLE,1707)
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf8226_V0 = SE_i_unnamed_stb_from_utf8226_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_stb_from_utf8226_s_tv_0 = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_out & SE_i_unnamed_stb_from_utf8226_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_stb_from_utf8226_backEN = ~ (SE_i_unnamed_stb_from_utf8226_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_stb_from_utf8226_and0 = SE_i_acl_252_stb_from_utf8222_V0 & SE_i_unnamed_stb_from_utf8226_backEN;
    assign SE_i_unnamed_stb_from_utf8226_v_s_0 = SE_out_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_V0 & SE_i_unnamed_stb_from_utf8226_and0;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf8226_backStall = ~ (SE_i_unnamed_stb_from_utf8226_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf8226_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_stb_from_utf8226_backEN == 1'b0)
            begin
                SE_i_unnamed_stb_from_utf8226_R_v_0 <= SE_i_unnamed_stb_from_utf8226_R_v_0 & SE_i_unnamed_stb_from_utf8226_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_stb_from_utf8226_R_v_0 <= SE_i_unnamed_stb_from_utf8226_v_s_0;
            end

        end
    end

    // redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0(REG,878)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN == 1'b1)
        begin
            redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q <= $unsigned(SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_D0);
        end
    end

    // SE_coalesced_delay_0_0(STALLENABLE,2026)
    // Valid signal propagation
    assign SE_coalesced_delay_0_0_V0 = SE_coalesced_delay_0_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_0_0_s_tv_0 = SE_i_acl_159_stb_from_utf8314_backStall & SE_coalesced_delay_0_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_0_0_backEN = ~ (SE_coalesced_delay_0_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_0_0_v_s_0 = SE_coalesced_delay_0_0_backEN & SE_join_for_coalesced_delay_0_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_0_0_backStall = ~ (SE_coalesced_delay_0_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_0_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_0_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_0_0_R_v_0 <= SE_coalesced_delay_0_0_R_v_0 & SE_coalesced_delay_0_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_0_0_R_v_0 <= SE_coalesced_delay_0_0_v_s_0;
            end

        end
    end

    // SE_join_for_coalesced_delay_0(STALLENABLE,1823)
    // Valid signal propagation
    assign SE_join_for_coalesced_delay_0_V0 = SE_join_for_coalesced_delay_0_wireValid;
    // Backward Stall generation
    assign SE_join_for_coalesced_delay_0_backStall = SE_coalesced_delay_0_0_backStall | ~ (SE_join_for_coalesced_delay_0_wireValid);
    // Computing multiple Valid(s)
    assign SE_join_for_coalesced_delay_0_and0 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V2;
    assign SE_join_for_coalesced_delay_0_wireValid = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_V1 & SE_join_for_coalesced_delay_0_and0;

    // SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo(STALLENABLE,1829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg0 <= '0;
            SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg0 <= SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_toReg0;
            // Successor 1
            SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg1 <= SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed0 = (~ (SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall) & SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid) | SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg0;
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed1 = (~ (SE_join_for_coalesced_delay_0_backStall) & SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid) | SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg1;
    // Consuming
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_StallValid = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_backStall & SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid;
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_toReg0 = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_StallValid & SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed0;
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_toReg1 = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_StallValid & SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_or0 = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed0;
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireStall = ~ (SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_consumed1 & SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_or0);
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_backStall = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_V0 = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid & ~ (SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg0);
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_V1 = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid & ~ (SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_wireValid = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_out;

    // redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo(STALLFIFO,879)
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_in = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V4;
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_in = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_backStall;
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_data_in = redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q;
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_in_bitsignaltemp = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_in[0];
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_in_bitsignaltemp = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_in[0];
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_out[0] = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_out_bitsignaltemp;
    assign redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_out[0] = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(95),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo (
        .valid_in(redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_in_bitsignaltemp),
        .data_in(redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q),
        .valid_out(redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i8_32337_recast_x(CONSTANT,569)
    assign c_i8_32337_recast_x_q = $unsigned(8'b11100000);

    // c_i8_16340(CONSTANT,39)
    assign c_i8_16340_q = $unsigned(8'b11110000);

    // i_unnamed_stb_from_utf830(LOGICAL,407)@97
    assign i_unnamed_stb_from_utf830_q = redist29_i_replace_phi_stb_from_utf812_q_1_0_q & c_i8_16340_q;

    // i_unnamed_stb_from_utf830_vt_select_7(BITSELECT,410)@97
    assign i_unnamed_stb_from_utf830_vt_select_7_b = i_unnamed_stb_from_utf830_q[7:4];

    // i_unnamed_stb_from_utf830_vt_const_3(CONSTANT,408)
    assign i_unnamed_stb_from_utf830_vt_const_3_q = $unsigned(4'b0000);

    // i_unnamed_stb_from_utf830_vt_join(BITJOIN,409)@97
    assign i_unnamed_stb_from_utf830_vt_join_q = {i_unnamed_stb_from_utf830_vt_select_7_b, i_unnamed_stb_from_utf830_vt_const_3_q};

    // i_cmp29_stb_from_utf831(LOGICAL,166)@97
    assign i_cmp29_stb_from_utf831_q = $unsigned(i_unnamed_stb_from_utf830_vt_join_q == c_i8_32337_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_64338_recast_x(CONSTANT,570)
    assign c_i8_64338_recast_x_q = $unsigned(8'b11000000);

    // c_i8_32337(CONSTANT,41)
    assign c_i8_32337_q = $unsigned(8'b11100000);

    // i_unnamed_stb_from_utf824(LOGICAL,402)@97
    assign i_unnamed_stb_from_utf824_q = redist29_i_replace_phi_stb_from_utf812_q_1_0_q & c_i8_32337_q;

    // i_unnamed_stb_from_utf824_vt_select_7(BITSELECT,406)@97
    assign i_unnamed_stb_from_utf824_vt_select_7_b = i_unnamed_stb_from_utf824_q[7:5];

    // i_unnamed_stb_from_utf824_vt_const_4(CONSTANT,404)
    assign i_unnamed_stb_from_utf824_vt_const_4_q = $unsigned(5'b00000);

    // i_unnamed_stb_from_utf824_vt_join(BITJOIN,405)@97
    assign i_unnamed_stb_from_utf824_vt_join_q = {i_unnamed_stb_from_utf824_vt_select_7_b, i_unnamed_stb_from_utf824_vt_const_4_q};

    // i_cmp6_stb_from_utf825(LOGICAL,172)@97
    assign i_cmp6_stb_from_utf825_q = $unsigned(i_unnamed_stb_from_utf824_vt_join_q == c_i8_64338_recast_x_q ? 1'b1 : 1'b0);

    // i_reduction_stb_from_utf8_6_stb_from_utf851(LOGICAL,357)@97
    assign i_reduction_stb_from_utf8_6_stb_from_utf851_q = i_cmp6_stb_from_utf825_q | i_cmp29_stb_from_utf831_q;

    // c_i8_62339(CONSTANT,43)
    assign c_i8_62339_q = $unsigned(8'b11000010);

    // i_cmp9_stb_from_utf828(COMPARE,178)@162 + 1
    assign i_cmp9_stb_from_utf828_a = {2'b00, bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b};
    assign i_cmp9_stb_from_utf828_b = {2'b00, c_i8_62339_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp9_stb_from_utf828_o <= 10'b0;
        end
        else if (SE_i_cmp9_stb_from_utf828_backEN == 1'b1)
        begin
            i_cmp9_stb_from_utf828_o <= $unsigned(i_cmp9_stb_from_utf828_a) - $unsigned(i_cmp9_stb_from_utf828_b);
        end
    end
    assign i_cmp9_stb_from_utf828_c[0] = i_cmp9_stb_from_utf828_o[9];

    // i_cmp9_not_stb_from_utf829(LOGICAL,177)@163
    assign i_cmp9_not_stb_from_utf829_q = i_cmp9_stb_from_utf828_c ^ VCC_q;

    // bubble_join_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo(BITJOIN,1325)
    assign bubble_join_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_q = redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_data_out;

    // bubble_select_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo(BITSELECT,1326)
    assign bubble_select_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_b = $unsigned(bubble_join_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_q[0:0]);

    // i_tobool_stb_from_utf8233(LOGICAL,388)@289
    assign i_tobool_stb_from_utf8233_q = $unsigned(bubble_select_i_llvm_fpga_mem_lm2545_stb_from_utf8229_b != c_i8_undef333_q ? 1'b1 : 1'b0);

    // redist110_i_cmp17_stb_from_utf8120_q_94_fifo(STALLFIFO,988)
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_in = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V10;
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_in = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_backStall;
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_data_in = i_cmp17_stb_from_utf8120_q;
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_in_bitsignaltemp = redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_in[0];
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_in_bitsignaltemp = redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_in[0];
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_out[0] = redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_out_bitsignaltemp;
    assign redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_out[0] = redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(95),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist110_i_cmp17_stb_from_utf8120_q_94_fifo (
        .valid_in(redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp17_stb_from_utf8120_q),
        .valid_out(redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist110_i_cmp17_stb_from_utf8120_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist110_i_cmp17_stb_from_utf8120_q_94_fifo(BITJOIN,1355)
    assign bubble_join_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_q = redist110_i_cmp17_stb_from_utf8120_q_94_fifo_data_out;

    // bubble_select_redist110_i_cmp17_stb_from_utf8120_q_94_fifo(BITSELECT,1356)
    assign bubble_select_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_b = $unsigned(bubble_join_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_q[0:0]);

    // i_acl_144_stb_from_utf8302(LOGICAL,63)@289
    assign i_acl_144_stb_from_utf8302_q = bubble_select_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_b & i_tobool_stb_from_utf8233_q;

    // i_acl_145_stb_from_utf8303(LOGICAL,64)@289
    assign i_acl_145_stb_from_utf8303_q = i_acl_144_stb_from_utf8302_q & bubble_select_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_b;

    // SE_i_acl_189_stb_from_utf839(STALLENABLE,1380)
    // Valid signal propagation
    assign SE_i_acl_189_stb_from_utf839_V0 = SE_i_acl_189_stb_from_utf839_wireValid;
    // Backward Stall generation
    assign SE_i_acl_189_stb_from_utf839_backStall = i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_stall | ~ (SE_i_acl_189_stb_from_utf839_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_189_stb_from_utf839_wireValid = SR_SE_i_acl_189_stb_from_utf839_V;

    // bubble_join_i_llvm_fpga_mem_lm2002_stb_from_utf863(BITJOIN,1036)
    assign bubble_join_i_llvm_fpga_mem_lm2002_stb_from_utf863_q = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863(BITSELECT,1037)
    assign bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm2002_stb_from_utf863_q[7:0]);

    // i_unnamed_stb_from_utf871(LOGICAL,419)@129
    assign i_unnamed_stb_from_utf871_q = bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b & c_i8_64338_q;

    // i_unnamed_stb_from_utf871_vt_select_7(BITSELECT,422)@129
    assign i_unnamed_stb_from_utf871_vt_select_7_b = i_unnamed_stb_from_utf871_q[7:6];

    // i_unnamed_stb_from_utf871_vt_join(BITJOIN,421)@129
    assign i_unnamed_stb_from_utf871_vt_join_q = {i_unnamed_stb_from_utf871_vt_select_7_b, i_unnamed_stb_from_utf8119_vt_const_5_q};

    // i_cmp110_stb_from_utf872(LOGICAL,159)@129
    assign i_cmp110_stb_from_utf872_q = $unsigned(i_unnamed_stb_from_utf871_vt_join_q == c_i8_128348_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_12342_recast_x(CONSTANT,565)
    assign c_i8_12342_recast_x_q = $unsigned(8'b11110100);

    // i_cmp97_stb_from_utf867(LOGICAL,176)@129
    assign i_cmp97_stb_from_utf867_q = $unsigned(bubble_select_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_b != c_i8_12342_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_112347(CONSTANT,37)
    assign c_i8_112347_q = $unsigned(8'b10010000);

    // i_cmp101_stb_from_utf869(COMPARE,158)@129
    assign i_cmp101_stb_from_utf869_a = {2'b00, bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b};
    assign i_cmp101_stb_from_utf869_b = {2'b00, c_i8_112347_q};
    assign i_cmp101_stb_from_utf869_o = $unsigned(i_cmp101_stb_from_utf869_a) - $unsigned(i_cmp101_stb_from_utf869_b);
    assign i_cmp101_stb_from_utf869_c[0] = i_cmp101_stb_from_utf869_o[9];

    // i_or_cond67_not_stb_from_utf870(LOGICAL,268)@129
    assign i_or_cond67_not_stb_from_utf870_q = i_cmp101_stb_from_utf869_c | i_cmp97_stb_from_utf867_q;

    // i_or_cond68_stb_from_utf874(LOGICAL,269)@129 + 1
    assign i_or_cond68_stb_from_utf874_qi = SR_SE_i_or_cond68_stb_from_utf874_D0 & SR_SE_i_or_cond68_stb_from_utf874_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or_cond68_stb_from_utf874_delay ( .xin(i_or_cond68_stb_from_utf874_qi), .xout(i_or_cond68_stb_from_utf874_q), .ena(SE_i_or_cond68_stb_from_utf874_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_not_cmp141_stb_from_utf8212(LOGICAL,252)@195
    assign i_not_cmp141_stb_from_utf8212_q = i_cmp141_stb_from_utf8139_c ^ VCC_q;

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7(STALLENABLE,2172)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_backStall = i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142(BLACKBOX,207)@193
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i32_n7117_0 thei_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142(STALLENABLE,1492)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_backStall = SE_i_cmp144_stb_from_utf8143_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_wireValid = i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_valid_out;

    // i_addr257_v_v_stb_from_utf8180_vt_const_31(CONSTANT,141)
    assign i_addr257_v_v_stb_from_utf8180_vt_const_31_q = $unsigned(31'b0000000000000000000000000000000);

    // redist99_i_cmp6_stb_from_utf825_q_33_fifo(STALLFIFO,977)
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_in = SE_i_or_cond59_stb_from_utf844_V6;
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_in = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_backStall;
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_data_in = i_cmp6_stb_from_utf825_q;
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_in_bitsignaltemp = redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_in[0];
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_in_bitsignaltemp = redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_in[0];
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_out[0] = redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_out_bitsignaltemp;
    assign redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_out[0] = redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist99_i_cmp6_stb_from_utf825_q_33_fifo (
        .valid_in(redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp6_stb_from_utf825_q),
        .valid_out(redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist99_i_cmp6_stb_from_utf825_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist99_i_cmp6_stb_from_utf825_q_33_fifo(BITJOIN,1328)
    assign bubble_join_redist99_i_cmp6_stb_from_utf825_q_33_fifo_q = redist99_i_cmp6_stb_from_utf825_q_33_fifo_data_out;

    // bubble_select_redist99_i_cmp6_stb_from_utf825_q_33_fifo(BITSELECT,1329)
    assign bubble_select_redist99_i_cmp6_stb_from_utf825_q_33_fifo_b = $unsigned(bubble_join_redist99_i_cmp6_stb_from_utf825_q_33_fifo_q[0:0]);

    // redist103_i_cmp6_stb_from_utf825_q_192_fifo(STALLFIFO,981)
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_in = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V2;
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_in = SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_backStall;
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_data_in = redist102_i_cmp6_stb_from_utf825_q_99_0_q;
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_in_bitsignaltemp = redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_in[0];
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_in_bitsignaltemp = redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_in[0];
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_out[0] = redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_out_bitsignaltemp;
    assign redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_out[0] = redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist103_i_cmp6_stb_from_utf825_q_192_fifo (
        .valid_in(redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_in_bitsignaltemp),
        .stall_in(redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_in_bitsignaltemp),
        .data_in(redist102_i_cmp6_stb_from_utf825_q_99_0_q),
        .valid_out(redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_out_bitsignaltemp),
        .stall_out(redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_out_bitsignaltemp),
        .data_out(redist103_i_cmp6_stb_from_utf825_q_192_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_48_v_stb_from_utf8200_vt_const_63(CONSTANT,98)
    assign i_acl_48_v_stb_from_utf8200_vt_const_63_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // c_i64_2349(CONSTANT,33)
    assign c_i64_2349_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000010);

    // c_i64_3352(CONSTANT,34)
    assign c_i64_3352_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000011);

    // c_i64_4363(CONSTANT,35)
    assign c_i64_4363_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // c_i64_1350(CONSTANT,32)
    assign c_i64_1350_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000001);

    // i_unnamed_stb_from_utf8199(LOGICAL,399)@195 + 1
    assign i_unnamed_stb_from_utf8199_qi = SR_SE_i_unnamed_stb_from_utf8199_D0 | SR_SE_i_unnamed_stb_from_utf8199_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_stb_from_utf8199_delay ( .xin(i_unnamed_stb_from_utf8199_qi), .xout(i_unnamed_stb_from_utf8199_q), .ena(SE_i_unnamed_stb_from_utf8199_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_48_v_stb_from_utf8200(MUX,96)@196
    assign i_acl_48_v_stb_from_utf8200_s = i_unnamed_stb_from_utf8199_q;
    always @(i_acl_48_v_stb_from_utf8200_s or c_i64_1350_q or c_i64_4363_q)
    begin
        unique case (i_acl_48_v_stb_from_utf8200_s)
            1'b0 : i_acl_48_v_stb_from_utf8200_q = c_i64_1350_q;
            1'b1 : i_acl_48_v_stb_from_utf8200_q = c_i64_4363_q;
            default : i_acl_48_v_stb_from_utf8200_q = 64'b0;
        endcase
    end

    // i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select(BITSELECT,757)@196
    assign i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_in = i_acl_48_v_stb_from_utf8200_q[2:0];
    assign i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_b = i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_in[0:0];
    assign i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_c = i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_in[2:2];

    // i_acl_48_v_stb_from_utf8200_vt_join(BITJOIN,99)@196
    assign i_acl_48_v_stb_from_utf8200_vt_join_q = {i_acl_48_v_stb_from_utf8200_vt_const_63_q, i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_c, GND_q, i_acl_48_v_stb_from_utf8200_vt_select_0_merged_bit_select_b};

    // bubble_join_redist21_i_unnamed_stb_from_utf838_q_66_fifo(BITJOIN,1145)
    assign bubble_join_redist21_i_unnamed_stb_from_utf838_q_66_fifo_q = redist21_i_unnamed_stb_from_utf838_q_66_fifo_data_out;

    // bubble_select_redist21_i_unnamed_stb_from_utf838_q_66_fifo(BITSELECT,1146)
    assign bubble_select_redist21_i_unnamed_stb_from_utf838_q_66_fifo_b = $unsigned(bubble_join_redist21_i_unnamed_stb_from_utf838_q_66_fifo_q[0:0]);

    // i_acl_51_v_stb_from_utf8201(MUX,102)@196
    assign i_acl_51_v_stb_from_utf8201_s = bubble_select_redist21_i_unnamed_stb_from_utf838_q_66_fifo_b;
    always @(i_acl_51_v_stb_from_utf8201_s or i_acl_48_v_stb_from_utf8200_vt_join_q or c_i64_3352_q)
    begin
        unique case (i_acl_51_v_stb_from_utf8201_s)
            1'b0 : i_acl_51_v_stb_from_utf8201_q = i_acl_48_v_stb_from_utf8200_vt_join_q;
            1'b1 : i_acl_51_v_stb_from_utf8201_q = c_i64_3352_q;
            default : i_acl_51_v_stb_from_utf8201_q = 64'b0;
        endcase
    end

    // i_acl_51_v_stb_from_utf8201_vt_select_2(BITSELECT,105)@196
    assign i_acl_51_v_stb_from_utf8201_vt_select_2_b = i_acl_51_v_stb_from_utf8201_q[2:0];

    // i_acl_51_v_stb_from_utf8201_vt_join(BITJOIN,104)@196
    assign i_acl_51_v_stb_from_utf8201_vt_join_q = {i_acl_48_v_stb_from_utf8200_vt_const_63_q, i_acl_51_v_stb_from_utf8201_vt_select_2_b};

    // i_acl_53_v_stb_from_utf8202(MUX,106)@196
    assign i_acl_53_v_stb_from_utf8202_s = redist102_i_cmp6_stb_from_utf825_q_99_0_q;
    always @(i_acl_53_v_stb_from_utf8202_s or i_acl_51_v_stb_from_utf8201_vt_join_q or c_i64_2349_q)
    begin
        unique case (i_acl_53_v_stb_from_utf8202_s)
            1'b0 : i_acl_53_v_stb_from_utf8202_q = i_acl_51_v_stb_from_utf8201_vt_join_q;
            1'b1 : i_acl_53_v_stb_from_utf8202_q = c_i64_2349_q;
            default : i_acl_53_v_stb_from_utf8202_q = 64'b0;
        endcase
    end

    // i_acl_53_v_stb_from_utf8202_vt_select_2(BITSELECT,109)@196
    assign i_acl_53_v_stb_from_utf8202_vt_select_2_b = i_acl_53_v_stb_from_utf8202_q[2:0];

    // i_acl_53_v_stb_from_utf8202_vt_join(BITJOIN,108)@196
    assign i_acl_53_v_stb_from_utf8202_vt_join_q = {i_acl_48_v_stb_from_utf8200_vt_const_63_q, i_acl_53_v_stb_from_utf8202_vt_select_2_b};

    // bubble_join_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo(BITJOIN,1160)
    assign bubble_join_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_q = redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_data_out;

    // bubble_select_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo(BITSELECT,1161)
    assign bubble_select_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_b = $unsigned(bubble_join_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_q[63:0]);

    // i_acl_53_stb_from_utf80_add_x(ADD,599)@196
    assign i_acl_53_stb_from_utf80_add_x_a = {1'b0, bubble_select_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_b};
    assign i_acl_53_stb_from_utf80_add_x_b = {1'b0, i_acl_53_v_stb_from_utf8202_vt_join_q};
    assign i_acl_53_stb_from_utf80_add_x_o = $unsigned(i_acl_53_stb_from_utf80_add_x_a) + $unsigned(i_acl_53_stb_from_utf80_add_x_b);
    assign i_acl_53_stb_from_utf80_add_x_q = i_acl_53_stb_from_utf80_add_x_o[64:0];

    // i_acl_53_stb_from_utf80_trunc_sel_x(BITSELECT,601)@196
    assign i_acl_53_stb_from_utf80_trunc_sel_x_b = i_acl_53_stb_from_utf80_add_x_q[63:0];

    // redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo(STALLFIFO,886)
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_in = SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_V0;
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_in = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_backStall;
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_data_in = i_acl_53_stb_from_utf80_trunc_sel_x_b;
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_in_bitsignaltemp = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_in[0];
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_in_bitsignaltemp = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_in[0];
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_out[0] = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_out_bitsignaltemp;
    assign redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_out[0] = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo (
        .valid_in(redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_53_stb_from_utf80_trunc_sel_x_b),
        .valid_out(redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_not_cmp6_stb_from_utf837(LOGICAL,254)@130
    assign i_not_cmp6_stb_from_utf837_q = bubble_select_redist99_i_cmp6_stb_from_utf825_q_33_fifo_b ^ VCC_q;

    // i_not_cmp29_stb_from_utf877(LOGICAL,253)@130
    assign i_not_cmp29_stb_from_utf877_q = bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo_b ^ VCC_q;

    // SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo(STALLENABLE,1945)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg0 <= '0;
            SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg0 <= SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_toReg0;
            // Successor 1
            SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg1 <= SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed0 = (~ (SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall) & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid) | SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg0;
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed1 = (~ (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backStall) & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid) | SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg1;
    // Consuming
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_StallValid = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_backStall & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid;
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_toReg0 = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_StallValid & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed0;
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_toReg1 = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_StallValid & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_or0 = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed0;
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireStall = ~ (SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_consumed1 & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_or0);
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_backStall = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_V0 = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid & ~ (SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg0);
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_V1 = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid & ~ (SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_wireValid = redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_out;

    // redist68_i_not_cmp29_stb_from_utf877_q_64_fifo(STALLFIFO,944)
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_in = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V3;
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_in = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_backStall;
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_data_in = i_not_cmp29_stb_from_utf877_q;
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_in_bitsignaltemp = redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_in[0];
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_in_bitsignaltemp = redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_in[0];
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_out[0] = redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_out_bitsignaltemp;
    assign redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_out[0] = redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist68_i_not_cmp29_stb_from_utf877_q_64_fifo (
        .valid_in(redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_cmp29_stb_from_utf877_q),
        .valid_out(redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist107_i_cmp29_stb_from_utf831_q_65_fifo(BITJOIN,1346)
    assign bubble_join_redist107_i_cmp29_stb_from_utf831_q_65_fifo_q = redist107_i_cmp29_stb_from_utf831_q_65_fifo_data_out;

    // bubble_select_redist107_i_cmp29_stb_from_utf831_q_65_fifo(BITSELECT,1347)
    assign bubble_select_redist107_i_cmp29_stb_from_utf831_q_65_fifo_b = $unsigned(bubble_join_redist107_i_cmp29_stb_from_utf831_q_65_fifo_q[0:0]);

    // bubble_join_redist108_i_cmp29_stb_from_utf831_q_99_fifo(BITJOIN,1349)
    assign bubble_join_redist108_i_cmp29_stb_from_utf831_q_99_fifo_q = redist108_i_cmp29_stb_from_utf831_q_99_fifo_data_out;

    // bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo(BITSELECT,1350)
    assign bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo_b = $unsigned(bubble_join_redist108_i_cmp29_stb_from_utf831_q_99_fifo_q[0:0]);

    // redist109_i_cmp29_stb_from_utf831_q_192_fifo(STALLFIFO,987)
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_in = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_V1;
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_in = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_data_in = bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo_b;
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_in_bitsignaltemp = redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_in[0];
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_in_bitsignaltemp = redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_in[0];
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_out[0] = redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_out_bitsignaltemp;
    assign redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_out[0] = redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist109_i_cmp29_stb_from_utf831_q_192_fifo (
        .valid_in(redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_in_bitsignaltemp),
        .stall_in(redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo_b),
        .valid_out(redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_out_bitsignaltemp),
        .stall_out(redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_out_bitsignaltemp),
        .data_out(redist109_i_cmp29_stb_from_utf831_q_192_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo(STALLENABLE,2017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg0 <= '0;
            SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg0 <= SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg1 <= SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed0 = (~ (SE_i_unnamed_stb_from_utf8237_backStall) & SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid) | SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg0;
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed1 = (~ (redist109_i_cmp29_stb_from_utf831_q_192_fifo_stall_out) & SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid) | SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg1;
    // Consuming
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_StallValid = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_backStall & SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid;
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_toReg0 = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_StallValid & SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed0;
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_toReg1 = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_StallValid & SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_or0 = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed0;
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireStall = ~ (SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_consumed1 & SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_or0);
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_backStall = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_V0 = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid & ~ (SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg0);
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_V1 = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid & ~ (SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_wireValid = redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_out;

    // redist108_i_cmp29_stb_from_utf831_q_99_fifo(STALLFIFO,986)
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_in = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_V1;
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_in = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_backStall;
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_data_in = bubble_select_redist107_i_cmp29_stb_from_utf831_q_65_fifo_b;
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_in_bitsignaltemp = redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_in[0];
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_in_bitsignaltemp = redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_in[0];
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_out[0] = redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_out_bitsignaltemp;
    assign redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_out[0] = redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(35),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist108_i_cmp29_stb_from_utf831_q_99_fifo (
        .valid_in(redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist107_i_cmp29_stb_from_utf831_q_65_fifo_b),
        .valid_out(redist108_i_cmp29_stb_from_utf831_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist108_i_cmp29_stb_from_utf831_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo(BITJOIN,1175)
    assign bubble_join_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_q = redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_data_out;

    // bubble_select_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo(BITSELECT,1176)
    assign bubble_select_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_b = $unsigned(bubble_join_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_q[0:0]);

    // redist65_i_not_cmp6_stb_from_utf837_q_32_fifo(STALLFIFO,941)
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_in = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V3;
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_in = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_backStall;
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_data_in = i_not_cmp6_stb_from_utf837_q;
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_in_bitsignaltemp = redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_in[0];
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_in_bitsignaltemp = redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_in[0];
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_out[0] = redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_out_bitsignaltemp;
    assign redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_out[0] = redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist65_i_not_cmp6_stb_from_utf837_q_32_fifo (
        .valid_in(redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_cmp6_stb_from_utf837_q),
        .valid_out(redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo(BITJOIN,1253)
    assign bubble_join_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_q = redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_data_out;

    // bubble_select_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo(BITSELECT,1254)
    assign bubble_select_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_b = $unsigned(bubble_join_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_q[0:0]);

    // SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo(STALLENABLE,1940)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg0 <= '0;
            SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg0 <= SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg1 <= SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backStall) & SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid) | SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg0;
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed1 = (~ (redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_out) & SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid) | SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_StallValid = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_backStall & SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid;
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_toReg0 = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_StallValid & SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed0;
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_toReg1 = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_StallValid & SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_or0 = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed0;
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireStall = ~ (SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_consumed1 & SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_or0);
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_backStall = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_V0 = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid & ~ (SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg0);
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_V1 = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid & ~ (SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_wireValid = redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_valid_out;

    // redist66_i_not_cmp6_stb_from_utf837_q_65_fifo(STALLFIFO,942)
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_in = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_V1;
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_in = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_backStall;
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_data_in = bubble_select_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_b;
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_in_bitsignaltemp = redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_in[0];
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_in_bitsignaltemp = redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_in[0];
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_out[0] = redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_out_bitsignaltemp;
    assign redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_out[0] = redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist66_i_not_cmp6_stb_from_utf837_q_65_fifo (
        .valid_in(redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_b),
        .valid_out(redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo(BITJOIN,1256)
    assign bubble_join_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_q = redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_data_out;

    // bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo(BITSELECT,1257)
    assign bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b = $unsigned(bubble_join_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_q[0:0]);

    // bubble_join_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo(BITJOIN,1259)
    assign bubble_join_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_q = redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_data_out;

    // bubble_select_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo(BITSELECT,1260)
    assign bubble_select_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_b = $unsigned(bubble_join_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_q[0:0]);

    // redist69_i_not_cmp29_stb_from_utf877_q_65_0(REG,945)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_i_not_cmp29_stb_from_utf877_q_65_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN == 1'b1)
        begin
            redist69_i_not_cmp29_stb_from_utf877_q_65_0_q <= $unsigned(bubble_select_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_b);
        end
    end

    // i_reduction_stb_from_utf8_86_stb_from_utf8259(LOGICAL,371)@195
    assign i_reduction_stb_from_utf8_86_stb_from_utf8259_q = redist69_i_not_cmp29_stb_from_utf877_q_65_0_q & bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b;

    // c_i8_16340_recast_x(CONSTANT,567)
    assign c_i8_16340_recast_x_q = $unsigned(8'b11110000);

    // c_i8_8341(CONSTANT,45)
    assign c_i8_8341_q = $unsigned(8'b11111000);

    // i_unnamed_stb_from_utf840(LOGICAL,413)@96
    assign i_unnamed_stb_from_utf840_q = i_replace_phi_stb_from_utf812_q & c_i8_8341_q;

    // i_unnamed_stb_from_utf840_vt_select_7(BITSELECT,416)@96
    assign i_unnamed_stb_from_utf840_vt_select_7_b = i_unnamed_stb_from_utf840_q[7:3];

    // i_unnamed_stb_from_utf840_vt_const_2(CONSTANT,414)
    assign i_unnamed_stb_from_utf840_vt_const_2_q = $unsigned(3'b000);

    // i_unnamed_stb_from_utf840_vt_join(BITJOIN,415)@96
    assign i_unnamed_stb_from_utf840_vt_join_q = {i_unnamed_stb_from_utf840_vt_select_7_b, i_unnamed_stb_from_utf840_vt_const_2_q};

    // i_cmp78_stb_from_utf841(LOGICAL,173)@96
    assign i_cmp78_stb_from_utf841_q = $unsigned(i_unnamed_stb_from_utf840_vt_join_q != c_i8_16340_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_12342(CONSTANT,38)
    assign c_i8_12342_q = $unsigned(8'b11110100);

    // i_cmp81_stb_from_utf843(COMPARE,174)@96
    assign i_cmp81_stb_from_utf843_a = {2'b00, c_i8_12342_q};
    assign i_cmp81_stb_from_utf843_b = {2'b00, i_replace_phi_stb_from_utf812_q};
    assign i_cmp81_stb_from_utf843_o = $unsigned(i_cmp81_stb_from_utf843_a) - $unsigned(i_cmp81_stb_from_utf843_b);
    assign i_cmp81_stb_from_utf843_c[0] = i_cmp81_stb_from_utf843_o[9];

    // i_or_cond59_stb_from_utf844(LOGICAL,265)@96 + 1
    assign i_or_cond59_stb_from_utf844_qi = i_cmp81_stb_from_utf843_c | i_cmp78_stb_from_utf841_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or_cond59_stb_from_utf844_delay ( .xin(i_or_cond59_stb_from_utf844_qi), .xout(i_or_cond59_stb_from_utf844_q), .ena(SE_i_or_cond59_stb_from_utf844_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist59_i_or_cond59_stb_from_utf844_q_34_fifo(STALLFIFO,935)
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_in = SE_i_or_cond59_stb_from_utf844_V1;
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_in = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_backStall;
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_data_in = i_or_cond59_stb_from_utf844_q;
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_in_bitsignaltemp = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_in[0];
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_in_bitsignaltemp = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_in[0];
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_out[0] = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_out_bitsignaltemp;
    assign redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_out[0] = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist59_i_or_cond59_stb_from_utf844_q_34_fifo (
        .valid_in(redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_in_bitsignaltemp),
        .stall_in(redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_cond59_stb_from_utf844_q),
        .valid_out(redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_out_bitsignaltemp),
        .stall_out(redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_out_bitsignaltemp),
        .data_out(redist59_i_or_cond59_stb_from_utf844_q_34_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist59_i_or_cond59_stb_from_utf844_q_34_fifo(BITJOIN,1235)
    assign bubble_join_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_q = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_data_out;

    // bubble_select_redist59_i_or_cond59_stb_from_utf844_q_34_fifo(BITSELECT,1236)
    assign bubble_select_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_b = $unsigned(bubble_join_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_q[0:0]);

    // SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo(STALLENABLE,1930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg0 <= '0;
            SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg0 <= SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg1 <= SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_backStall) & SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid) | SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg0;
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backStall) & SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid) | SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg1;
    // Consuming
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_StallValid = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_backStall & SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid;
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_toReg0 = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_StallValid & SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed0;
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_toReg1 = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_StallValid & SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_or0 = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed0;
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireStall = ~ (SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_consumed1 & SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_or0);
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_backStall = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_V0 = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid & ~ (SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg0);
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_V1 = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid & ~ (SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_wireValid = redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_out;

    // i_not_or_cond59_stb_from_utf876(LOGICAL,256)@130
    assign i_not_or_cond59_stb_from_utf876_q = bubble_select_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_b ^ VCC_q;

    // bubble_join_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo(BITJOIN,1244)
    assign bubble_join_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_q = redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_data_out;

    // bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo(BITSELECT,1245)
    assign bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b = $unsigned(bubble_join_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_q[0:0]);

    // redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo(STALLFIFO,939)
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_in = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V3;
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_in = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_data_in = bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b;
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_in_bitsignaltemp = redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_in[0];
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_in_bitsignaltemp = redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_in[0];
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_out[0] = redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_out_bitsignaltemp;
    assign redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_out[0] = redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(95),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist63_i_not_or_cond59_stb_from_utf876_q_159_fifo (
        .valid_in(redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_in_bitsignaltemp),
        .stall_in(redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b),
        .valid_out(redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_out_bitsignaltemp),
        .stall_out(redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_out_bitsignaltemp),
        .data_out(redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_stb_from_utf8_105_stb_from_utf8274(LOGICAL,286)@195
    assign i_reduction_stb_from_utf8_105_stb_from_utf8274_q = bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b & redist69_i_not_cmp29_stb_from_utf877_q_65_0_q;

    // i_reduction_stb_from_utf8_125_stb_from_utf8295(LOGICAL,302)@195
    assign i_reduction_stb_from_utf8_125_stb_from_utf8295_q = bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b & i_reduction_stb_from_utf8_105_stb_from_utf8274_q;

    // SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo(STALLENABLE,1932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg0 <= '0;
            SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg0 <= SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg1 <= SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_backStall) & SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid) | SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg0;
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_backStall) & SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid) | SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg1;
    // Consuming
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_StallValid = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_backStall & SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid;
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_toReg0 = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_StallValid & SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed0;
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_toReg1 = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_StallValid & SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_or0 = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed0;
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireStall = ~ (SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_consumed1 & SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_or0);
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_backStall = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_V0 = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid & ~ (SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg0);
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_V1 = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid & ~ (SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_wireValid = redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_out;

    // redist61_i_or_cond4_stb_from_utf866_q_65_fifo(STALLFIFO,937)
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_in = SE_i_or_cond4_stb_from_utf866_V1;
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_in = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_backStall;
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_data_in = i_or_cond4_stb_from_utf866_q;
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_in_bitsignaltemp = redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_in[0];
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_in_bitsignaltemp = redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_in[0];
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_out[0] = redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_out_bitsignaltemp;
    assign redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_out[0] = redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist61_i_or_cond4_stb_from_utf866_q_65_fifo (
        .valid_in(redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_cond4_stb_from_utf866_q),
        .valid_out(redist61_i_or_cond4_stb_from_utf866_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist61_i_or_cond4_stb_from_utf866_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist61_i_or_cond4_stb_from_utf866_q_65_fifo(BITJOIN,1241)
    assign bubble_join_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_q = redist61_i_or_cond4_stb_from_utf866_q_65_fifo_data_out;

    // bubble_select_redist61_i_or_cond4_stb_from_utf866_q_65_fifo(BITSELECT,1242)
    assign bubble_select_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_b = $unsigned(bubble_join_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_q[0:0]);

    // redist92_i_cmp_stb_from_utf818_c_99_0(REG,970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_i_cmp_stb_from_utf818_c_99_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN == 1'b1)
        begin
            redist92_i_cmp_stb_from_utf818_c_99_0_q <= $unsigned(SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_D0);
        end
    end

    // i_reduction_stb_from_utf8_124_stb_from_utf8294(LOGICAL,301)@195
    assign i_reduction_stb_from_utf8_124_stb_from_utf8294_q = redist92_i_cmp_stb_from_utf818_c_99_0_q & bubble_select_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_b;

    // i_reduction_stb_from_utf8_126_stb_from_utf8296(LOGICAL,303)@195 + 1
    assign i_reduction_stb_from_utf8_126_stb_from_utf8296_qi = i_reduction_stb_from_utf8_124_stb_from_utf8294_q & i_reduction_stb_from_utf8_125_stb_from_utf8295_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_126_stb_from_utf8296_delay ( .xin(i_reduction_stb_from_utf8_126_stb_from_utf8296_qi), .xout(i_reduction_stb_from_utf8_126_stb_from_utf8296_q), .ena(SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo(STALLFIFO,922)
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_in = SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_V0;
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_in = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_data_in = i_reduction_stb_from_utf8_126_stb_from_utf8296_q;
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_in_bitsignaltemp = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_in[0];
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_in_bitsignaltemp = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_in[0];
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_out[0] = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_out_bitsignaltemp;
    assign redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_out[0] = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo (
        .valid_in(redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_126_stb_from_utf8296_q),
        .valid_out(redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_126_stb_from_utf8296(STALLENABLE,1613)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_V0 = SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_s_tv_0 = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_stall_out & SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backEN = ~ (SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_and0 = SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_V0 & SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backEN;
    assign SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_v_s_0 = SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_V0 & SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_and0;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backStall = ~ (SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0 <= SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0 & SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_R_v_0 <= SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_125_stb_from_utf8295(STALLENABLE,1612)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_V0 = SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_backStall = SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backStall | ~ (SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_and0 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V2;
    assign SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_wireValid = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V1 & SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_and0;

    // i_reduction_stb_from_utf8_108_stb_from_utf8276(LOGICAL,288)@195
    assign i_reduction_stb_from_utf8_108_stb_from_utf8276_q = redist55_i_or_cond68_stb_from_utf874_q_66_0_q & bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b;

    // i_cmp65_not_stb_from_utf8127(LOGICAL,171)@195
    assign i_cmp65_not_stb_from_utf8127_q = i_cmp17_stb_from_utf8120_q ^ VCC_q;

    // i_reduction_stb_from_utf8_104_stb_from_utf8273(LOGICAL,285)@195
    assign i_reduction_stb_from_utf8_104_stb_from_utf8273_q = i_cmp65_not_stb_from_utf8127_q & bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b;

    // i_reduction_stb_from_utf8_106_stb_from_utf8275(LOGICAL,287)@195
    assign i_reduction_stb_from_utf8_106_stb_from_utf8275_q = i_reduction_stb_from_utf8_104_stb_from_utf8273_q & i_reduction_stb_from_utf8_105_stb_from_utf8274_q;

    // i_reduction_stb_from_utf8_110_stb_from_utf8278(LOGICAL,290)@195 + 1
    assign i_reduction_stb_from_utf8_110_stb_from_utf8278_qi = i_reduction_stb_from_utf8_106_stb_from_utf8275_q & i_reduction_stb_from_utf8_108_stb_from_utf8276_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_110_stb_from_utf8278_delay ( .xin(i_reduction_stb_from_utf8_110_stb_from_utf8278_qi), .xout(i_reduction_stb_from_utf8_110_stb_from_utf8278_q), .ena(SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0(STALLENABLE,1943)
    // Valid signal propagation
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_V0 = SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0;
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_V1 = SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1;
    // Stall signal propagation
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_0 = SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_backStall & SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0;
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_1 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1;
    // Backward Enable generation
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_or0 = SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_0;
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backEN = ~ (SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_1 | SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_v_s_0 = SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backEN & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V4;
    // Backward Stall generation
    assign SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backStall = ~ (SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0 <= 1'b0;
            SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backEN == 1'b0)
            begin
                SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0 <= SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0 & SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_0;
            end
            else
            begin
                SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_0 <= SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_v_s_0;
            end

            if (SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backEN == 1'b0)
            begin
                SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1 <= SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1 & SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_s_tv_1;
            end
            else
            begin
                SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_R_v_1 <= SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_v_s_0;
            end

        end
    end

    // redist67_i_not_cmp6_stb_from_utf837_q_66_0(REG,943)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_i_not_cmp6_stb_from_utf837_q_66_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backEN == 1'b1)
        begin
            redist67_i_not_cmp6_stb_from_utf837_q_66_0_q <= $unsigned(bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b);
        end
    end

    // i_reduction_stb_from_utf8_109_stb_from_utf8277(LOGICAL,289)@196
    assign i_reduction_stb_from_utf8_109_stb_from_utf8277_q = redist67_i_not_cmp6_stb_from_utf837_q_66_0_q & redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q;

    // i_reduction_stb_from_utf8_111_stb_from_utf8279(LOGICAL,291)@196 + 1
    assign i_reduction_stb_from_utf8_111_stb_from_utf8279_qi = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_D0 & SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_111_stb_from_utf8279_delay ( .xin(i_reduction_stb_from_utf8_111_stb_from_utf8279_qi), .xout(i_reduction_stb_from_utf8_111_stb_from_utf8279_q), .ena(SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo(STALLFIFO,925)
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_in = SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_V0;
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_in = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_data_in = i_reduction_stb_from_utf8_111_stb_from_utf8279_q;
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_in_bitsignaltemp = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_in[0];
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_in_bitsignaltemp = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_in[0];
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_out[0] = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_out_bitsignaltemp;
    assign redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_out[0] = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(93),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo (
        .valid_in(redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_111_stb_from_utf8279_q),
        .valid_out(redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_111_stb_from_utf8279(STALLENABLE,1601)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_V0 = SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_s_tv_0 = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_stall_out & SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backEN = ~ (SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_v_s_0 = SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backEN & SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall = ~ (SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0 <= SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0 & SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_R_v_0 <= SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279(STALLREG,2575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid <= SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall & (SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid | SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data0 <= i_reduction_stb_from_utf8_109_stb_from_utf8277_q;
                SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data1 <= i_reduction_stb_from_utf8_110_stb_from_utf8278_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_and0 = SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_V0;
    assign SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_i_valid = SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_V0 & SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_V = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid : SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_D0 = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data0 : i_reduction_stb_from_utf8_109_stb_from_utf8277_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_D1 = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_r_data1 : i_reduction_stb_from_utf8_110_stb_from_utf8278_q;

    // SE_i_reduction_stb_from_utf8_110_stb_from_utf8278(STALLENABLE,1600)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_V0 = SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_s_tv_0 = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall & SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backEN = ~ (SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_and0 = SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_V0 & SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backEN;
    assign SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_v_s_0 = SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_V0 & SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_and0;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backStall = ~ (SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0 <= SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0 & SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_R_v_0 <= SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_104_stb_from_utf8273(STALLENABLE,1595)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_V0 = SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_backStall = SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backStall | ~ (SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_and0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V8;
    assign SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_and1 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V0 & SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_and0;
    assign SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_wireValid = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V0 & SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_and1;

    // SE_i_reduction_stb_from_utf8_105_stb_from_utf8274(STALLENABLE,1596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg1 <= '0;
            SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg0 <= SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg1 <= SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg1;
            // Successor 2
            SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg2 <= SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed0 = (~ (SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_backStall) & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid) | SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg0;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed1 = (~ (SE_i_cmp120_not_stb_from_utf8107_backStall) & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid) | SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg1;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed2 = (~ (SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_backStall) & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid) | SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg2;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_StallValid = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_backStall & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg0 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_StallValid & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed0;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg1 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_StallValid & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed1;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_toReg2 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_StallValid & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_or0 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed0;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_or1 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed1 & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_or0;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireStall = ~ (SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_consumed2 & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_or1);
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_backStall = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V0 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid & ~ (SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg0);
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V1 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid & ~ (SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg1);
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V2 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid & ~ (SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_and0 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V0;
    assign SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_wireValid = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V0 & SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_and0;

    // SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo(STALLENABLE,1934)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg0 <= '0;
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg1 <= '0;
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg2 <= '0;
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg0 <= SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg1 <= SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg1;
            // Successor 2
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg2 <= SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg2;
            // Successor 3
            SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg3 <= SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_backStall) & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid) | SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg0;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall) & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid) | SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg1;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed2 = (~ (SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_backStall) & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid) | SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg2;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed3 = (~ (redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_stall_out) & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid) | SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg3;
    // Consuming
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_StallValid = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_backStall & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg0 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_StallValid & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed0;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg1 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_StallValid & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed1;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg2 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_StallValid & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed2;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_toReg3 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_StallValid & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or0 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed0;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or1 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed1 & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or0;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or2 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed2 & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or1;
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireStall = ~ (SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_consumed3 & SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_or2);
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_backStall = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V0 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid & ~ (SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg0);
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V1 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid & ~ (SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg1);
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V2 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid & ~ (SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg2);
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V3 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid & ~ (SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_wireValid = redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_out;

    // redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo(STALLFIFO,938)
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_in = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V2;
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_in = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_backStall;
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_data_in = i_not_or_cond59_stb_from_utf876_q;
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_in_bitsignaltemp = redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_in[0];
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_in_bitsignaltemp = redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_in[0];
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_out[0] = redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_out_bitsignaltemp;
    assign redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_out[0] = redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist62_i_not_or_cond59_stb_from_utf876_q_65_fifo (
        .valid_in(redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_or_cond59_stb_from_utf876_q),
        .valid_out(redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_stb_from_utf8_12_stb_from_utf879(LOGICAL,305)@130
    assign i_reduction_stb_from_utf8_12_stb_from_utf879_q = i_not_or_cond59_stb_from_utf876_q & i_not_cmp6_stb_from_utf837_q;

    // redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo(STALLFIFO,921)
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_in = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_V1;
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_in = SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall;
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_data_in = i_reduction_stb_from_utf8_12_stb_from_utf879_q;
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_in_bitsignaltemp = redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_in[0];
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_in_bitsignaltemp = redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_in[0];
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_out[0] = redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_out_bitsignaltemp;
    assign redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_out[0] = redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo (
        .valid_in(redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_12_stb_from_utf879_q),
        .valid_out(redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_12_stb_from_utf879(STALLENABLE,1615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg0 <= SE_i_reduction_stb_from_utf8_12_stb_from_utf879_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg1 <= SE_i_reduction_stb_from_utf8_12_stb_from_utf879_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed0 = (~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall) & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid) | SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg0;
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed1 = (~ (redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_stall_out) & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid) | SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_StallValid = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_backStall & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid;
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_toReg0 = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_StallValid & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed0;
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_toReg1 = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_StallValid & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_or0 = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed0;
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireStall = ~ (SE_i_reduction_stb_from_utf8_12_stb_from_utf879_consumed1 & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_or0);
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_backStall = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_V0 = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid & ~ (SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg0);
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_V1 = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid & ~ (SE_i_reduction_stb_from_utf8_12_stb_from_utf879_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_and0 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V0;
    assign SE_i_reduction_stb_from_utf8_12_stb_from_utf879_wireValid = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V0 & SE_i_reduction_stb_from_utf8_12_stb_from_utf879_and0;

    // SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo(STALLENABLE,1928)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg0 <= '0;
            SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg1 <= '0;
            SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg0 <= SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg0;
            // Successor 1
            SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg1 <= SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg1;
            // Successor 2
            SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg2 <= SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_12_stb_from_utf879_backStall) & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid) | SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg0;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed1 = (~ (redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_out) & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid) | SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg1;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed2 = (~ (redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_stall_out) & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid) | SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg2;
    // Consuming
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_StallValid = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_backStall & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg0 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_StallValid & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed0;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg1 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_StallValid & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed1;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_toReg2 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_StallValid & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_or0 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed0;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_or1 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed1 & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_or0;
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireStall = ~ (SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_consumed2 & SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_or1);
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_backStall = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V0 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid & ~ (SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg0);
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V1 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid & ~ (SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg1);
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V2 = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid & ~ (SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_wireValid = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_valid_out;

    // redist60_i_or_cond59_stb_from_utf844_q_99_fifo(STALLFIFO,936)
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_in = SE_out_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_V1;
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_in = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_backStall;
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_data_in = bubble_select_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_b;
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_in_bitsignaltemp = redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_in[0];
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_in_bitsignaltemp = redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_in[0];
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_out[0] = redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_out_bitsignaltemp;
    assign redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_out[0] = redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist60_i_or_cond59_stb_from_utf844_q_99_fifo (
        .valid_in(redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist59_i_or_cond59_stb_from_utf844_q_34_fifo_b),
        .valid_out(redist60_i_or_cond59_stb_from_utf844_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist60_i_or_cond59_stb_from_utf844_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist60_i_or_cond59_stb_from_utf844_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist60_i_or_cond59_stb_from_utf844_q_99_fifo(BITJOIN,1238)
    assign bubble_join_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_q = redist60_i_or_cond59_stb_from_utf844_q_99_fifo_data_out;

    // bubble_select_redist60_i_or_cond59_stb_from_utf844_q_99_fifo(BITSELECT,1239)
    assign bubble_select_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_b = $unsigned(bubble_join_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_129_stb_from_utf8298(LOGICAL,304)@195 + 1
    assign i_reduction_stb_from_utf8_129_stb_from_utf8298_qi = bubble_select_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_b & i_reduction_stb_from_utf8_86_stb_from_utf8259_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_129_stb_from_utf8298_delay ( .xin(i_reduction_stb_from_utf8_129_stb_from_utf8298_qi), .xout(i_reduction_stb_from_utf8_129_stb_from_utf8298_q), .ena(SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0(REG,913)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN == 1'b1)
        begin
            redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q <= $unsigned(bubble_select_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_b);
        end
    end

    // SE_i_reduction_stb_from_utf8_86_stb_from_utf8259(STALLENABLE,1681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg1 <= '0;
            SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg0 <= SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg1 <= SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg1;
            // Successor 2
            SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg2 <= SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed0 = (~ (SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backStall) & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid) | SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg0;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed1 = (~ (SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_backStall) & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid) | SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg1;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed2 = (~ (SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_backStall) & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid) | SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg2;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_StallValid = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_backStall & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg0 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_StallValid & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed0;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg1 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_StallValid & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed1;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_toReg2 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_StallValid & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_or0 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed0;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_or1 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed1 & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_or0;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireStall = ~ (SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_consumed2 & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_or1);
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_backStall = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V0 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid & ~ (SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg0);
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V1 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid & ~ (SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg1);
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V2 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid & ~ (SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_and0 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V2;
    assign SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_wireValid = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V3 & SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_and0;

    // SE_i_reduction_stb_from_utf8_129_stb_from_utf8298(STALLENABLE,1614)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_V0 = SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_s_tv_0 = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall & SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backEN = ~ (SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_and0 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V0 & SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backEN;
    assign SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_v_s_0 = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_V1 & SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_and0;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backStall = ~ (SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0 <= SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0 & SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_R_v_0 <= SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_v_s_0;
            end

        end
    end

    // i_reduction_stb_from_utf8_130_stb_from_utf8299(LOGICAL,306)@196 + 1
    assign i_reduction_stb_from_utf8_130_stb_from_utf8299_qi = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_D0 & SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_130_stb_from_utf8299_delay ( .xin(i_reduction_stb_from_utf8_130_stb_from_utf8299_qi), .xout(i_reduction_stb_from_utf8_130_stb_from_utf8299_q), .ena(SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo(STALLFIFO,920)
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_in = SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_V0;
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_in = SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_backStall;
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_data_in = i_reduction_stb_from_utf8_130_stb_from_utf8299_q;
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_in_bitsignaltemp = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_in[0];
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_in_bitsignaltemp = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_in[0];
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_out[0] = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_out_bitsignaltemp;
    assign redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_out[0] = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(93),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo (
        .valid_in(redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_130_stb_from_utf8299_q),
        .valid_out(redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_130_stb_from_utf8299(STALLENABLE,1616)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_V0 = SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_s_tv_0 = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_stall_out & SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backEN = ~ (SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_v_s_0 = SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backEN & SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall = ~ (SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0 <= SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0 & SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_R_v_0 <= SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299(STALLREG,2577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid <= SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall & (SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid | SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data0 <= $unsigned(redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q);
                SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data1 <= i_reduction_stb_from_utf8_129_stb_from_utf8298_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_and0 = SE_i_reduction_stb_from_utf8_129_stb_from_utf8298_V0;
    assign SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_i_valid = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V1 & SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_V = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid : SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_D0 = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data0 : redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_D1 = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_r_data1 : i_reduction_stb_from_utf8_129_stb_from_utf8298_q;

    // SE_i_reduction_stb_from_utf8_109_stb_from_utf8277(STALLENABLE,1599)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_V0 = SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_backStall = SR_SE_i_reduction_stb_from_utf8_111_stb_from_utf8279_backStall | ~ (SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_and0 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V0;
    assign SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_wireValid = SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_V0 & SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_and0;

    // SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0(STALLENABLE,1887)
    // Valid signal propagation
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V0 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0;
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V1 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1;
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V2 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2;
    // Stall signal propagation
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_0 = SE_i_reduction_stb_from_utf8_109_stb_from_utf8277_backStall & SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0;
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_1 = SR_SE_i_reduction_stb_from_utf8_130_stb_from_utf8299_backStall & SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1;
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_2 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2;
    // Backward Enable generation
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_or0 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_0;
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_or1 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_1 | SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_or0;
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN = ~ (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_2 | SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_v_s_0 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V2;
    // Backward Stall generation
    assign SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backStall = ~ (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0 <= 1'b0;
            SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1 <= 1'b0;
            SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN == 1'b0)
            begin
                SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0 <= SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0 & SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_0;
            end
            else
            begin
                SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_0 <= SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_v_s_0;
            end

            if (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN == 1'b0)
            begin
                SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1 <= SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1 & SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_1;
            end
            else
            begin
                SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_1 <= SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_v_s_0;
            end

            if (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backEN == 1'b0)
            begin
                SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2 <= SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2 & SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_s_tv_2;
            end
            else
            begin
                SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_R_v_2 <= SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_v_s_0;
            end

        end
    end

    // SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo(STALLENABLE,1886)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg0 <= '0;
            SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg1 <= '0;
            SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg0 <= SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg0;
            // Successor 1
            SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg1 <= SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg1;
            // Successor 2
            SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg2 <= SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_backStall) & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid) | SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg0;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_backStall) & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid) | SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg1;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed2 = (~ (SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_backStall) & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid) | SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg2;
    // Consuming
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_StallValid = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_backStall & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg0 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_StallValid & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed0;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg1 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_StallValid & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed1;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_toReg2 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_StallValid & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_or0 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed0;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_or1 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed1 & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_or0;
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireStall = ~ (SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_consumed2 & SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_or1);
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_backStall = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V0 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid & ~ (SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg0);
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V1 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid & ~ (SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg1);
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V2 = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid & ~ (SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_wireValid = redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_out;

    // redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo(STALLFIFO,912)
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_in = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_V1;
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_in = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_backStall;
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_data_in = bubble_select_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_b;
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_in_bitsignaltemp = redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_in[0];
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_in_bitsignaltemp = redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_in[0];
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_out[0] = redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_out_bitsignaltemp;
    assign redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_out[0] = redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo (
        .valid_in(redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_b),
        .valid_out(redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo(STALLFIFO,910)
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_in = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_V1;
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_in = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_backStall;
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_data_in = i_reduction_stb_from_utf8_8_stb_from_utf854_q;
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_in_bitsignaltemp = redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_in[0];
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_in_bitsignaltemp = redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_in[0];
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_out[0] = redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_out_bitsignaltemp;
    assign redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_out[0] = redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo (
        .valid_in(redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_8_stb_from_utf854_q),
        .valid_out(redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo(BITJOIN,1172)
    assign bubble_join_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_q = redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_data_out;

    // bubble_select_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo(BITSELECT,1173)
    assign bubble_select_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_b = $unsigned(bubble_join_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_q[0:0]);

    // SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo(STALLENABLE,1882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg0 <= '0;
            SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg0 <= SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg1 <= SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall) & SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid) | SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg0;
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed1 = (~ (redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_out) & SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid) | SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_StallValid = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_backStall & SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid;
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_toReg0 = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_StallValid & SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed0;
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_toReg1 = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_StallValid & SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_or0 = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed0;
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireStall = ~ (SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_consumed1 & SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_or0);
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_backStall = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_V0 = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid & ~ (SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg0);
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_V1 = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid & ~ (SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_wireValid = redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_valid_out;

    // redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo(STALLFIFO,911)
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_in = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_V1;
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_in = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_backStall;
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_data_in = bubble_select_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_b;
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_in_bitsignaltemp = redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_in[0];
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_in_bitsignaltemp = redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_in[0];
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_out[0] = redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_out_bitsignaltemp;
    assign redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_out[0] = redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo (
        .valid_in(redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_b),
        .valid_out(redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo(STALLENABLE,1884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg0 <= '0;
            SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg0 <= SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg1 <= SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_backStall) & SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid) | SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg0;
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed1 = (~ (redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_stall_out) & SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid) | SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg1;
    // Consuming
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_StallValid = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_backStall & SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid;
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_toReg0 = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_StallValid & SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed0;
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_toReg1 = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_StallValid & SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_or0 = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed0;
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireStall = ~ (SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_consumed1 & SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_or0);
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_backStall = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_V0 = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid & ~ (SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg0);
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_V1 = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid & ~ (SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_wireValid = redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_valid_out;

    // SE_i_reduction_stb_from_utf8_17_stb_from_utf8103(STALLENABLE,1626)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_V0 = SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_backStall = SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backStall | ~ (SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_and0 = SE_out_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_V0;
    assign SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_wireValid = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_V0 & SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_and0;

    // SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo(STALLENABLE,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg0 <= '0;
            SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg0 <= SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg1 <= SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_backStall) & SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid) | SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg0;
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed1 = (~ (redist108_i_cmp29_stb_from_utf831_q_99_fifo_stall_out) & SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid) | SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg1;
    // Consuming
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_StallValid = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_backStall & SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid;
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_toReg0 = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_StallValid & SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed0;
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_toReg1 = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_StallValid & SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_or0 = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed0;
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireStall = ~ (SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_consumed1 & SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_or0);
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_backStall = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_V0 = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid & ~ (SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg0);
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_V1 = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid & ~ (SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_wireValid = redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_out;

    // redist107_i_cmp29_stb_from_utf831_q_65_fifo(STALLFIFO,985)
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_in = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V2;
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_in = SE_out_redist107_i_cmp29_stb_from_utf831_q_65_fifo_backStall;
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_data_in = bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo_b;
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_in_bitsignaltemp = redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_in[0];
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_in_bitsignaltemp = redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_in[0];
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_out[0] = redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_out_bitsignaltemp;
    assign redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_out[0] = redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist107_i_cmp29_stb_from_utf831_q_65_fifo (
        .valid_in(redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo_b),
        .valid_out(redist107_i_cmp29_stb_from_utf831_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist107_i_cmp29_stb_from_utf831_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo(STALLENABLE,2013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg0 <= '0;
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg1 <= '0;
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg2 <= '0;
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg0 <= SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg1 <= SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg1;
            // Successor 2
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg2 <= SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg2;
            // Successor 3
            SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg3 <= SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed0 = (~ (SE_i_unnamed_stb_from_utf838_backStall) & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid) | SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg0;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall) & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid) | SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg1;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed2 = (~ (redist107_i_cmp29_stb_from_utf831_q_65_fifo_stall_out) & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid) | SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg2;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed3 = (~ (redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_stall_out) & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid) | SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg3;
    // Consuming
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_StallValid = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_backStall & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg0 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_StallValid & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed0;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg1 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_StallValid & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed1;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg2 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_StallValid & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed2;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_toReg3 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_StallValid & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or0 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed0;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or1 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed1 & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or0;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or2 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed2 & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or1;
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireStall = ~ (SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_consumed3 & SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_or2);
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_backStall = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V0 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid & ~ (SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg0);
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V1 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid & ~ (SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg1);
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V2 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid & ~ (SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg2);
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V3 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid & ~ (SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_wireValid = redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_out;

    // redist106_i_cmp29_stb_from_utf831_q_33_fifo(STALLFIFO,984)
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_in = SE_i_or_cond59_stb_from_utf844_V5;
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_in = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_backStall;
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_data_in = i_cmp29_stb_from_utf831_q;
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_in_bitsignaltemp = redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_in[0];
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_in_bitsignaltemp = redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_in[0];
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_out[0] = redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_out_bitsignaltemp;
    assign redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_out[0] = redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist106_i_cmp29_stb_from_utf831_q_33_fifo (
        .valid_in(redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp29_stb_from_utf831_q),
        .valid_out(redist106_i_cmp29_stb_from_utf831_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist106_i_cmp29_stb_from_utf831_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist106_i_cmp29_stb_from_utf831_q_33_fifo(BITJOIN,1343)
    assign bubble_join_redist106_i_cmp29_stb_from_utf831_q_33_fifo_q = redist106_i_cmp29_stb_from_utf831_q_33_fifo_data_out;

    // bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo(BITSELECT,1344)
    assign bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo_b = $unsigned(bubble_join_redist106_i_cmp29_stb_from_utf831_q_33_fifo_q[0:0]);

    // i_unnamed_stb_from_utf838(LOGICAL,412)@130
    assign i_unnamed_stb_from_utf838_q = bubble_select_redist106_i_cmp29_stb_from_utf831_q_33_fifo_b & i_not_cmp6_stb_from_utf837_q;

    // SE_i_unnamed_stb_from_utf838(STALLENABLE,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf838_fromReg0 <= '0;
            SE_i_unnamed_stb_from_utf838_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_unnamed_stb_from_utf838_fromReg0 <= SE_i_unnamed_stb_from_utf838_toReg0;
            // Successor 1
            SE_i_unnamed_stb_from_utf838_fromReg1 <= SE_i_unnamed_stb_from_utf838_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_unnamed_stb_from_utf838_consumed0 = (~ (SR_SE_i_acl_189_stb_from_utf839_backStall) & SE_i_unnamed_stb_from_utf838_wireValid) | SE_i_unnamed_stb_from_utf838_fromReg0;
    assign SE_i_unnamed_stb_from_utf838_consumed1 = (~ (redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_out) & SE_i_unnamed_stb_from_utf838_wireValid) | SE_i_unnamed_stb_from_utf838_fromReg1;
    // Consuming
    assign SE_i_unnamed_stb_from_utf838_StallValid = SE_i_unnamed_stb_from_utf838_backStall & SE_i_unnamed_stb_from_utf838_wireValid;
    assign SE_i_unnamed_stb_from_utf838_toReg0 = SE_i_unnamed_stb_from_utf838_StallValid & SE_i_unnamed_stb_from_utf838_consumed0;
    assign SE_i_unnamed_stb_from_utf838_toReg1 = SE_i_unnamed_stb_from_utf838_StallValid & SE_i_unnamed_stb_from_utf838_consumed1;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf838_or0 = SE_i_unnamed_stb_from_utf838_consumed0;
    assign SE_i_unnamed_stb_from_utf838_wireStall = ~ (SE_i_unnamed_stb_from_utf838_consumed1 & SE_i_unnamed_stb_from_utf838_or0);
    assign SE_i_unnamed_stb_from_utf838_backStall = SE_i_unnamed_stb_from_utf838_wireStall;
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf838_V0 = SE_i_unnamed_stb_from_utf838_wireValid & ~ (SE_i_unnamed_stb_from_utf838_fromReg0);
    assign SE_i_unnamed_stb_from_utf838_V1 = SE_i_unnamed_stb_from_utf838_wireValid & ~ (SE_i_unnamed_stb_from_utf838_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_stb_from_utf838_and0 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V1;
    assign SE_i_unnamed_stb_from_utf838_wireValid = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V0 & SE_i_unnamed_stb_from_utf838_and0;

    // redist21_i_unnamed_stb_from_utf838_q_66_fifo(STALLFIFO,898)
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_in = SE_i_unnamed_stb_from_utf838_V1;
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_in = SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_backStall;
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_data_in = i_unnamed_stb_from_utf838_q;
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_in_bitsignaltemp = redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_in[0];
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_in_bitsignaltemp = redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_in[0];
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_out[0] = redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_out_bitsignaltemp;
    assign redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_out[0] = redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist21_i_unnamed_stb_from_utf838_q_66_fifo (
        .valid_in(redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_stb_from_utf838_q),
        .valid_out(redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist21_i_unnamed_stb_from_utf838_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist21_i_unnamed_stb_from_utf838_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo(BITJOIN,1154)
    assign bubble_join_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_q = redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_data_out;

    // bubble_select_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo(BITSELECT,1155)
    assign bubble_select_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_b = $unsigned(bubble_join_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_q[63:0]);

    // SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo(STALLENABLE,1868)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg0 <= '0;
            SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg0 <= SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg1 <= SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed0 = (~ (SR_SE_i_acl_189_stb_from_utf839_backStall) & SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid) | SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg0;
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed1 = (~ (redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_out) & SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid) | SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_StallValid = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_backStall & SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid;
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_toReg0 = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_StallValid & SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed0;
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_toReg1 = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_StallValid & SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_or0 = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed0;
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireStall = ~ (SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_consumed1 & SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_or0);
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_backStall = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_V0 = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid & ~ (SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg0);
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_V1 = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid & ~ (SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_wireValid = redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_out;

    // redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo(STALLFIFO,903)
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_in = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_V1;
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_in = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_backStall;
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_data_in = bubble_select_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_b;
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_in_bitsignaltemp = redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_in[0];
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_in_bitsignaltemp = redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_in[0];
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_out[0] = redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_out_bitsignaltemp;
    assign redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_out[0] = redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo (
        .valid_in(redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_b),
        .valid_out(redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo(BITJOIN,1157)
    assign bubble_join_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_q = redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_data_out;

    // bubble_select_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo(BITSELECT,1158)
    assign bubble_select_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_b = $unsigned(bubble_join_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_q[63:0]);

    // redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo(STALLFIFO,904)
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_in = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_V1;
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_in = SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_backStall;
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_data_in = bubble_select_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_b;
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_in_bitsignaltemp = redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_in[0];
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_in_bitsignaltemp = redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_in[0];
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_out[0] = redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_out_bitsignaltemp;
    assign redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_out[0] = redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo (
        .valid_in(redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_b),
        .valid_out(redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo(STALLENABLE,1872)
    // Valid signal propagation
    assign SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_V0 = SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_backStall = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_stall_out | ~ (SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and0 = redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_valid_out;
    assign SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and1 = redist21_i_unnamed_stb_from_utf838_q_66_fifo_valid_out & SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and0;
    assign SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and2 = SE_i_unnamed_stb_from_utf8199_V0 & SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and1;
    assign SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_wireValid = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V0 & SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_and2;

    // SE_redist102_i_cmp6_stb_from_utf825_q_99_0(STALLENABLE,2006)
    // Valid signal propagation
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V0 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0;
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V1 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1;
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V2 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2;
    // Stall signal propagation
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_0 = SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_backStall & SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0;
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_1 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1;
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_2 = redist103_i_cmp6_stb_from_utf825_q_192_fifo_stall_out & SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2;
    // Backward Enable generation
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_or0 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_0;
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_or1 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_1 | SE_redist102_i_cmp6_stb_from_utf825_q_99_0_or0;
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN = ~ (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_2 | SE_redist102_i_cmp6_stb_from_utf825_q_99_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_v_s_0 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V2;
    // Backward Stall generation
    assign SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backStall = ~ (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0 <= 1'b0;
            SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1 <= 1'b0;
            SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN == 1'b0)
            begin
                SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0 <= SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0 & SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_0;
            end
            else
            begin
                SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_0 <= SE_redist102_i_cmp6_stb_from_utf825_q_99_0_v_s_0;
            end

            if (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN == 1'b0)
            begin
                SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1 <= SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1 & SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_1;
            end
            else
            begin
                SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_1 <= SE_redist102_i_cmp6_stb_from_utf825_q_99_0_v_s_0;
            end

            if (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN == 1'b0)
            begin
                SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2 <= SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2 & SE_redist102_i_cmp6_stb_from_utf825_q_99_0_s_tv_2;
            end
            else
            begin
                SE_redist102_i_cmp6_stb_from_utf825_q_99_0_R_v_2 <= SE_redist102_i_cmp6_stb_from_utf825_q_99_0_v_s_0;
            end

        end
    end

    // SE_i_unnamed_stb_from_utf8240(STALLENABLE,1710)
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf8240_V0 = SE_i_unnamed_stb_from_utf8240_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_stb_from_utf8240_s_tv_0 = SE_i_unnamed_stb_from_utf8237_backStall & SE_i_unnamed_stb_from_utf8240_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_stb_from_utf8240_backEN = ~ (SE_i_unnamed_stb_from_utf8240_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_stb_from_utf8240_v_s_0 = SE_i_unnamed_stb_from_utf8240_backEN & SR_SE_i_unnamed_stb_from_utf8240_V;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf8240_backStall = ~ (SE_i_unnamed_stb_from_utf8240_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf8240_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_stb_from_utf8240_backEN == 1'b0)
            begin
                SE_i_unnamed_stb_from_utf8240_R_v_0 <= SE_i_unnamed_stb_from_utf8240_R_v_0 & SE_i_unnamed_stb_from_utf8240_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_stb_from_utf8240_R_v_0 <= SE_i_unnamed_stb_from_utf8240_v_s_0;
            end

        end
    end

    // SR_SE_i_unnamed_stb_from_utf8240(STALLREG,2572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_unnamed_stb_from_utf8240_r_valid <= 1'b0;
            SR_SE_i_unnamed_stb_from_utf8240_r_data0 <= 1'bx;
            SR_SE_i_unnamed_stb_from_utf8240_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_unnamed_stb_from_utf8240_r_valid <= SE_i_unnamed_stb_from_utf8240_backStall & (SR_SE_i_unnamed_stb_from_utf8240_r_valid | SR_SE_i_unnamed_stb_from_utf8240_i_valid);

            if (SR_SE_i_unnamed_stb_from_utf8240_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_unnamed_stb_from_utf8240_r_data0 <= $unsigned(bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo_b);
                SR_SE_i_unnamed_stb_from_utf8240_r_data1 <= $unsigned(bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_unnamed_stb_from_utf8240_and0 = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_V1;
    assign SR_SE_i_unnamed_stb_from_utf8240_i_valid = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V1 & SR_SE_i_unnamed_stb_from_utf8240_and0;
    // Stall signal propagation
    assign SR_SE_i_unnamed_stb_from_utf8240_backStall = SR_SE_i_unnamed_stb_from_utf8240_r_valid | ~ (SR_SE_i_unnamed_stb_from_utf8240_i_valid);

    // Valid
    assign SR_SE_i_unnamed_stb_from_utf8240_V = SR_SE_i_unnamed_stb_from_utf8240_r_valid == 1'b1 ? SR_SE_i_unnamed_stb_from_utf8240_r_valid : SR_SE_i_unnamed_stb_from_utf8240_i_valid;

    // Data0
    assign SR_SE_i_unnamed_stb_from_utf8240_D0 = SR_SE_i_unnamed_stb_from_utf8240_r_valid == 1'b1 ? SR_SE_i_unnamed_stb_from_utf8240_r_data0 : bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo_b;
    // Data1
    assign SR_SE_i_unnamed_stb_from_utf8240_D1 = SR_SE_i_unnamed_stb_from_utf8240_r_valid == 1'b1 ? SR_SE_i_unnamed_stb_from_utf8240_r_data1 : bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo_b;

    // SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo(STALLENABLE,2005)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg0 <= '0;
            SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg1 <= '0;
            SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg0 <= SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg0;
            // Successor 1
            SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg1 <= SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg1;
            // Successor 2
            SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg2 <= SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_backStall) & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid) | SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg0;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed1 = (~ (SR_SE_i_unnamed_stb_from_utf8240_backStall) & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid) | SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg1;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed2 = (~ (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backStall) & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid) | SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg2;
    // Consuming
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_StallValid = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_backStall & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg0 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_StallValid & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed0;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg1 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_StallValid & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed1;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_toReg2 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_StallValid & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_or0 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed0;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_or1 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed1 & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_or0;
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireStall = ~ (SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_consumed2 & SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_or1);
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_backStall = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V0 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid & ~ (SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg0);
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V1 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid & ~ (SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg1);
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V2 = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid & ~ (SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_wireValid = redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_out;

    // redist101_i_cmp6_stb_from_utf825_q_98_fifo(STALLFIFO,979)
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_in = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_V1;
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_in = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_backStall;
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_data_in = bubble_select_redist100_i_cmp6_stb_from_utf825_q_66_fifo_b;
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_in_bitsignaltemp = redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_in[0];
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_in_bitsignaltemp = redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_in[0];
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_out[0] = redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_out_bitsignaltemp;
    assign redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_out[0] = redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist101_i_cmp6_stb_from_utf825_q_98_fifo (
        .valid_in(redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist100_i_cmp6_stb_from_utf825_q_66_fifo_b),
        .valid_out(redist101_i_cmp6_stb_from_utf825_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist101_i_cmp6_stb_from_utf825_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo(STALLENABLE,2003)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg0 <= '0;
            SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg0 <= SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg1 <= SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_4_stb_from_utf833_backStall) & SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid) | SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg0;
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed1 = (~ (redist101_i_cmp6_stb_from_utf825_q_98_fifo_stall_out) & SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid) | SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_StallValid = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_backStall & SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid;
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_toReg0 = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_StallValid & SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed0;
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_toReg1 = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_StallValid & SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_or0 = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed0;
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireStall = ~ (SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_consumed1 & SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_or0);
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_backStall = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_V0 = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid & ~ (SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg0);
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_V1 = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid & ~ (SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_wireValid = redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_out;

    // SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo(STALLENABLE,2001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg0 <= '0;
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg1 <= '0;
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg2 <= '0;
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg0 <= SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg1 <= SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg1;
            // Successor 2
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg2 <= SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg2;
            // Successor 3
            SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg3 <= SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_12_stb_from_utf879_backStall) & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid) | SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg0;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed1 = (~ (SE_i_unnamed_stb_from_utf838_backStall) & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid) | SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg1;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed2 = (~ (redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_out) & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid) | SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg2;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed3 = (~ (redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_stall_out) & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid) | SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg3;
    // Consuming
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_StallValid = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_backStall & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg0 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_StallValid & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed0;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg1 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_StallValid & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed1;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg2 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_StallValid & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed2;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_toReg3 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_StallValid & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or0 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed0;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or1 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed1 & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or0;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or2 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed2 & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or1;
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireStall = ~ (SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_consumed3 & SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_or2);
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_backStall = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V0 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid & ~ (SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg0);
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V1 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid & ~ (SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg1);
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V2 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid & ~ (SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg2);
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V3 = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid & ~ (SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_wireValid = redist99_i_cmp6_stb_from_utf825_q_33_fifo_valid_out;

    // redist100_i_cmp6_stb_from_utf825_q_66_fifo(STALLFIFO,978)
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_in = SE_out_redist99_i_cmp6_stb_from_utf825_q_33_fifo_V2;
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_in = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_backStall;
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_data_in = bubble_select_redist99_i_cmp6_stb_from_utf825_q_33_fifo_b;
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_in_bitsignaltemp = redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_in[0];
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_in_bitsignaltemp = redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_in[0];
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_out[0] = redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_out_bitsignaltemp;
    assign redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_out[0] = redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist100_i_cmp6_stb_from_utf825_q_66_fifo (
        .valid_in(redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist99_i_cmp6_stb_from_utf825_q_33_fifo_b),
        .valid_out(redist100_i_cmp6_stb_from_utf825_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist100_i_cmp6_stb_from_utf825_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist100_i_cmp6_stb_from_utf825_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist100_i_cmp6_stb_from_utf825_q_66_fifo(BITJOIN,1331)
    assign bubble_join_redist100_i_cmp6_stb_from_utf825_q_66_fifo_q = redist100_i_cmp6_stb_from_utf825_q_66_fifo_data_out;

    // bubble_select_redist100_i_cmp6_stb_from_utf825_q_66_fifo(BITSELECT,1332)
    assign bubble_select_redist100_i_cmp6_stb_from_utf825_q_66_fifo_b = $unsigned(bubble_join_redist100_i_cmp6_stb_from_utf825_q_66_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_4_stb_from_utf833(LOGICAL,337)@163
    assign i_reduction_stb_from_utf8_4_stb_from_utf833_q = bubble_select_redist90_i_cmp_stb_from_utf818_c_67_fifo_b & bubble_select_redist100_i_cmp6_stb_from_utf825_q_66_fifo_b;

    // SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo(STALLENABLE,1891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg0 <= '0;
            SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg0 <= SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg1 <= SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_backStall) & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid) | SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg0;
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid) | SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_StallValid = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_backStall & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid;
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_toReg0 = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_StallValid & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed0;
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_toReg1 = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_StallValid & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_or0 = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed0;
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireStall = ~ (SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_consumed1 & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_or0);
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_backStall = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_V0 = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid & ~ (SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg0);
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_V1 = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid & ~ (SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_and0 = redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_out;
    assign SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_wireValid = SE_i_acl_192_stb_from_utf8125_V1 & SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_and0;

    // redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo(STALLFIFO,915)
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_in = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_V1;
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_in = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_backStall;
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_data_in = i_reduction_stb_from_utf8_4_stb_from_utf833_q;
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_in_bitsignaltemp = redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_in[0];
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_in_bitsignaltemp = redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_in[0];
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_out[0] = redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_out_bitsignaltemp;
    assign redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_out[0] = redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo (
        .valid_in(redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_4_stb_from_utf833_q),
        .valid_out(redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo(BITJOIN,1184)
    assign bubble_join_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_q = redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_data_out;

    // bubble_select_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo(BITSELECT,1185)
    assign bubble_select_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_b = $unsigned(bubble_join_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_31_stb_from_utf8126(LOGICAL,325)@195
    assign i_reduction_stb_from_utf8_31_stb_from_utf8126_q = i_acl_192_stb_from_utf8125_q & bubble_select_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_b;

    // i_reduction_stb_from_utf8_53_stb_from_utf8175(LOGICAL,341)@195
    assign i_reduction_stb_from_utf8_53_stb_from_utf8175_q = i_acl_183_stb_from_utf827_q | i_reduction_stb_from_utf8_31_stb_from_utf8126_q;

    // i_reduction_stb_from_utf8_17_stb_from_utf8103(LOGICAL,316)@162
    assign i_reduction_stb_from_utf8_17_stb_from_utf8103_q = bubble_select_redist107_i_cmp29_stb_from_utf831_q_65_fifo_b & bubble_select_redist35_i_reduction_stb_from_utf8_8_stb_from_utf854_q_65_fifo_b;

    // i_reduction_stb_from_utf8_18_stb_from_utf8104(LOGICAL,317)@162 + 1
    assign i_reduction_stb_from_utf8_18_stb_from_utf8104_qi = bubble_select_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_b & i_reduction_stb_from_utf8_17_stb_from_utf8103_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_18_stb_from_utf8104_delay ( .xin(i_reduction_stb_from_utf8_18_stb_from_utf8104_qi), .xout(i_reduction_stb_from_utf8_18_stb_from_utf8104_q), .ena(SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo(STALLFIFO,916)
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_in = SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_V1;
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_in = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_backStall;
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_data_in = i_reduction_stb_from_utf8_18_stb_from_utf8104_q;
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_in_bitsignaltemp = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_in[0];
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_in_bitsignaltemp = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_in[0];
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_out[0] = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_out_bitsignaltemp;
    assign redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_out[0] = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo (
        .valid_in(redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_18_stb_from_utf8104_q),
        .valid_out(redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo(BITJOIN,1187)
    assign bubble_join_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_q = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_data_out;

    // bubble_select_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo(BITSELECT,1188)
    assign bubble_select_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_b = $unsigned(bubble_join_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_39_stb_from_utf8132(LOGICAL,328)@195
    assign i_reduction_stb_from_utf8_39_stb_from_utf8132_q = i_reduction_stb_from_utf8_35_stb_from_utf8131_q & bubble_select_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_b;

    // i_reduction_stb_from_utf8_57_stb_from_utf8178(LOGICAL,344)@195
    assign i_reduction_stb_from_utf8_57_stb_from_utf8178_q = i_reduction_stb_from_utf8_39_stb_from_utf8132_q | i_reduction_stb_from_utf8_53_stb_from_utf8175_q;

    // i_narrow328_stb_from_utf8179(LOGICAL,245)@195
    assign i_narrow328_stb_from_utf8179_q = i_reduction_stb_from_utf8_57_stb_from_utf8178_q ^ VCC_q;

    // i_addr257_v_v_stb_from_utf8180_sel_x(BITSELECT,602)@195
    assign i_addr257_v_v_stb_from_utf8180_sel_x_b = {31'b0000000000000000000000000000000, i_narrow328_stb_from_utf8179_q[0:0]};

    // i_addr257_v_v_stb_from_utf8180_vt_select_0(BITSELECT,143)@195
    assign i_addr257_v_v_stb_from_utf8180_vt_select_0_b = i_addr257_v_v_stb_from_utf8180_sel_x_b[0:0];

    // SE_i_reduction_stb_from_utf8_47_stb_from_utf8157(STALLENABLE,1644)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_V0 = SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_s_tv_0 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall & SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backEN = ~ (SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_v_s_0 = SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backEN & SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall = ~ (SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0 <= SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0 & SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_R_v_0 <= SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_v_s_0;
            end

        end
    end

    // i_reduction_stb_from_utf8_47_stb_from_utf8157(LOGICAL,334)@194 + 1
    assign i_reduction_stb_from_utf8_47_stb_from_utf8157_qi = SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_D0 & SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_47_stb_from_utf8157_delay ( .xin(i_reduction_stb_from_utf8_47_stb_from_utf8157_qi), .xout(i_reduction_stb_from_utf8_47_stb_from_utf8157_q), .ena(SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_stb_from_utf8_48_stb_from_utf8158(LOGICAL,335)@195
    assign i_reduction_stb_from_utf8_48_stb_from_utf8158_q = bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b & i_reduction_stb_from_utf8_47_stb_from_utf8157_q;

    // i_reduction_stb_from_utf8_49_stb_from_utf8159(LOGICAL,336)@195
    assign i_reduction_stb_from_utf8_49_stb_from_utf8159_q = bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b & i_reduction_stb_from_utf8_48_stb_from_utf8158_q;

    // i_reduction_stb_from_utf8_50_stb_from_utf8160(LOGICAL,338)@195
    assign i_reduction_stb_from_utf8_50_stb_from_utf8160_q = i_not_cmp138_stb_from_utf8152_q & i_reduction_stb_from_utf8_49_stb_from_utf8159_q;

    // i_reduction_stb_from_utf8_51_stb_from_utf8161(LOGICAL,339)@195
    assign i_reduction_stb_from_utf8_51_stb_from_utf8161_q = i_cmp17_stb_from_utf8120_q & i_reduction_stb_from_utf8_50_stb_from_utf8160_q;

    // i_reduction_stb_from_utf8_52_stb_from_utf8162(LOGICAL,340)@195
    assign i_reduction_stb_from_utf8_52_stb_from_utf8162_q = i_cmp141_stb_from_utf8139_c & i_reduction_stb_from_utf8_51_stb_from_utf8161_q;

    // i_reduction_stb_from_utf8_54_stb_from_utf8176(LOGICAL,342)@195
    assign i_reduction_stb_from_utf8_54_stb_from_utf8176_q = i_reduction_stb_from_utf8_39_stb_from_utf8132_q | i_reduction_stb_from_utf8_52_stb_from_utf8162_q;

    // SE_i_reduction_stb_from_utf8_54_stb_from_utf8176(STALLENABLE,1652)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_V0 = SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_backStall = SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall | ~ (SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_and0 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V0;
    assign SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_wireValid = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_V1 & SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_and0;

    // i_reduction_stb_from_utf8_55_stb_from_utf8177(LOGICAL,343)@195 + 1
    assign i_reduction_stb_from_utf8_55_stb_from_utf8177_qi = SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_D0 | SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_55_stb_from_utf8177_delay ( .xin(i_reduction_stb_from_utf8_55_stb_from_utf8177_qi), .xout(i_reduction_stb_from_utf8_55_stb_from_utf8177_q), .ena(SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_pred_sel259_demorgan_not_stb_from_utf8186(LOGICAL,277)@196
    assign i_pred_sel259_demorgan_not_stb_from_utf8186_q = i_reduction_stb_from_utf8_55_stb_from_utf8177_q ^ VCC_q;

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11(STALLENABLE,2180)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_backStall = i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187(BLACKBOX,200)@96
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tobool6220_0 thei_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187(BITJOIN,997)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_q = i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187(BITSELECT,998)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_q[0:0]);

    // SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187(STALLENABLE,1478)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_backStall = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_wireValid = i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_valid_out;

    // redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo(STALLFIFO,965)
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_V0;
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_in = SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_backStall;
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_b;
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_in_bitsignaltemp = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_in[0];
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_in_bitsignaltemp = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_in[0];
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_out[0] = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_out_bitsignaltemp;
    assign redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_out[0] = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo (
        .valid_in(redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_b),
        .valid_out(redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo(BITJOIN,1301)
    assign bubble_join_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_q = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_data_out;

    // bubble_select_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo(BITSELECT,1302)
    assign bubble_select_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_b = $unsigned(bubble_join_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_q[0:0]);

    // i_unnamed_stb_from_utf8188(LOGICAL,398)@196 + 1
    assign i_unnamed_stb_from_utf8188_qi = bubble_select_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_b | i_pred_sel259_demorgan_not_stb_from_utf8186_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_stb_from_utf8188_delay ( .xin(i_unnamed_stb_from_utf8188_qi), .xout(i_unnamed_stb_from_utf8188_q), .ena(SE_i_unnamed_stb_from_utf8188_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist23_i_unnamed_stb_from_utf8188_q_30_fifo(STALLFIFO,900)
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_in = SE_i_unnamed_stb_from_utf8188_V0;
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_in = SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall;
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_data_in = i_unnamed_stb_from_utf8188_q;
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_in_bitsignaltemp = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_in[0];
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_in_bitsignaltemp = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_in[0];
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_out[0] = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_out_bitsignaltemp;
    assign redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_out[0] = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(30),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist23_i_unnamed_stb_from_utf8188_q_30_fifo (
        .valid_in(redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_in_bitsignaltemp),
        .stall_in(redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_stb_from_utf8188_q),
        .valid_out(redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_out_bitsignaltemp),
        .stall_out(redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_out_bitsignaltemp),
        .data_out(redist23_i_unnamed_stb_from_utf8188_q_30_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo(STALLENABLE,1980)
    // Valid signal propagation
    assign SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_V0 = SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_backStall = SE_i_unnamed_stb_from_utf8188_backStall | ~ (SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_wireValid = redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_valid_out;

    // SE_i_unnamed_stb_from_utf8188(STALLENABLE,1705)
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf8188_V0 = SE_i_unnamed_stb_from_utf8188_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_stb_from_utf8188_s_tv_0 = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_stall_out & SE_i_unnamed_stb_from_utf8188_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_stb_from_utf8188_backEN = ~ (SE_i_unnamed_stb_from_utf8188_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_stb_from_utf8188_and0 = SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_V0 & SE_i_unnamed_stb_from_utf8188_backEN;
    assign SE_i_unnamed_stb_from_utf8188_v_s_0 = SE_out_redist87_i_llvm_fpga_ffwd_dest_i1_tobool6220_stb_from_utf8187_out_dest_data_out_5_0_100_fifo_V0 & SE_i_unnamed_stb_from_utf8188_and0;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf8188_backStall = ~ (SE_i_unnamed_stb_from_utf8188_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf8188_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_stb_from_utf8188_backEN == 1'b0)
            begin
                SE_i_unnamed_stb_from_utf8188_R_v_0 <= SE_i_unnamed_stb_from_utf8188_R_v_0 & SE_i_unnamed_stb_from_utf8188_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_stb_from_utf8188_R_v_0 <= SE_i_unnamed_stb_from_utf8188_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_55_stb_from_utf8177(STALLENABLE,1653)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_V0 = SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_s_tv_0 = SE_i_unnamed_stb_from_utf8188_backStall & SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backEN = ~ (SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_v_s_0 = SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backEN & SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall = ~ (SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0 <= SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0 & SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_R_v_0 <= SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177(STALLREG,2559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid <= SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall & (SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid | SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data0 <= i_reduction_stb_from_utf8_53_stb_from_utf8175_q;
                SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data1 <= i_reduction_stb_from_utf8_54_stb_from_utf8176_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_and0 = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_V0;
    assign SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_i_valid = SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_V0 & SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall = SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_V = SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid : SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_D0 = SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data0 : i_reduction_stb_from_utf8_53_stb_from_utf8175_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_D1 = SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_r_data1 : i_reduction_stb_from_utf8_54_stb_from_utf8176_q;

    // SE_i_reduction_stb_from_utf8_53_stb_from_utf8175(STALLENABLE,1651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg0 <= SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg1 <= SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_55_stb_from_utf8177_backStall) & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid) | SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg0;
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed1 = (~ (SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall) & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid) | SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_StallValid = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_backStall & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid;
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_toReg0 = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_StallValid & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed0;
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_toReg1 = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_StallValid & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_or0 = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed0;
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireStall = ~ (SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_consumed1 & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_or0);
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_backStall = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_V0 = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid & ~ (SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg0);
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_V1 = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid & ~ (SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_and0 = SE_i_acl_183_stb_from_utf827_V0;
    assign SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_wireValid = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_V0 & SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_and0;

    // bubble_join_redist51_i_or_cond_stb_from_utf894_q_33_fifo(BITJOIN,1220)
    assign bubble_join_redist51_i_or_cond_stb_from_utf894_q_33_fifo_q = redist51_i_or_cond_stb_from_utf894_q_33_fifo_data_out;

    // bubble_select_redist51_i_or_cond_stb_from_utf894_q_33_fifo(BITSELECT,1221)
    assign bubble_select_redist51_i_or_cond_stb_from_utf894_q_33_fifo_b = $unsigned(bubble_join_redist51_i_or_cond_stb_from_utf894_q_33_fifo_q[0:0]);

    // redist52_i_or_cond_stb_from_utf894_q_34_0(REG,928)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_i_or_cond_stb_from_utf894_q_34_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN == 1'b1)
        begin
            redist52_i_or_cond_stb_from_utf894_q_34_0_q <= $unsigned(SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_D0);
        end
    end

    // redist53_i_or_cond_stb_from_utf894_q_127_fifo(STALLFIFO,929)
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_in = SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V1;
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_in = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_data_in = redist52_i_or_cond_stb_from_utf894_q_34_0_q;
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_in_bitsignaltemp = redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_in[0];
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_in_bitsignaltemp = redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_in[0];
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_out[0] = redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_out_bitsignaltemp;
    assign redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_out[0] = redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist53_i_or_cond_stb_from_utf894_q_127_fifo (
        .valid_in(redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_in_bitsignaltemp),
        .stall_in(redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_in_bitsignaltemp),
        .data_in(redist52_i_or_cond_stb_from_utf894_q_34_0_q),
        .valid_out(redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_out_bitsignaltemp),
        .stall_out(redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_out_bitsignaltemp),
        .data_out(redist53_i_or_cond_stb_from_utf894_q_127_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist52_i_or_cond_stb_from_utf894_q_34_0(STALLENABLE,1916)
    // Valid signal propagation
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V0 = SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0;
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V1 = SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1;
    // Stall signal propagation
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_0 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0;
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_1 = redist53_i_or_cond_stb_from_utf894_q_127_fifo_stall_out & SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1;
    // Backward Enable generation
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_or0 = SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_0;
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN = ~ (SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_1 | SE_redist52_i_or_cond_stb_from_utf894_q_34_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_v_s_0 = SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN & SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V;
    // Backward Stall generation
    assign SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backStall = ~ (SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0 <= 1'b0;
            SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN == 1'b0)
            begin
                SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0 <= SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0 & SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_0;
            end
            else
            begin
                SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_0 <= SE_redist52_i_or_cond_stb_from_utf894_q_34_0_v_s_0;
            end

            if (SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backEN == 1'b0)
            begin
                SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1 <= SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1 & SE_redist52_i_or_cond_stb_from_utf894_q_34_0_s_tv_1;
            end
            else
            begin
                SE_redist52_i_or_cond_stb_from_utf894_q_34_0_R_v_1 <= SE_redist52_i_or_cond_stb_from_utf894_q_34_0_v_s_0;
            end

        end
    end

    // SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0(STALLREG,2566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid <= 1'b0;
            SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid <= SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backStall & (SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid | SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_i_valid);

            if (SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_data0 <= $unsigned(bubble_select_redist51_i_or_cond_stb_from_utf894_q_33_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_i_valid = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backStall = SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid | ~ (SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_i_valid);

    // Valid
    assign SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V = SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid == 1'b1 ? SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid : SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_i_valid;

    assign SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_D0 = SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_valid == 1'b1 ? SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_r_data0 : bubble_select_redist51_i_or_cond_stb_from_utf894_q_33_fifo_b;

    // c_i8_96351_recast_x(CONSTANT,571)
    assign c_i8_96351_recast_x_q = $unsigned(8'b10100000);

    // i_unnamed_stb_from_utf891(LOGICAL,424)@162
    assign i_unnamed_stb_from_utf891_q = bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b & c_i8_32337_q;

    // i_unnamed_stb_from_utf891_vt_select_7(BITSELECT,427)@162
    assign i_unnamed_stb_from_utf891_vt_select_7_b = i_unnamed_stb_from_utf891_q[7:5];

    // i_unnamed_stb_from_utf891_vt_join(BITJOIN,426)@162
    assign i_unnamed_stb_from_utf891_vt_join_q = {i_unnamed_stb_from_utf891_vt_select_7_b, i_unnamed_stb_from_utf824_vt_const_4_q};

    // i_unnamed_stb_from_utf892(LOGICAL,428)@162
    assign i_unnamed_stb_from_utf892_q = $unsigned(i_unnamed_stb_from_utf891_vt_join_q == c_i8_96351_recast_x_q ? 1'b1 : 1'b0);

    // i_cmp32_stb_from_utf835(LOGICAL,167)@162
    assign i_cmp32_stb_from_utf835_q = $unsigned(bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b != c_i8_32337_recast_x_q ? 1'b1 : 1'b0);

    // i_or_cond_stb_from_utf894(LOGICAL,272)@162 + 1
    assign i_or_cond_stb_from_utf894_qi = i_cmp32_stb_from_utf835_q | i_unnamed_stb_from_utf892_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or_cond_stb_from_utf894_delay ( .xin(i_or_cond_stb_from_utf894_qi), .xout(i_or_cond_stb_from_utf894_q), .ena(SE_i_or_cond_not_stb_from_utf897_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist51_i_or_cond_stb_from_utf894_q_33_fifo(STALLFIFO,927)
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_in = SE_i_or_cond_not_stb_from_utf897_V2;
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_in = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_backStall;
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_data_in = i_or_cond_stb_from_utf894_q;
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_in_bitsignaltemp = redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_in[0];
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_in_bitsignaltemp = redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_in[0];
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_out[0] = redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_out_bitsignaltemp;
    assign redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_out[0] = redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist51_i_or_cond_stb_from_utf894_q_33_fifo (
        .valid_in(redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_cond_stb_from_utf894_q),
        .valid_out(redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist51_i_or_cond_stb_from_utf894_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo(STALLENABLE,1915)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg0 <= '0;
            SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg0 <= SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg1 <= SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_backStall) & SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid) | SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg0;
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed1 = (~ (SR_SE_redist52_i_or_cond_stb_from_utf894_q_34_0_backStall) & SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid) | SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_StallValid = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_backStall & SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid;
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_toReg0 = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_StallValid & SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed0;
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_toReg1 = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_StallValid & SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_or0 = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed0;
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireStall = ~ (SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_consumed1 & SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_or0);
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_backStall = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_V0 = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid & ~ (SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg0);
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_V1 = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid & ~ (SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_wireValid = redist51_i_or_cond_stb_from_utf894_q_33_fifo_valid_out;

    // SE_i_reduction_stb_from_utf8_34_stb_from_utf8130(STALLENABLE,1636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg0 <= SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg1 <= SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed0 = (~ (SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_backStall) & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid) | SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg0;
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed1 = (~ (SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_backStall) & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid) | SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_StallValid = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_backStall & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid;
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_toReg0 = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_StallValid & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed0;
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_toReg1 = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_StallValid & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_or0 = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed0;
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireStall = ~ (SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_consumed1 & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_or0);
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_backStall = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_V0 = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid & ~ (SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg0);
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_V1 = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid & ~ (SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_and0 = SE_out_redist51_i_or_cond_stb_from_utf894_q_33_fifo_V0;
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_and1 = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_V0 & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_and0;
    assign SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_wireValid = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V4 & SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_and1;

    // SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo(STALLENABLE,1893)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg0 <= '0;
            SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg1 <= '0;
            SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg0 <= SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg1 <= SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg1;
            // Successor 2
            SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg2 <= SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_backStall) & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid) | SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg0;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed1 = (~ (SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall) & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid) | SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg1;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid) | SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg2;
    // Consuming
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_StallValid = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_backStall & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg0 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_StallValid & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed0;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg1 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_StallValid & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed1;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_toReg2 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_StallValid & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_or0 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed0;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_or1 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed1 & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_or0;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireStall = ~ (SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_consumed2 & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_or1);
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_backStall = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V0 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid & ~ (SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg0);
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V1 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid & ~ (SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg1);
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V2 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid & ~ (SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_and0 = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_valid_out;
    assign SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_wireValid = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_V1 & SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_and0;

    // SE_i_reduction_stb_from_utf8_57_stb_from_utf8178(STALLENABLE,1654)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_V0 = SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall = SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backStall | ~ (SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_wireValid = SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_V;

    // SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178(STALLREG,2561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid <= SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall & (SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid | SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_data0 <= i_addr257_v_v_stb_from_utf8180_vt_select_0_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_and0 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V1;
    assign SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_i_valid = SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_V1 & SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_backStall = SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_V = SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid : SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_i_valid;

    assign SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_D0 = SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_r_data0 : i_addr257_v_v_stb_from_utf8180_vt_select_0_b;

    // redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0(REG,990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backEN == 1'b1)
        begin
            redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_q <= $unsigned(SR_SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_D0);
        end
    end

    // i_addr257_v_v_stb_from_utf8180_vt_join(BITJOIN,142)@196
    assign i_addr257_v_v_stb_from_utf8180_vt_join_q = {i_addr257_v_v_stb_from_utf8180_vt_const_31_q, redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_q};

    // bubble_join_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo(BITJOIN,1268)
    assign bubble_join_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_q = redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_data_out;

    // bubble_select_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo(BITSELECT,1269)
    assign bubble_select_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_b = $unsigned(bubble_join_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_q[31:0]);

    // redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_0(REG,949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backEN == 1'b1)
        begin
            redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_0_q <= $unsigned(bubble_select_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_b);
        end
    end

    // redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1(REG,950)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN == 1'b1)
        begin
            redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q <= $unsigned(redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_0_q);
        end
    end

    // redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0(REG,951)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backEN == 1'b1)
        begin
            redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_q <= $unsigned(redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q);
        end
    end

    // i_addr260_v_v_stb_from_utf8181(ADD,146)@196
    assign i_addr260_v_v_stb_from_utf8181_a = {1'b0, redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_q};
    assign i_addr260_v_v_stb_from_utf8181_b = {1'b0, i_addr257_v_v_stb_from_utf8180_vt_join_q};
    assign i_addr260_v_v_stb_from_utf8181_o = $unsigned(i_addr260_v_v_stb_from_utf8181_a) + $unsigned(i_addr260_v_v_stb_from_utf8181_b);
    assign i_addr260_v_v_stb_from_utf8181_q = i_addr260_v_v_stb_from_utf8181_o[32:0];

    // bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x(BITSELECT,558)@196
    assign bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b = i_addr260_v_v_stb_from_utf8181_q[31:0];

    // redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo(STALLFIFO,887)
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_in = SE_i_addr257_v_v_stb_from_utf8180_vt_join_V0;
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_in = SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall;
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_data_in = bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b;
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_in_bitsignaltemp = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_in[0];
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_in_bitsignaltemp = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_in[0];
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_out[0] = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_out_bitsignaltemp;
    assign redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_out[0] = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo (
        .valid_in(redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_in_bitsignaltemp),
        .data_in(bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b),
        .valid_out(redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0(STALLENABLE,2023)
    // Valid signal propagation
    assign SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_V0 = SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_s_tv_0 = SE_i_addr257_v_v_stb_from_utf8180_vt_join_backStall & SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backEN = ~ (SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_v_s_0 = SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backEN & SE_i_reduction_stb_from_utf8_57_stb_from_utf8178_V0;
    // Backward Stall generation
    assign SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backStall = ~ (SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_backEN == 1'b0)
            begin
                SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0 <= SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0 & SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_R_v_0 <= SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_addr257_v_v_stb_from_utf8180_vt_join(STALLENABLE,1432)
    // Valid signal propagation
    assign SE_i_addr257_v_v_stb_from_utf8180_vt_join_V0 = SE_i_addr257_v_v_stb_from_utf8180_vt_join_wireValid;
    // Backward Stall generation
    assign SE_i_addr257_v_v_stb_from_utf8180_vt_join_backStall = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_stall_out | ~ (SE_i_addr257_v_v_stb_from_utf8180_vt_join_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_addr257_v_v_stb_from_utf8180_vt_join_and0 = SE_redist112_i_addr257_v_v_stb_from_utf8180_vt_select_0_b_1_0_V0;
    assign SE_i_addr257_v_v_stb_from_utf8180_vt_join_wireValid = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_V1 & SE_i_addr257_v_v_stb_from_utf8180_vt_join_and0;

    // SE_out_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211(STALLENABLE,1550)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_wireValid = i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_valid_out;

    // bubble_join_i_llvm_fpga_pipeline_keep_going_stb_from_utf84(BITJOIN,1054)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_q = i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84(BITSELECT,1055)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_q[0:0]);

    // i_reduction_stb_from_utf8_0_stb_from_utf8208(MUX,281)@195 + 1
    assign i_reduction_stb_from_utf8_0_stb_from_utf8208_s = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_reduction_stb_from_utf8_0_stb_from_utf8208_q <= 32'b0;
        end
        else if (SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backEN == 1'b1)
        begin
            unique case (i_reduction_stb_from_utf8_0_stb_from_utf8208_s)
                1'b0 : i_reduction_stb_from_utf8_0_stb_from_utf8208_q <= SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D1;
                1'b1 : i_reduction_stb_from_utf8_0_stb_from_utf8208_q <= SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D2;
                default : i_reduction_stb_from_utf8_0_stb_from_utf8208_q <= 32'b0;
            endcase
        end
    end

    // SR_SE_i_not_43_stb_from_utf8205(STALLREG,2553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_not_43_stb_from_utf8205_r_valid <= 1'b0;
            SR_SE_i_not_43_stb_from_utf8205_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_not_43_stb_from_utf8205_r_valid <= SE_i_not_43_stb_from_utf8205_backStall & (SR_SE_i_not_43_stb_from_utf8205_r_valid | SR_SE_i_not_43_stb_from_utf8205_i_valid);

            if (SR_SE_i_not_43_stb_from_utf8205_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_not_43_stb_from_utf8205_r_data0 <= i_acl_43_stb_from_utf8195_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_not_43_stb_from_utf8205_i_valid = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_V0;
    // Stall signal propagation
    assign SR_SE_i_not_43_stb_from_utf8205_backStall = SR_SE_i_not_43_stb_from_utf8205_r_valid | ~ (SR_SE_i_not_43_stb_from_utf8205_i_valid);

    // Valid
    assign SR_SE_i_not_43_stb_from_utf8205_V = SR_SE_i_not_43_stb_from_utf8205_r_valid == 1'b1 ? SR_SE_i_not_43_stb_from_utf8205_r_valid : SR_SE_i_not_43_stb_from_utf8205_i_valid;

    assign SR_SE_i_not_43_stb_from_utf8205_D0 = SR_SE_i_not_43_stb_from_utf8205_r_valid == 1'b1 ? SR_SE_i_not_43_stb_from_utf8205_r_data0 : i_acl_43_stb_from_utf8195_q;

    // i_not_43_stb_from_utf8205(LOGICAL,250)@195 + 1
    assign i_not_43_stb_from_utf8205_qi = SR_SE_i_not_43_stb_from_utf8205_D0 ^ VCC_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_not_43_stb_from_utf8205_delay ( .xin(i_not_43_stb_from_utf8205_qi), .xout(i_not_43_stb_from_utf8205_q), .ena(SE_i_not_43_stb_from_utf8205_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_inc_stb_from_utf8206_sel_x(BITSELECT,635)@196
    assign i_inc_stb_from_utf8206_sel_x_b = {31'b0000000000000000000000000000000, i_not_43_stb_from_utf8205_q[0:0]};

    // i_inc_stb_from_utf8206_vt_select_0(BITSELECT,197)@196
    assign i_inc_stb_from_utf8206_vt_select_0_b = i_inc_stb_from_utf8206_sel_x_b[0:0];

    // i_inc_stb_from_utf8206_vt_join(BITJOIN,196)@196
    assign i_inc_stb_from_utf8206_vt_join_q = {i_addr257_v_v_stb_from_utf8180_vt_const_31_q, i_inc_stb_from_utf8206_vt_select_0_b};

    // i_acl_54_stb_from_utf8207(ADD,110)@196
    assign i_acl_54_stb_from_utf8207_a = {1'b0, redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_q};
    assign i_acl_54_stb_from_utf8207_b = {1'b0, i_inc_stb_from_utf8206_vt_join_q};
    assign i_acl_54_stb_from_utf8207_o = $unsigned(i_acl_54_stb_from_utf8207_a) + $unsigned(i_acl_54_stb_from_utf8207_b);
    assign i_acl_54_stb_from_utf8207_q = i_acl_54_stb_from_utf8207_o[32:0];

    // bgTrunc_i_acl_54_stb_from_utf8207_sel_x(BITSELECT,556)@196
    assign bgTrunc_i_acl_54_stb_from_utf8207_sel_x_b = i_acl_54_stb_from_utf8207_q[31:0];

    // i_selcond_stb_from_utf8_0_stb_from_utf8209(LOGICAL,383)@195 + 1
    assign i_selcond_stb_from_utf8_0_stb_from_utf8209_qi = SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_D0 | SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_selcond_stb_from_utf8_0_stb_from_utf8209_delay ( .xin(i_selcond_stb_from_utf8_0_stb_from_utf8209_qi), .xout(i_selcond_stb_from_utf8_0_stb_from_utf8209_q), .ena(SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_stb_from_utf8_1_stb_from_utf8210(MUX,319)@196
    assign i_reduction_stb_from_utf8_1_stb_from_utf8210_s = i_selcond_stb_from_utf8_0_stb_from_utf8209_q;
    always @(i_reduction_stb_from_utf8_1_stb_from_utf8210_s or bgTrunc_i_acl_54_stb_from_utf8207_sel_x_b or i_reduction_stb_from_utf8_0_stb_from_utf8208_q)
    begin
        unique case (i_reduction_stb_from_utf8_1_stb_from_utf8210_s)
            1'b0 : i_reduction_stb_from_utf8_1_stb_from_utf8210_q = bgTrunc_i_acl_54_stb_from_utf8207_sel_x_b;
            1'b1 : i_reduction_stb_from_utf8_1_stb_from_utf8210_q = i_reduction_stb_from_utf8_0_stb_from_utf8208_q;
            default : i_reduction_stb_from_utf8_1_stb_from_utf8210_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211(BLACKBOX,236)@196
    // in in_stall_in@20000000
    // out out_data_out@197
    // out out_feedback_out_7@20000000
    // out out_feedback_valid_out_7@20000000
    // out out_stall_out@20000000
    // out out_valid_out@197
    stb_from_utf8_i_llvm_fpga_push_i32_i_064_push7_0 thei_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211 (
        .in_data_in(i_reduction_stb_from_utf8_1_stb_from_utf8210_q),
        .in_feedback_stall_in_7(i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_feedback_stall_out_7),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_V0),
        .out_data_out(),
        .out_feedback_out_7(i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_feedback_out_7),
        .out_feedback_valid_out_7(i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_feedback_valid_out_7),
        .out_stall_out(i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211(STALLENABLE,1549)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_V0 = SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall = i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_and0 = SE_i_acl_54_stb_from_utf8207_V1;
    assign SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V2 & SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_and0;

    // SE_i_selcond_stb_from_utf8_0_stb_from_utf8209(STALLENABLE,1693)
    // Valid signal propagation
    assign SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_V0 = SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0;
    // Stall signal propagation
    assign SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_s_tv_0 = SE_i_acl_54_stb_from_utf8207_backStall & SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0;
    // Backward Enable generation
    assign SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backEN = ~ (SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_v_s_0 = SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backEN & SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_V;
    // Backward Stall generation
    assign SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall = ~ (SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backEN == 1'b0)
            begin
                SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0 <= SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0 & SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_s_tv_0;
            end
            else
            begin
                SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_R_v_0 <= SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_0_stb_from_utf8208(STALLENABLE,1591)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_V0 = SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_s_tv_0 = SE_i_acl_54_stb_from_utf8207_backStall & SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backEN = ~ (SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_v_s_0 = SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backEN & SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall = ~ (SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0 <= SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0 & SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_R_v_0 <= SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_v_s_0;
            end

        end
    end

    // SE_i_not_43_stb_from_utf8205(STALLENABLE,1564)
    // Valid signal propagation
    assign SE_i_not_43_stb_from_utf8205_V0 = SE_i_not_43_stb_from_utf8205_R_v_0;
    // Stall signal propagation
    assign SE_i_not_43_stb_from_utf8205_s_tv_0 = SE_i_acl_54_stb_from_utf8207_backStall & SE_i_not_43_stb_from_utf8205_R_v_0;
    // Backward Enable generation
    assign SE_i_not_43_stb_from_utf8205_backEN = ~ (SE_i_not_43_stb_from_utf8205_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_not_43_stb_from_utf8205_v_s_0 = SE_i_not_43_stb_from_utf8205_backEN & SR_SE_i_not_43_stb_from_utf8205_V;
    // Backward Stall generation
    assign SE_i_not_43_stb_from_utf8205_backStall = ~ (SE_i_not_43_stb_from_utf8205_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_not_43_stb_from_utf8205_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_not_43_stb_from_utf8205_backEN == 1'b0)
            begin
                SE_i_not_43_stb_from_utf8205_R_v_0 <= SE_i_not_43_stb_from_utf8205_R_v_0 & SE_i_not_43_stb_from_utf8205_s_tv_0;
            end
            else
            begin
                SE_i_not_43_stb_from_utf8205_R_v_0 <= SE_i_not_43_stb_from_utf8205_v_s_0;
            end

        end
    end

    // SE_i_acl_54_stb_from_utf8207(STALLENABLE,1408)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_54_stb_from_utf8207_fromReg0 <= '0;
            SE_i_acl_54_stb_from_utf8207_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_54_stb_from_utf8207_fromReg0 <= SE_i_acl_54_stb_from_utf8207_toReg0;
            // Successor 1
            SE_i_acl_54_stb_from_utf8207_fromReg1 <= SE_i_acl_54_stb_from_utf8207_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_54_stb_from_utf8207_consumed0 = (~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall) & SE_i_acl_54_stb_from_utf8207_wireValid) | SE_i_acl_54_stb_from_utf8207_fromReg0;
    assign SE_i_acl_54_stb_from_utf8207_consumed1 = (~ (SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall) & SE_i_acl_54_stb_from_utf8207_wireValid) | SE_i_acl_54_stb_from_utf8207_fromReg1;
    // Consuming
    assign SE_i_acl_54_stb_from_utf8207_StallValid = SE_i_acl_54_stb_from_utf8207_backStall & SE_i_acl_54_stb_from_utf8207_wireValid;
    assign SE_i_acl_54_stb_from_utf8207_toReg0 = SE_i_acl_54_stb_from_utf8207_StallValid & SE_i_acl_54_stb_from_utf8207_consumed0;
    assign SE_i_acl_54_stb_from_utf8207_toReg1 = SE_i_acl_54_stb_from_utf8207_StallValid & SE_i_acl_54_stb_from_utf8207_consumed1;
    // Backward Stall generation
    assign SE_i_acl_54_stb_from_utf8207_or0 = SE_i_acl_54_stb_from_utf8207_consumed0;
    assign SE_i_acl_54_stb_from_utf8207_wireStall = ~ (SE_i_acl_54_stb_from_utf8207_consumed1 & SE_i_acl_54_stb_from_utf8207_or0);
    assign SE_i_acl_54_stb_from_utf8207_backStall = SE_i_acl_54_stb_from_utf8207_wireStall;
    // Valid signal propagation
    assign SE_i_acl_54_stb_from_utf8207_V0 = SE_i_acl_54_stb_from_utf8207_wireValid & ~ (SE_i_acl_54_stb_from_utf8207_fromReg0);
    assign SE_i_acl_54_stb_from_utf8207_V1 = SE_i_acl_54_stb_from_utf8207_wireValid & ~ (SE_i_acl_54_stb_from_utf8207_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_54_stb_from_utf8207_and0 = SE_i_not_43_stb_from_utf8205_V0;
    assign SE_i_acl_54_stb_from_utf8207_and1 = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_V0 & SE_i_acl_54_stb_from_utf8207_and0;
    assign SE_i_acl_54_stb_from_utf8207_and2 = SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_V0 & SE_i_acl_54_stb_from_utf8207_and1;
    assign SE_i_acl_54_stb_from_utf8207_wireValid = SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_V0 & SE_i_acl_54_stb_from_utf8207_and2;

    // SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0(STALLENABLE,1955)
    // Valid signal propagation
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_V0 = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0;
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_V1 = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1;
    // Stall signal propagation
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_0 = SE_i_acl_54_stb_from_utf8207_backStall & SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0;
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_1 = SE_i_addr257_v_v_stb_from_utf8180_vt_join_backStall & SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1;
    // Backward Enable generation
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_or0 = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_0;
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backEN = ~ (SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_1 | SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_v_s_0 = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backEN & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V1;
    // Backward Stall generation
    assign SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backStall = ~ (SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0 <= 1'b0;
            SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backEN == 1'b0)
            begin
                SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0 <= SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0 & SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_0;
            end
            else
            begin
                SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_0 <= SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_v_s_0;
            end

            if (SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backEN == 1'b0)
            begin
                SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1 <= SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1 & SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_s_tv_1;
            end
            else
            begin
                SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_R_v_1 <= SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_v_s_0;
            end

        end
    end

    // SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1(STALLENABLE,1844)
    // Valid signal propagation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0;
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V1 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1;
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V2 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2;
    // Stall signal propagation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_0 = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0;
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_1 = SE_redist74_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_100_0_backStall & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1;
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_2 = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2;
    // Backward Enable generation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_or0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_0;
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_or1 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_1 | SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_or0;
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN = ~ (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_2 | SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_v_s_0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_V0;
    // Backward Stall generation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backStall = ~ (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0 <= 1'b0;
            SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1 <= 1'b0;
            SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN == 1'b0)
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0 & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_0;
            end
            else
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_0 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_v_s_0;
            end

            if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN == 1'b0)
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1 & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_1;
            end
            else
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_1 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_v_s_0;
            end

            if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN == 1'b0)
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2 & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_s_tv_2;
            end
            else
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_R_v_2 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_v_s_0;
            end

        end
    end

    // SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0(STALLENABLE,1843)
    // Valid signal propagation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_V0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_s_tv_0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backStall & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backEN = ~ (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_v_s_0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backEN & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_V1;
    // Backward Stall generation
    assign SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backStall = ~ (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backEN == 1'b0)
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0 & SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_s_tv_0;
            end
            else
            begin
                SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_R_v_0 <= SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_v_s_0;
            end

        end
    end

    // redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo(STALLFIFO,948)
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_V1;
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_in = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_backStall;
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_b;
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_in_bitsignaltemp = redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_in[0];
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_in_bitsignaltemp = redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_in[0];
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_out[0] = redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_out_bitsignaltemp;
    assign redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_out[0] = redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(98),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo (
        .valid_in(redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_b),
        .valid_out(redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo(STALLENABLE,1952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg0 <= '0;
            SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg0 <= SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_toReg0;
            // Successor 1
            SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg1 <= SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed0 = (~ (SE_i_cmp144_stb_from_utf8143_backStall) & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid) | SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg0;
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed1 = (~ (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backStall) & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid) | SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg1;
    // Consuming
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_StallValid = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_backStall & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid;
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_toReg0 = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_StallValid & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed0;
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_toReg1 = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_StallValid & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_or0 = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed0;
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireStall = ~ (SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_consumed1 & SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_or0);
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_backStall = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_V0 = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid & ~ (SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg0);
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_V1 = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid & ~ (SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_wireValid = redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_valid_out;

    // SE_i_cmp144_stb_from_utf8143(STALLENABLE,1448)
    // Valid signal propagation
    assign SE_i_cmp144_stb_from_utf8143_V0 = SE_i_cmp144_stb_from_utf8143_R_v_0;
    assign SE_i_cmp144_stb_from_utf8143_V1 = SE_i_cmp144_stb_from_utf8143_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp144_stb_from_utf8143_s_tv_0 = SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall & SE_i_cmp144_stb_from_utf8143_R_v_0;
    assign SE_i_cmp144_stb_from_utf8143_s_tv_1 = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backStall & SE_i_cmp144_stb_from_utf8143_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp144_stb_from_utf8143_or0 = SE_i_cmp144_stb_from_utf8143_s_tv_0;
    assign SE_i_cmp144_stb_from_utf8143_backEN = ~ (SE_i_cmp144_stb_from_utf8143_s_tv_1 | SE_i_cmp144_stb_from_utf8143_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp144_stb_from_utf8143_and0 = SE_out_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_V0 & SE_i_cmp144_stb_from_utf8143_backEN;
    assign SE_i_cmp144_stb_from_utf8143_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_V0 & SE_i_cmp144_stb_from_utf8143_and0;
    // Backward Stall generation
    assign SE_i_cmp144_stb_from_utf8143_backStall = ~ (SE_i_cmp144_stb_from_utf8143_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp144_stb_from_utf8143_R_v_0 <= 1'b0;
            SE_i_cmp144_stb_from_utf8143_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp144_stb_from_utf8143_backEN == 1'b0)
            begin
                SE_i_cmp144_stb_from_utf8143_R_v_0 <= SE_i_cmp144_stb_from_utf8143_R_v_0 & SE_i_cmp144_stb_from_utf8143_s_tv_0;
            end
            else
            begin
                SE_i_cmp144_stb_from_utf8143_R_v_0 <= SE_i_cmp144_stb_from_utf8143_v_s_0;
            end

            if (SE_i_cmp144_stb_from_utf8143_backEN == 1'b0)
            begin
                SE_i_cmp144_stb_from_utf8143_R_v_1 <= SE_i_cmp144_stb_from_utf8143_R_v_1 & SE_i_cmp144_stb_from_utf8143_s_tv_1;
            end
            else
            begin
                SE_i_cmp144_stb_from_utf8143_R_v_1 <= SE_i_cmp144_stb_from_utf8143_v_s_0;
            end

        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142(BITJOIN,1019)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_q = i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142(BITSELECT,1020)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_q[31:0]);

    // i_add143_stb_from_utf8141(ADD,139)@193
    assign i_add143_stb_from_utf8141_a = {1'b0, bubble_select_redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_b};
    assign i_add143_stb_from_utf8141_b = {1'b0, c_i32_2359_q};
    assign i_add143_stb_from_utf8141_o = $unsigned(i_add143_stb_from_utf8141_a) + $unsigned(i_add143_stb_from_utf8141_b);
    assign i_add143_stb_from_utf8141_q = i_add143_stb_from_utf8141_o[32:0];

    // bgTrunc_i_add143_stb_from_utf8141_sel_x(BITSELECT,557)@193
    assign bgTrunc_i_add143_stb_from_utf8141_sel_x_b = i_add143_stb_from_utf8141_q[31:0];

    // i_cmp144_stb_from_utf8143(COMPARE,164)@193 + 1
    assign i_cmp144_stb_from_utf8143_a = $unsigned({{2{bgTrunc_i_add143_stb_from_utf8141_sel_x_b[31]}}, bgTrunc_i_add143_stb_from_utf8141_sel_x_b});
    assign i_cmp144_stb_from_utf8143_b = $unsigned({{2{bubble_select_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_b[31]}}, bubble_select_i_llvm_fpga_ffwd_dest_i32_n7117_stb_from_utf8142_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp144_stb_from_utf8143_o <= 34'b0;
        end
        else if (SE_i_cmp144_stb_from_utf8143_backEN == 1'b1)
        begin
            i_cmp144_stb_from_utf8143_o <= $unsigned($signed(i_cmp144_stb_from_utf8143_a) - $signed(i_cmp144_stb_from_utf8143_b));
        end
    end
    assign i_cmp144_stb_from_utf8143_c[0] = i_cmp144_stb_from_utf8143_o[33];

    // redist111_i_cmp144_stb_from_utf8143_c_2_0(REG,989)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_i_cmp144_stb_from_utf8143_c_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backEN == 1'b1)
        begin
            redist111_i_cmp144_stb_from_utf8143_c_2_0_q <= $unsigned(i_cmp144_stb_from_utf8143_c);
        end
    end

    // i_acl_243_stb_from_utf8213(LOGICAL,78)@195
    assign i_acl_243_stb_from_utf8213_q = redist111_i_cmp144_stb_from_utf8143_c_2_0_q | i_not_cmp141_stb_from_utf8212_q;

    // bubble_join_redist54_i_or_cond68_stb_from_utf874_q_65_fifo(BITJOIN,1226)
    assign bubble_join_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_q = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_data_out;

    // bubble_select_redist54_i_or_cond68_stb_from_utf874_q_65_fifo(BITSELECT,1227)
    assign bubble_select_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_b = $unsigned(bubble_join_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_q[0:0]);

    // redist55_i_or_cond68_stb_from_utf874_q_66_0(REG,931)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_i_or_cond68_stb_from_utf874_q_66_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b1)
        begin
            redist55_i_or_cond68_stb_from_utf874_q_66_0_q <= $unsigned(bubble_select_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_b);
        end
    end

    // SE_i_acl_243_stb_from_utf8213(STALLENABLE,1385)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_243_stb_from_utf8213_fromReg0 <= '0;
            SE_i_acl_243_stb_from_utf8213_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_243_stb_from_utf8213_fromReg0 <= SE_i_acl_243_stb_from_utf8213_toReg0;
            // Successor 1
            SE_i_acl_243_stb_from_utf8213_fromReg1 <= SE_i_acl_243_stb_from_utf8213_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_243_stb_from_utf8213_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall) & SE_i_acl_243_stb_from_utf8213_wireValid) | SE_i_acl_243_stb_from_utf8213_fromReg0;
    assign SE_i_acl_243_stb_from_utf8213_consumed1 = (~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall) & SE_i_acl_243_stb_from_utf8213_wireValid) | SE_i_acl_243_stb_from_utf8213_fromReg1;
    // Consuming
    assign SE_i_acl_243_stb_from_utf8213_StallValid = SE_i_acl_243_stb_from_utf8213_backStall & SE_i_acl_243_stb_from_utf8213_wireValid;
    assign SE_i_acl_243_stb_from_utf8213_toReg0 = SE_i_acl_243_stb_from_utf8213_StallValid & SE_i_acl_243_stb_from_utf8213_consumed0;
    assign SE_i_acl_243_stb_from_utf8213_toReg1 = SE_i_acl_243_stb_from_utf8213_StallValid & SE_i_acl_243_stb_from_utf8213_consumed1;
    // Backward Stall generation
    assign SE_i_acl_243_stb_from_utf8213_or0 = SE_i_acl_243_stb_from_utf8213_consumed0;
    assign SE_i_acl_243_stb_from_utf8213_wireStall = ~ (SE_i_acl_243_stb_from_utf8213_consumed1 & SE_i_acl_243_stb_from_utf8213_or0);
    assign SE_i_acl_243_stb_from_utf8213_backStall = SE_i_acl_243_stb_from_utf8213_wireStall;
    // Valid signal propagation
    assign SE_i_acl_243_stb_from_utf8213_V0 = SE_i_acl_243_stb_from_utf8213_wireValid & ~ (SE_i_acl_243_stb_from_utf8213_fromReg0);
    assign SE_i_acl_243_stb_from_utf8213_V1 = SE_i_acl_243_stb_from_utf8213_wireValid & ~ (SE_i_acl_243_stb_from_utf8213_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_243_stb_from_utf8213_and0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V4;
    assign SE_i_acl_243_stb_from_utf8213_wireValid = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_V0 & SE_i_acl_243_stb_from_utf8213_and0;

    // i_reduction_stb_from_utf8_133_stb_from_utf8307(LOGICAL,308)@195 + 1
    assign i_reduction_stb_from_utf8_133_stb_from_utf8307_qi = SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_D0 & SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_133_stb_from_utf8307_delay ( .xin(i_reduction_stb_from_utf8_133_stb_from_utf8307_qi), .xout(i_reduction_stb_from_utf8_133_stb_from_utf8307_q), .ena(SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo(STALLFIFO,919)
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_in = SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_V0;
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_in = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_data_in = i_reduction_stb_from_utf8_133_stb_from_utf8307_q;
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_in_bitsignaltemp = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_in[0];
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_in_bitsignaltemp = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_in[0];
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_out[0] = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_out_bitsignaltemp;
    assign redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_out[0] = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo (
        .valid_in(redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_133_stb_from_utf8307_q),
        .valid_out(redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_133_stb_from_utf8307(STALLENABLE,1618)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_V0 = SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_s_tv_0 = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_stall_out & SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backEN = ~ (SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_v_s_0 = SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backEN & SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall = ~ (SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0 <= SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0 & SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_R_v_0 <= SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307(STALLREG,2567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid <= SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall & (SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid | SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data0 <= $unsigned(redist55_i_or_cond68_stb_from_utf874_q_66_0_q);
                SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data1 <= i_acl_243_stb_from_utf8213_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_and0 = SE_i_acl_243_stb_from_utf8213_V0;
    assign SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_i_valid = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V4 & SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall = SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_V = SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid : SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_D0 = SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data0 : redist55_i_or_cond68_stb_from_utf874_q_66_0_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_D1 = SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_r_data1 : i_acl_243_stb_from_utf8213_q;

    // SE_i_reduction_stb_from_utf8_119_stb_from_utf8287(STALLENABLE,1607)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_V0 = SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_backStall = SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall | ~ (SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_and0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V3;
    assign SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_and1 = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_V0 & SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_and0;
    assign SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_wireValid = SE_out_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_V0 & SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_and1;

    // i_reduction_stb_from_utf8_116_stb_from_utf8283(LOGICAL,294)@195
    assign i_reduction_stb_from_utf8_116_stb_from_utf8283_q = redist55_i_or_cond68_stb_from_utf874_q_66_0_q & bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b;

    // i_reduction_stb_from_utf8_117_stb_from_utf8284(LOGICAL,295)@195
    assign i_reduction_stb_from_utf8_117_stb_from_utf8284_q = bubble_select_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_b & i_reduction_stb_from_utf8_116_stb_from_utf8283_q;

    // i_cmp120_not_stb_from_utf8107(LOGICAL,160)@195
    assign i_cmp120_not_stb_from_utf8107_q = bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b ^ VCC_q;

    // i_reduction_stb_from_utf8_112_stb_from_utf8281(LOGICAL,292)@195
    assign i_reduction_stb_from_utf8_112_stb_from_utf8281_q = i_cmp120_not_stb_from_utf8107_q & bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b;

    // i_reduction_stb_from_utf8_114_stb_from_utf8282(LOGICAL,293)@195
    assign i_reduction_stb_from_utf8_114_stb_from_utf8282_q = i_reduction_stb_from_utf8_112_stb_from_utf8281_q & i_reduction_stb_from_utf8_105_stb_from_utf8274_q;

    // i_reduction_stb_from_utf8_118_stb_from_utf8285(LOGICAL,296)@195 + 1
    assign i_reduction_stb_from_utf8_118_stb_from_utf8285_qi = i_reduction_stb_from_utf8_114_stb_from_utf8282_q & i_reduction_stb_from_utf8_117_stb_from_utf8284_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_118_stb_from_utf8285_delay ( .xin(i_reduction_stb_from_utf8_118_stb_from_utf8285_qi), .xout(i_reduction_stb_from_utf8_118_stb_from_utf8285_q), .ena(SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo(STALLFIFO,924)
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_in = SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_V0;
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_in = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_data_in = i_reduction_stb_from_utf8_118_stb_from_utf8285_q;
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_in_bitsignaltemp = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_in[0];
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_in_bitsignaltemp = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_in[0];
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_out[0] = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_out_bitsignaltemp;
    assign redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_out[0] = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo (
        .valid_in(redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_118_stb_from_utf8285_q),
        .valid_out(redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_118_stb_from_utf8285(STALLENABLE,1606)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_V0 = SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_s_tv_0 = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_stall_out & SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backEN = ~ (SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_and0 = SE_i_cmp120_not_stb_from_utf8107_V0 & SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backEN;
    assign SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_v_s_0 = SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_V0 & SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_and0;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backStall = ~ (SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0 <= SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0 & SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_R_v_0 <= SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_116_stb_from_utf8283(STALLENABLE,1604)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_V0 = SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_backStall = SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backStall | ~ (SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_and0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V2;
    assign SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_and1 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V0 & SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_and0;
    assign SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_wireValid = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V0 & SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_and1;

    // SE_redist55_i_or_cond68_stb_from_utf874_q_66_0(STALLENABLE,1921)
    // Valid signal propagation
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V1 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V2 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V3 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V4 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V5 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V6 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6;
    // Stall signal propagation
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_0 = SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_1 = SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_2 = SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_3 = SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_4 = SR_SE_i_reduction_stb_from_utf8_133_stb_from_utf8307_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_5 = SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_6 = SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_backStall & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6;
    // Backward Enable generation
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_0;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or1 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_1 | SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or0;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or2 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_2 | SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or1;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or3 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_3 | SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or2;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or4 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_4 | SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or3;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or5 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_5 | SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or4;
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN = ~ (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_6 | SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_or5);
    // Determine whether to write valid data into the first register stage
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_V1;
    // Backward Stall generation
    assign SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backStall = ~ (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0 <= 1'b0;
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1 <= 1'b0;
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2 <= 1'b0;
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3 <= 1'b0;
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4 <= 1'b0;
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5 <= 1'b0;
            SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6 <= 1'b0;
        end
        else
        begin
            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_0;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_0 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_1;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_1 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_2;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_2 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_3;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_3 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_4;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_4 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_5;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_5 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

            if (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backEN == 1'b0)
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6 & SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_s_tv_6;
            end
            else
            begin
                SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_R_v_6 <= SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_v_s_0;
            end

        end
    end

    // bubble_join_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo(BITJOIN,1202)
    assign bubble_join_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_q = redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_data_out;

    // bubble_select_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo(BITSELECT,1203)
    assign bubble_select_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_b = $unsigned(bubble_join_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_42_stb_from_utf8153(LOGICAL,330)@194
    assign i_reduction_stb_from_utf8_42_stb_from_utf8153_q = bubble_select_redist91_i_cmp_stb_from_utf818_c_98_fifo_b & i_cmp144_stb_from_utf8143_c;

    // SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo(STALLENABLE,1826)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg0 <= '0;
            SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg0 <= SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_toReg0;
            // Successor 1
            SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg1 <= SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed0 = (~ (SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall) & SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid) | SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg0;
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed1 = (~ (SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backStall) & SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid) | SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg1;
    // Consuming
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_StallValid = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_backStall & SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid;
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_toReg0 = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_StallValid & SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed0;
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_toReg1 = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_StallValid & SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_or0 = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed0;
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireStall = ~ (SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_consumed1 & SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_or0);
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_backStall = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_V0 = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid & ~ (SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg0);
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_V1 = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid & ~ (SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_wireValid = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_out;

    // redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo(STALLFIFO,877)
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_in = SE_i_or_cond59_stb_from_utf844_V4;
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_in = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_backStall;
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_data_in = i_tobool1_stb_from_utf821_cmp_sign_q;
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_in_bitsignaltemp = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_in[0];
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_in_bitsignaltemp = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_in[0];
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_out[0] = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_out_bitsignaltemp;
    assign redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_out[0] = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(98),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo (
        .valid_in(redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_in_bitsignaltemp),
        .data_in(i_tobool1_stb_from_utf821_cmp_sign_q),
        .valid_out(redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo(BITJOIN,1103)
    assign bubble_join_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_q = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_data_out;

    // bubble_select_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo(BITSELECT,1104)
    assign bubble_select_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_b = $unsigned(bubble_join_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_43_stb_from_utf8154(LOGICAL,331)@194
    assign i_reduction_stb_from_utf8_43_stb_from_utf8154_q = bubble_select_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_b & i_reduction_stb_from_utf8_42_stb_from_utf8153_q;

    // i_reduction_stb_from_utf8_44_stb_from_utf8155(LOGICAL,332)@194
    assign i_reduction_stb_from_utf8_44_stb_from_utf8155_q = bubble_select_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_b & i_reduction_stb_from_utf8_43_stb_from_utf8154_q;

    // i_reduction_stb_from_utf8_46_stb_from_utf8156(LOGICAL,333)@194
    assign i_reduction_stb_from_utf8_46_stb_from_utf8156_q = i_reduction_stb_from_utf8_44_stb_from_utf8155_q & bubble_select_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_b;

    // SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157(STALLREG,2556)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid <= SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall & (SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid | SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data0 <= $unsigned(bubble_select_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_b);
                SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data1 <= i_reduction_stb_from_utf8_46_stb_from_utf8156_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_and0 = SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_V0;
    assign SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_i_valid = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_V0 & SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall = SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_V = SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid : SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_D0 = SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data0 : bubble_select_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_b;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_D1 = SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_r_data1 : i_reduction_stb_from_utf8_46_stb_from_utf8156_q;

    // SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo(STALLENABLE,1920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg0 <= '0;
            SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg0 <= SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg1 <= SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall) & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid) | SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg0;
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed1 = (~ (SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_backStall) & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid) | SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg1;
    // Consuming
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_StallValid = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_backStall & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid;
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_toReg0 = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_StallValid & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed0;
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_toReg1 = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_StallValid & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_or0 = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed0;
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireStall = ~ (SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_consumed1 & SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_or0);
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_backStall = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_V0 = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid & ~ (SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg0);
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_V1 = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid & ~ (SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_wireValid = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_out;

    // redist54_i_or_cond68_stb_from_utf874_q_65_fifo(STALLFIFO,930)
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_in = SE_i_or_cond68_stb_from_utf874_V1;
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_in = SE_out_redist54_i_or_cond68_stb_from_utf874_q_65_fifo_backStall;
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_data_in = i_or_cond68_stb_from_utf874_q;
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_in_bitsignaltemp = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_in[0];
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_in_bitsignaltemp = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_in[0];
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_out[0] = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_out_bitsignaltemp;
    assign redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_out[0] = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist54_i_or_cond68_stb_from_utf874_q_65_fifo (
        .valid_in(redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_cond68_stb_from_utf874_q),
        .valid_out(redist54_i_or_cond68_stb_from_utf874_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist54_i_or_cond68_stb_from_utf874_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_11_stb_from_utf878(STALLENABLE,1608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg0 <= SE_i_reduction_stb_from_utf8_11_stb_from_utf878_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg1 <= SE_i_reduction_stb_from_utf8_11_stb_from_utf878_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed0 = (~ (SR_SE_i_acl_189_stb_from_utf839_backStall) & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid) | SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg0;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed1 = (~ (redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_out) & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid) | SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_StallValid = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_toReg0 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_StallValid & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed0;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_toReg1 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_StallValid & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_or0 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed0;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireStall = ~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_consumed1 & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_or0);
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_V0 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid & ~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg0);
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_V1 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid & ~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and0 = SE_out_redist106_i_cmp29_stb_from_utf831_q_33_fifo_V1;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and1 = SE_out_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_V0 & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and0;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and2 = SE_i_reduction_stb_from_utf8_12_stb_from_utf879_V0 & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and1;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and3 = SE_i_or_cond68_stb_from_utf874_V0 & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and2;
    assign SE_i_reduction_stb_from_utf8_11_stb_from_utf878_wireValid = SE_i_or_cond4_stb_from_utf866_V0 & SE_i_reduction_stb_from_utf8_11_stb_from_utf878_and3;

    // SE_i_or_cond68_stb_from_utf874(STALLENABLE,1581)
    // Valid signal propagation
    assign SE_i_or_cond68_stb_from_utf874_V0 = SE_i_or_cond68_stb_from_utf874_R_v_0;
    assign SE_i_or_cond68_stb_from_utf874_V1 = SE_i_or_cond68_stb_from_utf874_R_v_1;
    // Stall signal propagation
    assign SE_i_or_cond68_stb_from_utf874_s_tv_0 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall & SE_i_or_cond68_stb_from_utf874_R_v_0;
    assign SE_i_or_cond68_stb_from_utf874_s_tv_1 = redist54_i_or_cond68_stb_from_utf874_q_65_fifo_stall_out & SE_i_or_cond68_stb_from_utf874_R_v_1;
    // Backward Enable generation
    assign SE_i_or_cond68_stb_from_utf874_or0 = SE_i_or_cond68_stb_from_utf874_s_tv_0;
    assign SE_i_or_cond68_stb_from_utf874_backEN = ~ (SE_i_or_cond68_stb_from_utf874_s_tv_1 | SE_i_or_cond68_stb_from_utf874_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_or_cond68_stb_from_utf874_v_s_0 = SE_i_or_cond68_stb_from_utf874_backEN & SR_SE_i_or_cond68_stb_from_utf874_V;
    // Backward Stall generation
    assign SE_i_or_cond68_stb_from_utf874_backStall = ~ (SE_i_or_cond68_stb_from_utf874_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_cond68_stb_from_utf874_R_v_0 <= 1'b0;
            SE_i_or_cond68_stb_from_utf874_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_or_cond68_stb_from_utf874_backEN == 1'b0)
            begin
                SE_i_or_cond68_stb_from_utf874_R_v_0 <= SE_i_or_cond68_stb_from_utf874_R_v_0 & SE_i_or_cond68_stb_from_utf874_s_tv_0;
            end
            else
            begin
                SE_i_or_cond68_stb_from_utf874_R_v_0 <= SE_i_or_cond68_stb_from_utf874_v_s_0;
            end

            if (SE_i_or_cond68_stb_from_utf874_backEN == 1'b0)
            begin
                SE_i_or_cond68_stb_from_utf874_R_v_1 <= SE_i_or_cond68_stb_from_utf874_R_v_1 & SE_i_or_cond68_stb_from_utf874_s_tv_1;
            end
            else
            begin
                SE_i_or_cond68_stb_from_utf874_R_v_1 <= SE_i_or_cond68_stb_from_utf874_v_s_0;
            end

        end
    end

    // SR_SE_i_or_cond68_stb_from_utf874(STALLREG,2550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_or_cond68_stb_from_utf874_r_valid <= 1'b0;
            SR_SE_i_or_cond68_stb_from_utf874_r_data0 <= 1'bx;
            SR_SE_i_or_cond68_stb_from_utf874_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_or_cond68_stb_from_utf874_r_valid <= SE_i_or_cond68_stb_from_utf874_backStall & (SR_SE_i_or_cond68_stb_from_utf874_r_valid | SR_SE_i_or_cond68_stb_from_utf874_i_valid);

            if (SR_SE_i_or_cond68_stb_from_utf874_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_or_cond68_stb_from_utf874_r_data0 <= i_or_cond67_not_stb_from_utf870_q;
                SR_SE_i_or_cond68_stb_from_utf874_r_data1 <= i_cmp110_stb_from_utf872_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_or_cond68_stb_from_utf874_and0 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V3;
    assign SR_SE_i_or_cond68_stb_from_utf874_i_valid = SE_i_cmp97_stb_from_utf867_V0 & SR_SE_i_or_cond68_stb_from_utf874_and0;
    // Stall signal propagation
    assign SR_SE_i_or_cond68_stb_from_utf874_backStall = SR_SE_i_or_cond68_stb_from_utf874_r_valid | ~ (SR_SE_i_or_cond68_stb_from_utf874_i_valid);

    // Valid
    assign SR_SE_i_or_cond68_stb_from_utf874_V = SR_SE_i_or_cond68_stb_from_utf874_r_valid == 1'b1 ? SR_SE_i_or_cond68_stb_from_utf874_r_valid : SR_SE_i_or_cond68_stb_from_utf874_i_valid;

    // Data0
    assign SR_SE_i_or_cond68_stb_from_utf874_D0 = SR_SE_i_or_cond68_stb_from_utf874_r_valid == 1'b1 ? SR_SE_i_or_cond68_stb_from_utf874_r_data0 : i_or_cond67_not_stb_from_utf870_q;
    // Data1
    assign SR_SE_i_or_cond68_stb_from_utf874_D1 = SR_SE_i_or_cond68_stb_from_utf874_r_valid == 1'b1 ? SR_SE_i_or_cond68_stb_from_utf874_r_data1 : i_cmp110_stb_from_utf872_q;

    // redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo(STALLFIFO,962)
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V1;
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_in = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_backStall;
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b;
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_in_bitsignaltemp = redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_in[0];
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_in_bitsignaltemp = redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_in[0];
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_out[0] = redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_out_bitsignaltemp;
    assign redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_out[0] = redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(67),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo (
        .valid_in(redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b),
        .valid_out(redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_cmp97_stb_from_utf867(STALLENABLE,1460)
    // Valid signal propagation
    assign SE_i_cmp97_stb_from_utf867_V0 = SE_i_cmp97_stb_from_utf867_wireValid;
    // Backward Stall generation
    assign SE_i_cmp97_stb_from_utf867_backStall = SR_SE_i_or_cond68_stb_from_utf874_backStall | ~ (SE_i_cmp97_stb_from_utf867_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_cmp97_stb_from_utf867_and0 = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_V0;
    assign SE_i_cmp97_stb_from_utf867_wireValid = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V0 & SE_i_cmp97_stb_from_utf867_and0;

    // i_llvm_fpga_mem_lm2002_stb_from_utf863(BLACKBOX,214)@97
    // in in_i_stall@20000000
    // out out_lm2002_stb_from_utf8_avm_address@20000000
    // out out_lm2002_stb_from_utf8_avm_burstcount@20000000
    // out out_lm2002_stb_from_utf8_avm_byteenable@20000000
    // out out_lm2002_stb_from_utf8_avm_enable@20000000
    // out out_lm2002_stb_from_utf8_avm_read@20000000
    // out out_lm2002_stb_from_utf8_avm_write@20000000
    // out out_lm2002_stb_from_utf8_avm_writedata@20000000
    // out out_o_readdata@129
    // out out_o_stall@20000000
    // out out_o_valid@129
    stb_from_utf8_i_llvm_fpga_mem_lm2002_0 thei_llvm_fpga_mem_lm2002_stb_from_utf863 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D0),
        .in_i_dependence(SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D1),
        .in_i_predicate(SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_backStall),
        .in_i_valid(SE_i_reduction_stb_from_utf8_7_stb_from_utf852_V0),
        .in_lm2002_stb_from_utf8_avm_readdata(in_lm2002_stb_from_utf8_avm_readdata),
        .in_lm2002_stb_from_utf8_avm_readdatavalid(in_lm2002_stb_from_utf8_avm_readdatavalid),
        .in_lm2002_stb_from_utf8_avm_waitrequest(in_lm2002_stb_from_utf8_avm_waitrequest),
        .in_lm2002_stb_from_utf8_avm_writeack(in_lm2002_stb_from_utf8_avm_writeack),
        .out_lm2002_stb_from_utf8_avm_address(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_address),
        .out_lm2002_stb_from_utf8_avm_burstcount(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_burstcount),
        .out_lm2002_stb_from_utf8_avm_byteenable(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_byteenable),
        .out_lm2002_stb_from_utf8_avm_enable(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_enable),
        .out_lm2002_stb_from_utf8_avm_read(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_read),
        .out_lm2002_stb_from_utf8_avm_write(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_write),
        .out_lm2002_stb_from_utf8_avm_writedata(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863(STALLENABLE,1506)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg0 <= SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg1 <= SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg2 <= SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg3 <= SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed0 = (~ (SE_i_cmp97_stb_from_utf867_backStall) & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid) | SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed1 = (~ (redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid) | SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed2 = (~ (SE_i_unnamed_stb_from_utf865_backStall) & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid) | SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed3 = (~ (SR_SE_i_or_cond68_stb_from_utf874_backStall) & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid) | SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_StallValid = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_backStall & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg0 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_StallValid & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg1 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_StallValid & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg2 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_StallValid & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_toReg3 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_StallValid & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or0 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or1 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed1 & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or0;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or2 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed2 & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or1;
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_consumed3 & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_or2);
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_backStall = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V0 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V1 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V2 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V3 = SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_wireValid = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_valid;

    // SE_i_unnamed_stb_from_utf865(STALLENABLE,1722)
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf865_V0 = SE_i_unnamed_stb_from_utf865_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_stb_from_utf865_s_tv_0 = SE_i_or_cond4_stb_from_utf866_backStall & SE_i_unnamed_stb_from_utf865_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_stb_from_utf865_backEN = ~ (SE_i_unnamed_stb_from_utf865_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_stb_from_utf865_v_s_0 = SE_i_unnamed_stb_from_utf865_backEN & SE_out_i_llvm_fpga_mem_lm2002_stb_from_utf863_V2;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf865_backStall = ~ (SE_i_unnamed_stb_from_utf865_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf865_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_stb_from_utf865_backEN == 1'b0)
            begin
                SE_i_unnamed_stb_from_utf865_R_v_0 <= SE_i_unnamed_stb_from_utf865_R_v_0 & SE_i_unnamed_stb_from_utf865_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_stb_from_utf865_R_v_0 <= SE_i_unnamed_stb_from_utf865_v_s_0;
            end

        end
    end

    // c_i8_112345(CONSTANT,36)
    assign c_i8_112345_q = $unsigned(8'b01110000);

    // i_off_stb_from_utf864(ADD,258)@129
    assign i_off_stb_from_utf864_a = {1'b0, bubble_select_i_llvm_fpga_mem_lm2002_stb_from_utf863_b};
    assign i_off_stb_from_utf864_b = {1'b0, c_i8_112345_q};
    assign i_off_stb_from_utf864_o = $unsigned(i_off_stb_from_utf864_a) + $unsigned(i_off_stb_from_utf864_b);
    assign i_off_stb_from_utf864_q = i_off_stb_from_utf864_o[8:0];

    // bgTrunc_i_off_stb_from_utf864_sel_x(BITSELECT,560)@129
    assign bgTrunc_i_off_stb_from_utf864_sel_x_b = i_off_stb_from_utf864_q[7:0];

    // c_i8_47346(CONSTANT,42)
    assign c_i8_47346_q = $unsigned(8'b00101111);

    // i_unnamed_stb_from_utf865(COMPARE,418)@129 + 1
    assign i_unnamed_stb_from_utf865_a = {2'b00, c_i8_47346_q};
    assign i_unnamed_stb_from_utf865_b = {2'b00, bgTrunc_i_off_stb_from_utf864_sel_x_b};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_stb_from_utf865_o <= 10'b0;
        end
        else if (SE_i_unnamed_stb_from_utf865_backEN == 1'b1)
        begin
            i_unnamed_stb_from_utf865_o <= $unsigned(i_unnamed_stb_from_utf865_a) - $unsigned(i_unnamed_stb_from_utf865_b);
        end
    end
    assign i_unnamed_stb_from_utf865_c[0] = i_unnamed_stb_from_utf865_o[9];

    // i_cmp85_stb_from_utf848(LOGICAL,175)@130
    assign i_cmp85_stb_from_utf848_q = $unsigned(redist31_i_replace_phi_stb_from_utf812_q_34_0_q == c_i8_16340_recast_x_q ? 1'b1 : 1'b0);

    // i_or_cond4_stb_from_utf866(LOGICAL,264)@130
    assign i_or_cond4_stb_from_utf866_q = i_cmp85_stb_from_utf848_q & i_unnamed_stb_from_utf865_c;

    // i_not_or_cond4_stb_from_utf875(LOGICAL,255)@130
    assign i_not_or_cond4_stb_from_utf875_q = i_or_cond4_stb_from_utf866_q ^ VCC_q;

    // SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo(STALLENABLE,1938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg0 <= '0;
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg1 <= '0;
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg2 <= '0;
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg3 <= '0;
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg4 <= '0;
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg0 <= SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg1 <= SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg1;
            // Successor 2
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg2 <= SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg2;
            // Successor 3
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg3 <= SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg3;
            // Successor 4
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg4 <= SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg4;
            // Successor 5
            SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg5 <= SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_backStall) & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid) | SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg0;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed1 = (~ (SE_i_cmp120_not_stb_from_utf8107_backStall) & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid) | SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg1;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed2 = (~ (SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_backStall) & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid) | SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg2;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed3 = (~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall) & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid) | SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg3;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed4 = (~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall) & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid) | SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg4;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed5 = (~ (SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_backStall) & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid) | SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg5;
    // Consuming
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_backStall & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg0 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed0;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg1 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed1;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg2 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed2;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg3 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed3;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg4 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed4;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_toReg5 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_StallValid & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or0 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed0;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or1 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed1 & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or0;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or2 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed2 & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or1;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or3 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed3 & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or2;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or4 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed4 & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or3;
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireStall = ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_consumed5 & SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_or4);
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_backStall = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V0 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid & ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg0);
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V1 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid & ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg1);
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V2 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid & ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg2);
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V3 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid & ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg3);
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V4 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid & ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg4);
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V5 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid & ~ (SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_wireValid = redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_out;

    // SE_i_or_cond4_stb_from_utf866(STALLENABLE,1576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_cond4_stb_from_utf866_fromReg0 <= '0;
            SE_i_or_cond4_stb_from_utf866_fromReg1 <= '0;
            SE_i_or_cond4_stb_from_utf866_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_or_cond4_stb_from_utf866_fromReg0 <= SE_i_or_cond4_stb_from_utf866_toReg0;
            // Successor 1
            SE_i_or_cond4_stb_from_utf866_fromReg1 <= SE_i_or_cond4_stb_from_utf866_toReg1;
            // Successor 2
            SE_i_or_cond4_stb_from_utf866_fromReg2 <= SE_i_or_cond4_stb_from_utf866_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_or_cond4_stb_from_utf866_consumed0 = (~ (SE_i_reduction_stb_from_utf8_11_stb_from_utf878_backStall) & SE_i_or_cond4_stb_from_utf866_wireValid) | SE_i_or_cond4_stb_from_utf866_fromReg0;
    assign SE_i_or_cond4_stb_from_utf866_consumed1 = (~ (redist61_i_or_cond4_stb_from_utf866_q_65_fifo_stall_out) & SE_i_or_cond4_stb_from_utf866_wireValid) | SE_i_or_cond4_stb_from_utf866_fromReg1;
    assign SE_i_or_cond4_stb_from_utf866_consumed2 = (~ (redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_out) & SE_i_or_cond4_stb_from_utf866_wireValid) | SE_i_or_cond4_stb_from_utf866_fromReg2;
    // Consuming
    assign SE_i_or_cond4_stb_from_utf866_StallValid = SE_i_or_cond4_stb_from_utf866_backStall & SE_i_or_cond4_stb_from_utf866_wireValid;
    assign SE_i_or_cond4_stb_from_utf866_toReg0 = SE_i_or_cond4_stb_from_utf866_StallValid & SE_i_or_cond4_stb_from_utf866_consumed0;
    assign SE_i_or_cond4_stb_from_utf866_toReg1 = SE_i_or_cond4_stb_from_utf866_StallValid & SE_i_or_cond4_stb_from_utf866_consumed1;
    assign SE_i_or_cond4_stb_from_utf866_toReg2 = SE_i_or_cond4_stb_from_utf866_StallValid & SE_i_or_cond4_stb_from_utf866_consumed2;
    // Backward Stall generation
    assign SE_i_or_cond4_stb_from_utf866_or0 = SE_i_or_cond4_stb_from_utf866_consumed0;
    assign SE_i_or_cond4_stb_from_utf866_or1 = SE_i_or_cond4_stb_from_utf866_consumed1 & SE_i_or_cond4_stb_from_utf866_or0;
    assign SE_i_or_cond4_stb_from_utf866_wireStall = ~ (SE_i_or_cond4_stb_from_utf866_consumed2 & SE_i_or_cond4_stb_from_utf866_or1);
    assign SE_i_or_cond4_stb_from_utf866_backStall = SE_i_or_cond4_stb_from_utf866_wireStall;
    // Valid signal propagation
    assign SE_i_or_cond4_stb_from_utf866_V0 = SE_i_or_cond4_stb_from_utf866_wireValid & ~ (SE_i_or_cond4_stb_from_utf866_fromReg0);
    assign SE_i_or_cond4_stb_from_utf866_V1 = SE_i_or_cond4_stb_from_utf866_wireValid & ~ (SE_i_or_cond4_stb_from_utf866_fromReg1);
    assign SE_i_or_cond4_stb_from_utf866_V2 = SE_i_or_cond4_stb_from_utf866_wireValid & ~ (SE_i_or_cond4_stb_from_utf866_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_or_cond4_stb_from_utf866_and0 = SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V0;
    assign SE_i_or_cond4_stb_from_utf866_wireValid = SE_i_unnamed_stb_from_utf865_V0 & SE_i_or_cond4_stb_from_utf866_and0;

    // redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo(STALLFIFO,940)
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_in = SE_i_or_cond4_stb_from_utf866_V2;
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_in = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_backStall;
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_data_in = i_not_or_cond4_stb_from_utf875_q;
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_in_bitsignaltemp = redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_in[0];
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_in_bitsignaltemp = redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_in[0];
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_out[0] = redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_out_bitsignaltemp;
    assign redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_out[0] = redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist64_i_not_or_cond4_stb_from_utf875_q_65_fifo (
        .valid_in(redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_not_or_cond4_stb_from_utf875_q),
        .valid_out(redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo(BITJOIN,1250)
    assign bubble_join_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_q = redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_data_out;

    // bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo(BITSELECT,1251)
    assign bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b = $unsigned(bubble_join_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_q[0:0]);

    // c_i32_55296356_recast_x(CONSTANT,563)
    assign c_i32_55296356_recast_x_q = $unsigned(32'b00000000000000001101100000000000);

    // c_i8_2123(CONSTANT,40)
    assign c_i8_2123_q = $unsigned(8'b00000010);

    // bubble_join_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo(BITJOIN,1295)
    assign bubble_join_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_q = redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_data_out;

    // bubble_select_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo(BITSELECT,1296)
    assign bubble_select_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_b = $unsigned(bubble_join_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_q[7:0]);

    // bubble_join_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo(BITJOIN,1292)
    assign bubble_join_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_q = redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_data_out;

    // bubble_select_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo(BITSELECT,1293)
    assign bubble_select_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_b = $unsigned(bubble_join_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(BITJOIN,641)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2123_q, bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b, bubble_select_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_b, bubble_select_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x(CHOOSEBITS,640)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_a[24:24]};

    // i_cmp138_stb_from_utf8137(LOGICAL,161)@195
    assign i_cmp138_stb_from_utf8137_q = $unsigned(i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_NO_NAME_x_q == c_i32_55296356_recast_x_q ? 1'b1 : 1'b0);

    // i_not_cmp138_stb_from_utf8152(LOGICAL,251)@195
    assign i_not_cmp138_stb_from_utf8152_q = i_cmp138_stb_from_utf8137_q ^ VCC_q;

    // i_reduction_stb_from_utf8_131_stb_from_utf8306(LOGICAL,307)@195
    assign i_reduction_stb_from_utf8_131_stb_from_utf8306_q = i_not_cmp138_stb_from_utf8152_q & bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b;

    // i_reduction_stb_from_utf8_135_stb_from_utf8309(LOGICAL,310)@195 + 1
    assign i_reduction_stb_from_utf8_135_stb_from_utf8309_qi = SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_D0 & SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_135_stb_from_utf8309_delay ( .xin(i_reduction_stb_from_utf8_135_stb_from_utf8309_qi), .xout(i_reduction_stb_from_utf8_135_stb_from_utf8309_q), .ena(SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo(STALLFIFO,918)
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_in = SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_V0;
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_in = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_data_in = i_reduction_stb_from_utf8_135_stb_from_utf8309_q;
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_in_bitsignaltemp = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_in[0];
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_in_bitsignaltemp = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_in[0];
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_out[0] = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_out_bitsignaltemp;
    assign redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_out[0] = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo (
        .valid_in(redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_135_stb_from_utf8309_q),
        .valid_out(redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_135_stb_from_utf8309(STALLENABLE,1620)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_V0 = SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_s_tv_0 = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_stall_out & SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backEN = ~ (SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_v_s_0 = SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backEN & SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall = ~ (SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0 <= SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0 & SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_R_v_0 <= SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309(STALLREG,2568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid <= SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall & (SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid | SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data0 <= i_reduction_stb_from_utf8_131_stb_from_utf8306_q;
                SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data1 <= i_reduction_stb_from_utf8_89_stb_from_utf8261_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_and0 = SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_V0;
    assign SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_i_valid = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_V0 & SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall = SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_V = SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid : SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_D0 = SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data0 : i_reduction_stb_from_utf8_131_stb_from_utf8306_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_D1 = SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_r_data1 : i_reduction_stb_from_utf8_89_stb_from_utf8261_q;

    // SE_i_reduction_stb_from_utf8_89_stb_from_utf8261(STALLENABLE,1683)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg0 <= SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg1 <= SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall) & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid) | SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg0;
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed1 = (~ (SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_backStall) & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid) | SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_StallValid = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_backStall & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid;
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_toReg0 = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_StallValid & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed0;
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_toReg1 = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_StallValid & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_or0 = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed0;
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireStall = ~ (SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_consumed1 & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_or0);
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_backStall = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_V0 = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid & ~ (SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg0);
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_V1 = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid & ~ (SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_and0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V7;
    assign SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_wireValid = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V4 & SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_and0;

    // SE_i_reduction_stb_from_utf8_108_stb_from_utf8276(STALLENABLE,1598)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_V0 = SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_backStall = SE_i_reduction_stb_from_utf8_110_stb_from_utf8278_backStall | ~ (SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_and0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V1;
    assign SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_wireValid = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V1 & SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_and0;

    // SE_i_cmp120_not_stb_from_utf8107(STALLENABLE,1444)
    // Valid signal propagation
    assign SE_i_cmp120_not_stb_from_utf8107_V0 = SE_i_cmp120_not_stb_from_utf8107_wireValid;
    // Backward Stall generation
    assign SE_i_cmp120_not_stb_from_utf8107_backStall = SE_i_reduction_stb_from_utf8_118_stb_from_utf8285_backStall | ~ (SE_i_cmp120_not_stb_from_utf8107_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_cmp120_not_stb_from_utf8107_and0 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V0;
    assign SE_i_cmp120_not_stb_from_utf8107_and1 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V1 & SE_i_cmp120_not_stb_from_utf8107_and0;
    assign SE_i_cmp120_not_stb_from_utf8107_wireValid = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_V1 & SE_i_cmp120_not_stb_from_utf8107_and1;

    // SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo(STALLENABLE,2011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg0 <= '0;
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg1 <= '0;
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg2 <= '0;
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg3 <= '0;
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg0 <= SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg1 <= SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg1;
            // Successor 2
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg2 <= SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg2;
            // Successor 3
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg3 <= SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg3;
            // Successor 4
            SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg4 <= SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed0 = (~ (SE_i_cmp120_not_stb_from_utf8107_backStall) & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid) | SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg0;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_108_stb_from_utf8276_backStall) & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid) | SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg1;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed2 = (~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall) & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid) | SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg2;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed3 = (~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall) & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid) | SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg3;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed4 = (~ (SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_backStall) & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid) | SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg4;
    // Consuming
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_backStall & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg0 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed0;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg1 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed1;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg2 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed2;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg3 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed3;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_toReg4 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_StallValid & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or0 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed0;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or1 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed1 & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or0;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or2 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed2 & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or1;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or3 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed3 & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or2;
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireStall = ~ (SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_consumed4 & SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_or3);
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_backStall = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V0 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid & ~ (SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg0);
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V1 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid & ~ (SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg1);
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V2 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid & ~ (SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg2);
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V3 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid & ~ (SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg3);
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V4 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid & ~ (SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_wireValid = redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_out;

    // redist105_i_cmp55_stb_from_utf899_q_33_fifo(STALLFIFO,983)
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_in = SE_i_cmp55_stb_from_utf899_V2;
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_in = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_backStall;
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_data_in = i_cmp55_stb_from_utf899_q;
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_in_bitsignaltemp = redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_in[0];
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_in_bitsignaltemp = redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_in[0];
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_out[0] = redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_out_bitsignaltemp;
    assign redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_out[0] = redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist105_i_cmp55_stb_from_utf899_q_33_fifo (
        .valid_in(redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp55_stb_from_utf899_q),
        .valid_out(redist105_i_cmp55_stb_from_utf899_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist105_i_cmp55_stb_from_utf899_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist105_i_cmp55_stb_from_utf899_q_33_fifo(BITJOIN,1340)
    assign bubble_join_redist105_i_cmp55_stb_from_utf899_q_33_fifo_q = redist105_i_cmp55_stb_from_utf899_q_33_fifo_data_out;

    // bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo(BITSELECT,1341)
    assign bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b = $unsigned(bubble_join_redist105_i_cmp55_stb_from_utf899_q_33_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_89_stb_from_utf8261(LOGICAL,373)@195
    assign i_reduction_stb_from_utf8_89_stb_from_utf8261_q = bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b & i_cmp17_stb_from_utf8120_q;

    // bubble_join_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo(BITJOIN,1178)
    assign bubble_join_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_q = redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_data_out;

    // bubble_select_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo(BITSELECT,1179)
    assign bubble_select_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_b = $unsigned(bubble_join_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_90_stb_from_utf8262(LOGICAL,375)@195
    assign i_reduction_stb_from_utf8_90_stb_from_utf8262_q = bubble_select_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_b & i_reduction_stb_from_utf8_89_stb_from_utf8261_q;

    // i_reduction_stb_from_utf8_85_stb_from_utf8258(LOGICAL,370)@195
    assign i_reduction_stb_from_utf8_85_stb_from_utf8258_q = bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b & bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b;

    // i_cmp144_not_stb_from_utf8145(LOGICAL,163)@195
    assign i_cmp144_not_stb_from_utf8145_q = redist111_i_cmp144_stb_from_utf8143_c_2_0_q ^ VCC_q;

    // i_reduction_stb_from_utf8_84_stb_from_utf8257(LOGICAL,369)@195
    assign i_reduction_stb_from_utf8_84_stb_from_utf8257_q = i_cmp144_not_stb_from_utf8145_q & i_not_cmp138_stb_from_utf8152_q;

    // i_reduction_stb_from_utf8_87_stb_from_utf8260(LOGICAL,372)@195
    assign i_reduction_stb_from_utf8_87_stb_from_utf8260_q = i_reduction_stb_from_utf8_84_stb_from_utf8257_q & i_reduction_stb_from_utf8_85_stb_from_utf8258_q;

    // i_reduction_stb_from_utf8_93_stb_from_utf8265(LOGICAL,378)@195
    assign i_reduction_stb_from_utf8_93_stb_from_utf8265_q = i_reduction_stb_from_utf8_87_stb_from_utf8260_q & i_reduction_stb_from_utf8_90_stb_from_utf8262_q;

    // i_reduction_stb_from_utf8_91_stb_from_utf8263(LOGICAL,376)@195
    assign i_reduction_stb_from_utf8_91_stb_from_utf8263_q = redist55_i_or_cond68_stb_from_utf874_q_66_0_q & i_cmp141_stb_from_utf8139_c;

    // i_reduction_stb_from_utf8_92_stb_from_utf8264(LOGICAL,377)@195
    assign i_reduction_stb_from_utf8_92_stb_from_utf8264_q = i_reduction_stb_from_utf8_86_stb_from_utf8259_q & i_reduction_stb_from_utf8_91_stb_from_utf8263_q;

    // SE_i_reduction_stb_from_utf8_91_stb_from_utf8263(STALLENABLE,1686)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_V0 = SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_backStall = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall | ~ (SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_and0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V3;
    assign SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_and1 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V6 & SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_and0;
    assign SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_wireValid = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V1 & SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_and1;

    // SE_i_reduction_stb_from_utf8_94_stb_from_utf8266(STALLENABLE,1689)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_V0 = SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_s_tv_0 = SE_i_unnamed_stb_from_utf8237_backStall & SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backEN = ~ (SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_v_s_0 = SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backEN & SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall = ~ (SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0 <= SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0 & SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_R_v_0 <= SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266(STALLREG,2573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid <= SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall & (SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid | SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data0 <= i_reduction_stb_from_utf8_92_stb_from_utf8264_q;
                SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data1 <= i_reduction_stb_from_utf8_93_stb_from_utf8265_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_and0 = SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_V0;
    assign SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_i_valid = SE_i_cmp144_not_stb_from_utf8145_V0 & SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_V = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid : SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_D0 = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data0 : i_reduction_stb_from_utf8_92_stb_from_utf8264_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_D1 = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_r_data1 : i_reduction_stb_from_utf8_93_stb_from_utf8265_q;

    // i_reduction_stb_from_utf8_101_stb_from_utf8269(LOGICAL,282)@195
    assign i_reduction_stb_from_utf8_101_stb_from_utf8269_q = redist55_i_or_cond68_stb_from_utf874_q_66_0_q & i_cmp138_stb_from_utf8137_q;

    // i_reduction_stb_from_utf8_97_stb_from_utf8268(LOGICAL,380)@195
    assign i_reduction_stb_from_utf8_97_stb_from_utf8268_q = i_reduction_stb_from_utf8_85_stb_from_utf8258_q & i_reduction_stb_from_utf8_86_stb_from_utf8259_q;

    // i_reduction_stb_from_utf8_102_stb_from_utf8270(LOGICAL,283)@195
    assign i_reduction_stb_from_utf8_102_stb_from_utf8270_q = i_reduction_stb_from_utf8_97_stb_from_utf8268_q & i_reduction_stb_from_utf8_101_stb_from_utf8269_q;

    // i_reduction_stb_from_utf8_103_stb_from_utf8271(LOGICAL,284)@195 + 1
    assign i_reduction_stb_from_utf8_103_stb_from_utf8271_qi = SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_D0 & SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_103_stb_from_utf8271_delay ( .xin(i_reduction_stb_from_utf8_103_stb_from_utf8271_qi), .xout(i_reduction_stb_from_utf8_103_stb_from_utf8271_q), .ena(SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo(STALLFIFO,926)
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_in = SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_V0;
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_in = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_data_in = i_reduction_stb_from_utf8_103_stb_from_utf8271_q;
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_in_bitsignaltemp = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_in[0];
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_in_bitsignaltemp = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_in[0];
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_out[0] = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_out_bitsignaltemp;
    assign redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_out[0] = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo (
        .valid_in(redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_103_stb_from_utf8271_q),
        .valid_out(redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_103_stb_from_utf8271(STALLENABLE,1594)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_V0 = SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_s_tv_0 = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_stall_out & SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backEN = ~ (SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_v_s_0 = SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backEN & SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall = ~ (SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0 <= SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0 & SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_R_v_0 <= SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271(STALLREG,2574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid <= SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall & (SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid | SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data0 <= i_reduction_stb_from_utf8_90_stb_from_utf8262_q;
                SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data1 <= i_reduction_stb_from_utf8_102_stb_from_utf8270_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_and0 = SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_V0;
    assign SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_i_valid = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_V0 & SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall = SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_V = SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid : SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_D0 = SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data0 : i_reduction_stb_from_utf8_90_stb_from_utf8262_q;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_D1 = SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_r_data1 : i_reduction_stb_from_utf8_102_stb_from_utf8270_q;

    // SE_i_reduction_stb_from_utf8_90_stb_from_utf8262(STALLENABLE,1685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg0 <= SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg1 <= SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall) & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid) | SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg0;
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed1 = (~ (SE_i_cmp144_not_stb_from_utf8145_backStall) & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid) | SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_StallValid = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_backStall & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid;
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_toReg0 = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_StallValid & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed0;
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_toReg1 = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_StallValid & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_or0 = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed0;
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireStall = ~ (SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_consumed1 & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_or0);
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_backStall = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_V0 = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid & ~ (SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg0);
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_V1 = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid & ~ (SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_and0 = SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_V1;
    assign SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_wireValid = SE_out_redist36_i_reduction_stb_from_utf8_8_stb_from_utf854_q_98_fifo_V1 & SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_and0;

    // SE_i_reduction_stb_from_utf8_85_stb_from_utf8258(STALLENABLE,1680)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg0 <= SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg1 <= SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed0 = (~ (SE_i_cmp144_not_stb_from_utf8145_backStall) & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid) | SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg0;
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed1 = (~ (SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_backStall) & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid) | SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_StallValid = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_backStall & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid;
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_toReg0 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_StallValid & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed0;
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_toReg1 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_StallValid & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_or0 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed0;
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireStall = ~ (SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_consumed1 & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_or0);
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_backStall = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_V0 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid & ~ (SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg0);
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_V1 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid & ~ (SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_and0 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V2;
    assign SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_wireValid = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V5 & SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_and0;

    // SE_redist111_i_cmp144_stb_from_utf8143_c_2_0(STALLENABLE,2022)
    // Valid signal propagation
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_V0 = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0;
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_V1 = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1;
    // Stall signal propagation
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_0 = SE_i_acl_243_stb_from_utf8213_backStall & SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0;
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_1 = SE_i_cmp144_not_stb_from_utf8145_backStall & SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1;
    // Backward Enable generation
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_or0 = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_0;
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backEN = ~ (SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_1 | SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_v_s_0 = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backEN & SE_i_cmp144_stb_from_utf8143_V1;
    // Backward Stall generation
    assign SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backStall = ~ (SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0 <= 1'b0;
            SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backEN == 1'b0)
            begin
                SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0 <= SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0 & SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_0;
            end
            else
            begin
                SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_0 <= SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_v_s_0;
            end

            if (SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_backEN == 1'b0)
            begin
                SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1 <= SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1 & SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_s_tv_1;
            end
            else
            begin
                SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_R_v_1 <= SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_v_s_0;
            end

        end
    end

    // SE_i_cmp144_not_stb_from_utf8145(STALLENABLE,1447)
    // Valid signal propagation
    assign SE_i_cmp144_not_stb_from_utf8145_V0 = SE_i_cmp144_not_stb_from_utf8145_wireValid;
    // Backward Stall generation
    assign SE_i_cmp144_not_stb_from_utf8145_backStall = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backStall | ~ (SE_i_cmp144_not_stb_from_utf8145_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_cmp144_not_stb_from_utf8145_and0 = SE_redist111_i_cmp144_stb_from_utf8143_c_2_0_V1;
    assign SE_i_cmp144_not_stb_from_utf8145_and1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V4 & SE_i_cmp144_not_stb_from_utf8145_and0;
    assign SE_i_cmp144_not_stb_from_utf8145_and2 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_V0 & SE_i_cmp144_not_stb_from_utf8145_and1;
    assign SE_i_cmp144_not_stb_from_utf8145_wireValid = SE_i_reduction_stb_from_utf8_90_stb_from_utf8262_V1 & SE_i_cmp144_not_stb_from_utf8145_and2;

    // SE_i_reduction_stb_from_utf8_48_stb_from_utf8158(STALLENABLE,1645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg0 <= SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg1 <= SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed0 = (~ (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall) & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid) | SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg0;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed1 = (~ (SE_i_reduction_stb_from_utf8_54_stb_from_utf8176_backStall) & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid) | SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_StallValid = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_toReg0 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_StallValid & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed0;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_toReg1 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_StallValid & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_or0 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed0;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireStall = ~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_consumed1 & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_or0);
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_V0 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid & ~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg0);
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_V1 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid & ~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and0 = SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_V0;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and1 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V3 & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and0;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and2 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V2 & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and1;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V2 & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and2;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and4 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V5 & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and3;
    assign SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_wireValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_and4;

    // SE_i_reduction_stb_from_utf8_131_stb_from_utf8306(STALLENABLE,1617)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_V0 = SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_backStall = SR_SE_i_reduction_stb_from_utf8_135_stb_from_utf8309_backStall | ~ (SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_and0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V1;
    assign SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_wireValid = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V2 & SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_and0;

    // SE_i_reduction_stb_from_utf8_97_stb_from_utf8268(STALLENABLE,1690)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_V0 = SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_backStall = SR_SE_i_reduction_stb_from_utf8_103_stb_from_utf8271_backStall | ~ (SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and0 = SE_i_reduction_stb_from_utf8_85_stb_from_utf8258_V1;
    assign SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and1 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_V2 & SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and0;
    assign SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and1;
    assign SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_wireValid = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V0 & SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_and2;

    // SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo(STALLENABLE,1975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg0 <= '0;
            SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg0 <= SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_toReg0;
            // Successor 1
            SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg1 <= SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid) | SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg0;
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid) | SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_StallValid = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_backStall & SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid;
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_toReg0 = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_StallValid & SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed0;
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_toReg1 = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_StallValid & SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_or0 = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed0;
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireStall = ~ (SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_consumed1 & SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_or0);
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_backStall = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_V0 = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid & ~ (SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg0);
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_V1 = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid & ~ (SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_wireValid = redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_valid_out;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg2;
            // Successor 3
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg3;
            // Successor 4
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg4;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_reduction_stb_from_utf8_97_stb_from_utf8268_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_reduction_stb_from_utf8_131_stb_from_utf8306_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3 = (~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4 = (~ (SE_i_cmp144_not_stb_from_utf8145_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or3);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1;

    // SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo(STALLENABLE,1973)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg0 <= '0;
            SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg1 <= '0;
            SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg0 <= SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg0;
            // Successor 1
            SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg1 <= SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg1;
            // Successor 2
            SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg2 <= SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid) | SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg0;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid) | SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg1;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid) | SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg2;
    // Consuming
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_StallValid = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_backStall & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg0 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_StallValid & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed0;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg1 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_StallValid & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed1;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_toReg2 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_StallValid & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_or0 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed0;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_or1 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed1 & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_or0;
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireStall = ~ (SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_consumed2 & SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_or1);
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_backStall = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V0 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg0);
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V1 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg1);
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V2 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid & ~ (SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_wireValid = redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_out;

    // redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo(STALLFIFO,961)
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_in = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V1;
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_in = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_backStall;
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_data_in = bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b;
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_in_bitsignaltemp = redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_in[0];
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_in_bitsignaltemp = redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_in[0];
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_out[0] = redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_out_bitsignaltemp;
    assign redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_out[0] = redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo (
        .valid_in(redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b),
        .valid_out(redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890(STALLENABLE,1516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg0 <= SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg1 <= SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg2 <= SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed0 = (~ (SE_i_or_cond_not_stb_from_utf897_backStall) & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid) | SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg0;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed1 = (~ (redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_stall_out) & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid) | SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg1;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed2 = (~ (SE_i_cmp55_stb_from_utf899_backStall) & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid) | SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_StallValid = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_backStall & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg0 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_StallValid & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg1 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_StallValid & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed1;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_toReg2 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_StallValid & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_or0 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_or1 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed1 & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_or0;
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireStall = ~ (SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_consumed2 & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_or1);
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_backStall = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V0 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg0);
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V1 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg1);
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V2 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_wireValid = i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_valid;

    // i_llvm_fpga_mem_ml3_stb_from_utf890(BLACKBOX,219)@130
    // in in_i_stall@20000000
    // out out_ml3_stb_from_utf8_avm_address@20000000
    // out out_ml3_stb_from_utf8_avm_burstcount@20000000
    // out out_ml3_stb_from_utf8_avm_byteenable@20000000
    // out out_ml3_stb_from_utf8_avm_enable@20000000
    // out out_ml3_stb_from_utf8_avm_read@20000000
    // out out_ml3_stb_from_utf8_avm_write@20000000
    // out out_ml3_stb_from_utf8_avm_writedata@20000000
    // out out_o_readdata@162
    // out out_o_stall@20000000
    // out out_o_valid@162
    stb_from_utf8_i_llvm_fpga_mem_ml3_0 thei_llvm_fpga_mem_ml3_stb_from_utf890 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_i_acl_189_stb_from_utf839_D0),
        .in_i_dependence(SR_SE_i_acl_189_stb_from_utf839_D1),
        .in_i_predicate(SR_SE_i_acl_189_stb_from_utf839_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_backStall),
        .in_i_valid(SE_i_acl_189_stb_from_utf839_V0),
        .in_ml3_stb_from_utf8_avm_readdata(in_ml3_stb_from_utf8_avm_readdata),
        .in_ml3_stb_from_utf8_avm_readdatavalid(in_ml3_stb_from_utf8_avm_readdatavalid),
        .in_ml3_stb_from_utf8_avm_waitrequest(in_ml3_stb_from_utf8_avm_waitrequest),
        .in_ml3_stb_from_utf8_avm_writeack(in_ml3_stb_from_utf8_avm_writeack),
        .out_ml3_stb_from_utf8_avm_address(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_address),
        .out_ml3_stb_from_utf8_avm_burstcount(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_burstcount),
        .out_ml3_stb_from_utf8_avm_byteenable(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_byteenable),
        .out_ml3_stb_from_utf8_avm_enable(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_enable),
        .out_ml3_stb_from_utf8_avm_read(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_read),
        .out_ml3_stb_from_utf8_avm_write(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_write),
        .out_ml3_stb_from_utf8_avm_writedata(i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_ml3_stb_from_utf890(BITJOIN,1051)
    assign bubble_join_i_llvm_fpga_mem_ml3_stb_from_utf890_q = i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890(BITSELECT,1052)
    assign bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b = $unsigned(bubble_join_i_llvm_fpga_mem_ml3_stb_from_utf890_q[7:0]);

    // i_unnamed_stb_from_utf898(LOGICAL,429)@162
    assign i_unnamed_stb_from_utf898_q = bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b & c_i8_64338_q;

    // i_unnamed_stb_from_utf898_vt_select_7(BITSELECT,432)@162
    assign i_unnamed_stb_from_utf898_vt_select_7_b = i_unnamed_stb_from_utf898_q[7:6];

    // i_unnamed_stb_from_utf898_vt_join(BITJOIN,431)@162
    assign i_unnamed_stb_from_utf898_vt_join_q = {i_unnamed_stb_from_utf898_vt_select_7_b, i_unnamed_stb_from_utf8119_vt_const_5_q};

    // i_cmp55_stb_from_utf899(LOGICAL,170)@162 + 1
    assign i_cmp55_stb_from_utf899_qi = $unsigned(i_unnamed_stb_from_utf898_vt_join_q == c_i8_128348_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp55_stb_from_utf899_delay ( .xin(i_cmp55_stb_from_utf899_qi), .xout(i_cmp55_stb_from_utf899_q), .ena(SE_i_cmp55_stb_from_utf899_backEN[0]), .clk(clock), .aclr(resetn) );

    // c_i8_19344_recast_x(CONSTANT,568)
    assign c_i8_19344_recast_x_q = $unsigned(8'b11101101);

    // i_cmp42_stb_from_utf846(LOGICAL,168)@162
    assign i_cmp42_stb_from_utf846_q = $unsigned(bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b != c_i8_19344_recast_x_q ? 1'b1 : 1'b0);

    // c_i8_96351(CONSTANT,46)
    assign c_i8_96351_q = $unsigned(8'b10100000);

    // i_cmp46_stb_from_utf896(COMPARE,169)@162
    assign i_cmp46_stb_from_utf896_a = {2'b00, bubble_select_i_llvm_fpga_mem_ml3_stb_from_utf890_b};
    assign i_cmp46_stb_from_utf896_b = {2'b00, c_i8_96351_q};
    assign i_cmp46_stb_from_utf896_o = $unsigned(i_cmp46_stb_from_utf896_a) - $unsigned(i_cmp46_stb_from_utf896_b);
    assign i_cmp46_stb_from_utf896_c[0] = i_cmp46_stb_from_utf896_o[9];

    // i_or_cond_not_stb_from_utf897(LOGICAL,271)@162 + 1
    assign i_or_cond_not_stb_from_utf897_qi = i_cmp46_stb_from_utf896_c | i_cmp42_stb_from_utf846_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_or_cond_not_stb_from_utf897_delay ( .xin(i_or_cond_not_stb_from_utf897_qi), .xout(i_or_cond_not_stb_from_utf897_q), .ena(SE_i_or_cond_not_stb_from_utf897_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_or_cond66_stb_from_utf8101(LOGICAL,267)@163
    assign i_or_cond66_stb_from_utf8101_q = i_or_cond_not_stb_from_utf897_q & i_cmp55_stb_from_utf899_q;

    // redist56_i_or_cond66_stb_from_utf8101_q_32_fifo(STALLFIFO,932)
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_in = SE_i_or_cond66_stb_from_utf8101_V1;
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_in = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_backStall;
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_data_in = i_or_cond66_stb_from_utf8101_q;
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_in_bitsignaltemp = redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_in[0];
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_in_bitsignaltemp = redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_in[0];
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_out[0] = redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_out_bitsignaltemp;
    assign redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_out[0] = redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist56_i_or_cond66_stb_from_utf8101_q_32_fifo (
        .valid_in(redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_cond66_stb_from_utf8101_q),
        .valid_out(redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo(BITJOIN,1229)
    assign bubble_join_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_q = redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_data_out;

    // bubble_select_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo(BITSELECT,1230)
    assign bubble_select_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_b = $unsigned(bubble_join_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_q[0:0]);

    // SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo(STALLENABLE,1923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg0 <= '0;
            SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg0 <= SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg1 <= SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_backStall) & SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid) | SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg0;
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed1 = (~ (SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backStall) & SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid) | SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_StallValid = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_backStall & SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid;
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_toReg0 = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_StallValid & SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed0;
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_toReg1 = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_StallValid & SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_or0 = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed0;
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireStall = ~ (SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_consumed1 & SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_or0);
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_backStall = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_V0 = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid & ~ (SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg0);
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_V1 = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid & ~ (SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_wireValid = redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_valid_out;

    // SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0(STALLREG,2565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid <= 1'b0;
            SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid <= SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backStall & (SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid | SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_i_valid);

            if (SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_data0 <= $unsigned(bubble_select_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_i_valid = SE_out_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backStall = SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid | ~ (SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_i_valid);

    // Valid
    assign SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V = SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid == 1'b1 ? SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid : SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_i_valid;

    assign SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_D0 = SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_valid == 1'b1 ? SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_r_data0 : bubble_select_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_b;

    // redist57_i_or_cond66_stb_from_utf8101_q_33_0(REG,933)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_i_or_cond66_stb_from_utf8101_q_33_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN == 1'b1)
        begin
            redist57_i_or_cond66_stb_from_utf8101_q_33_0_q <= $unsigned(SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_D0);
        end
    end

    // SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0(STALLENABLE,1924)
    // Valid signal propagation
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V0 = SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0;
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V1 = SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1;
    // Stall signal propagation
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_0 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0;
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_1 = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_out & SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1;
    // Backward Enable generation
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_or0 = SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_0;
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN = ~ (SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_1 | SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_v_s_0 = SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN & SR_SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V;
    // Backward Stall generation
    assign SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backStall = ~ (SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0 <= 1'b0;
            SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN == 1'b0)
            begin
                SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0 <= SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0 & SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_0;
            end
            else
            begin
                SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_0 <= SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_v_s_0;
            end

            if (SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_backEN == 1'b0)
            begin
                SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1 <= SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1 & SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_s_tv_1;
            end
            else
            begin
                SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_R_v_1 <= SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_v_s_0;
            end

        end
    end

    // redist58_i_or_cond66_stb_from_utf8101_q_126_fifo(STALLFIFO,934)
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_in = SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V1;
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_in = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall;
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_data_in = redist57_i_or_cond66_stb_from_utf8101_q_33_0_q;
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_in_bitsignaltemp = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_in[0];
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_in_bitsignaltemp = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_in[0];
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_out[0] = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_out_bitsignaltemp;
    assign redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_out[0] = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist58_i_or_cond66_stb_from_utf8101_q_126_fifo (
        .valid_in(redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_in_bitsignaltemp),
        .stall_in(redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_in_bitsignaltemp),
        .data_in(redist57_i_or_cond66_stb_from_utf8101_q_33_0_q),
        .valid_out(redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_out_bitsignaltemp),
        .stall_out(redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_stall_out_bitsignaltemp),
        .data_out(redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo(BITJOIN,1232)
    assign bubble_join_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_q = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_data_out;

    // bubble_select_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo(BITSELECT,1233)
    assign bubble_select_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_b = $unsigned(bubble_join_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_q[0:0]);

    // i_acl_147_stb_from_utf8304(LOGICAL,65)@289
    assign i_acl_147_stb_from_utf8304_q = bubble_select_redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_b & i_acl_144_stb_from_utf8302_q;

    // bubble_join_redist53_i_or_cond_stb_from_utf894_q_127_fifo(BITJOIN,1223)
    assign bubble_join_redist53_i_or_cond_stb_from_utf894_q_127_fifo_q = redist53_i_or_cond_stb_from_utf894_q_127_fifo_data_out;

    // bubble_select_redist53_i_or_cond_stb_from_utf894_q_127_fifo(BITSELECT,1224)
    assign bubble_select_redist53_i_or_cond_stb_from_utf894_q_127_fifo_b = $unsigned(bubble_join_redist53_i_or_cond_stb_from_utf894_q_127_fifo_q[0:0]);

    // i_acl_148_stb_from_utf8305(LOGICAL,66)@289
    assign i_acl_148_stb_from_utf8305_q = bubble_select_redist53_i_or_cond_stb_from_utf894_q_127_fifo_b & i_acl_147_stb_from_utf8304_q;

    // bubble_join_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo(BITJOIN,1247)
    assign bubble_join_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_q = redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_data_out;

    // bubble_select_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo(BITSELECT,1248)
    assign bubble_select_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_b = $unsigned(bubble_join_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_134_stb_from_utf8308(LOGICAL,309)@289
    assign i_reduction_stb_from_utf8_134_stb_from_utf8308_q = i_tobool_stb_from_utf8233_q & bubble_select_redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_b;

    // bubble_join_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo(BITJOIN,1196)
    assign bubble_join_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_q = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_data_out;

    // bubble_select_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo(BITSELECT,1197)
    assign bubble_select_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_b = $unsigned(bubble_join_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_136_stb_from_utf8310(LOGICAL,311)@289
    assign i_reduction_stb_from_utf8_136_stb_from_utf8310_q = bubble_select_redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_b & i_reduction_stb_from_utf8_134_stb_from_utf8308_q;

    // bubble_join_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo(BITJOIN,1193)
    assign bubble_join_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_q = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_data_out;

    // bubble_select_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo(BITSELECT,1194)
    assign bubble_select_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_b = $unsigned(bubble_join_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_137_stb_from_utf8311(LOGICAL,312)@289
    assign i_reduction_stb_from_utf8_137_stb_from_utf8311_q = bubble_select_redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_b & i_reduction_stb_from_utf8_136_stb_from_utf8310_q;

    // bubble_join_redist109_i_cmp29_stb_from_utf831_q_192_fifo(BITJOIN,1352)
    assign bubble_join_redist109_i_cmp29_stb_from_utf831_q_192_fifo_q = redist109_i_cmp29_stb_from_utf831_q_192_fifo_data_out;

    // bubble_select_redist109_i_cmp29_stb_from_utf831_q_192_fifo(BITSELECT,1353)
    assign bubble_select_redist109_i_cmp29_stb_from_utf831_q_192_fifo_b = $unsigned(bubble_join_redist109_i_cmp29_stb_from_utf831_q_192_fifo_q[0:0]);

    // i_acl_157_stb_from_utf8312(MUX,67)@289
    assign i_acl_157_stb_from_utf8312_s = bubble_select_redist109_i_cmp29_stb_from_utf831_q_192_fifo_b;
    always @(i_acl_157_stb_from_utf8312_s or i_reduction_stb_from_utf8_137_stb_from_utf8311_q or i_acl_148_stb_from_utf8305_q)
    begin
        unique case (i_acl_157_stb_from_utf8312_s)
            1'b0 : i_acl_157_stb_from_utf8312_q = i_reduction_stb_from_utf8_137_stb_from_utf8311_q;
            1'b1 : i_acl_157_stb_from_utf8312_q = i_acl_148_stb_from_utf8305_q;
            default : i_acl_157_stb_from_utf8312_q = 1'b0;
        endcase
    end

    // bubble_join_redist103_i_cmp6_stb_from_utf825_q_192_fifo(BITJOIN,1337)
    assign bubble_join_redist103_i_cmp6_stb_from_utf825_q_192_fifo_q = redist103_i_cmp6_stb_from_utf825_q_192_fifo_data_out;

    // bubble_select_redist103_i_cmp6_stb_from_utf825_q_192_fifo(BITSELECT,1338)
    assign bubble_select_redist103_i_cmp6_stb_from_utf825_q_192_fifo_b = $unsigned(bubble_join_redist103_i_cmp6_stb_from_utf825_q_192_fifo_q[0:0]);

    // SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo(STALLENABLE,2008)
    // Valid signal propagation
    assign SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_V0 = SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_backStall = SR_SE_i_acl_158_stb_from_utf8313_backStall | ~ (SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_wireValid = redist103_i_cmp6_stb_from_utf825_q_192_fifo_valid_out;

    // SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo(STALLENABLE,2019)
    // Valid signal propagation
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_V0 = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall = SR_SE_i_acl_158_stb_from_utf8313_backStall | ~ (SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and0 = redist109_i_cmp29_stb_from_utf831_q_192_fifo_valid_out;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and1 = redist63_i_not_or_cond59_stb_from_utf876_q_159_fifo_valid_out & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and0;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and2 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V1 & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and1;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and3 = redist58_i_or_cond66_stb_from_utf8101_q_126_fifo_valid_out & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and2;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and4 = redist53_i_or_cond_stb_from_utf894_q_127_fifo_valid_out & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and3;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and5 = redist43_i_reduction_stb_from_utf8_133_stb_from_utf8307_q_94_fifo_valid_out & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and4;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and6 = redist42_i_reduction_stb_from_utf8_135_stb_from_utf8309_q_94_fifo_valid_out & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and5;
    assign SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_wireValid = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_V1 & SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_and6;

    // SE_i_acl_158_stb_from_utf8313(STALLENABLE,1375)
    // Valid signal propagation
    assign SE_i_acl_158_stb_from_utf8313_V0 = SE_i_acl_158_stb_from_utf8313_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_158_stb_from_utf8313_s_tv_0 = SE_i_acl_159_stb_from_utf8314_backStall & SE_i_acl_158_stb_from_utf8313_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_158_stb_from_utf8313_backEN = ~ (SE_i_acl_158_stb_from_utf8313_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_158_stb_from_utf8313_v_s_0 = SE_i_acl_158_stb_from_utf8313_backEN & SR_SE_i_acl_158_stb_from_utf8313_V;
    // Backward Stall generation
    assign SE_i_acl_158_stb_from_utf8313_backStall = ~ (SE_i_acl_158_stb_from_utf8313_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_158_stb_from_utf8313_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_158_stb_from_utf8313_backEN == 1'b0)
            begin
                SE_i_acl_158_stb_from_utf8313_R_v_0 <= SE_i_acl_158_stb_from_utf8313_R_v_0 & SE_i_acl_158_stb_from_utf8313_s_tv_0;
            end
            else
            begin
                SE_i_acl_158_stb_from_utf8313_R_v_0 <= SE_i_acl_158_stb_from_utf8313_v_s_0;
            end

        end
    end

    // SR_SE_i_acl_158_stb_from_utf8313(STALLREG,2569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_158_stb_from_utf8313_r_valid <= 1'b0;
            SR_SE_i_acl_158_stb_from_utf8313_r_data0 <= 1'bx;
            SR_SE_i_acl_158_stb_from_utf8313_r_data1 <= 1'bx;
            SR_SE_i_acl_158_stb_from_utf8313_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_158_stb_from_utf8313_r_valid <= SE_i_acl_158_stb_from_utf8313_backStall & (SR_SE_i_acl_158_stb_from_utf8313_r_valid | SR_SE_i_acl_158_stb_from_utf8313_i_valid);

            if (SR_SE_i_acl_158_stb_from_utf8313_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_158_stb_from_utf8313_r_data0 <= $unsigned(bubble_select_redist103_i_cmp6_stb_from_utf825_q_192_fifo_b);
                SR_SE_i_acl_158_stb_from_utf8313_r_data1 <= i_acl_157_stb_from_utf8312_q;
                SR_SE_i_acl_158_stb_from_utf8313_r_data2 <= i_acl_145_stb_from_utf8303_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_158_stb_from_utf8313_and0 = SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_V0;
    assign SR_SE_i_acl_158_stb_from_utf8313_and1 = SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_V0 & SR_SE_i_acl_158_stb_from_utf8313_and0;
    assign SR_SE_i_acl_158_stb_from_utf8313_i_valid = SE_out_redist103_i_cmp6_stb_from_utf825_q_192_fifo_V0 & SR_SE_i_acl_158_stb_from_utf8313_and1;
    // Stall signal propagation
    assign SR_SE_i_acl_158_stb_from_utf8313_backStall = SR_SE_i_acl_158_stb_from_utf8313_r_valid | ~ (SR_SE_i_acl_158_stb_from_utf8313_i_valid);

    // Valid
    assign SR_SE_i_acl_158_stb_from_utf8313_V = SR_SE_i_acl_158_stb_from_utf8313_r_valid == 1'b1 ? SR_SE_i_acl_158_stb_from_utf8313_r_valid : SR_SE_i_acl_158_stb_from_utf8313_i_valid;

    // Data0
    assign SR_SE_i_acl_158_stb_from_utf8313_D0 = SR_SE_i_acl_158_stb_from_utf8313_r_valid == 1'b1 ? SR_SE_i_acl_158_stb_from_utf8313_r_data0 : bubble_select_redist103_i_cmp6_stb_from_utf825_q_192_fifo_b;
    // Data1
    assign SR_SE_i_acl_158_stb_from_utf8313_D1 = SR_SE_i_acl_158_stb_from_utf8313_r_valid == 1'b1 ? SR_SE_i_acl_158_stb_from_utf8313_r_data1 : i_acl_157_stb_from_utf8312_q;
    // Data2
    assign SR_SE_i_acl_158_stb_from_utf8313_D2 = SR_SE_i_acl_158_stb_from_utf8313_r_valid == 1'b1 ? SR_SE_i_acl_158_stb_from_utf8313_r_data2 : i_acl_145_stb_from_utf8303_q;

    // SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo(STALLENABLE,2021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg0 <= '0;
            SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg0 <= SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_toReg0;
            // Successor 1
            SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg1 <= SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed0 = (~ (SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_backStall) & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid) | SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg0;
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed1 = (~ (SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall) & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid) | SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg1;
    // Consuming
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_StallValid = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_backStall & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid;
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_toReg0 = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_StallValid & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed0;
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_toReg1 = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_StallValid & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_or0 = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed0;
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireStall = ~ (SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_consumed1 & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_or0);
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_backStall = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_V0 = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid & ~ (SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg0);
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_V1 = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid & ~ (SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_and0 = redist110_i_cmp17_stb_from_utf8120_q_94_fifo_valid_out;
    assign SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_wireValid = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V0 & SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_and0;

    // SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo(STALLENABLE,1999)
    // Valid signal propagation
    assign SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_V0 = SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_backStall = SR_SE_i_acl_158_stb_from_utf8313_backStall | ~ (SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_and0 = redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_out;
    assign SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_wireValid = SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_V0 & SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_and0;

    // redist98_i_cmp9_not_stb_from_utf829_q_126_fifo(STALLFIFO,976)
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_in = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_V1;
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_in = SE_out_redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_backStall;
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_data_in = bubble_select_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_b;
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_in_bitsignaltemp = redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_in[0];
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_in_bitsignaltemp = redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_in[0];
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_out[0] = redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_out_bitsignaltemp;
    assign redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_out[0] = redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(95),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist98_i_cmp9_not_stb_from_utf829_q_126_fifo (
        .valid_in(redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_in_bitsignaltemp),
        .stall_in(redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_b),
        .valid_out(redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_valid_out_bitsignaltemp),
        .stall_out(redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_out_bitsignaltemp),
        .data_out(redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_acl_192_stb_from_utf8125(STALLENABLE,1381)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_192_stb_from_utf8125_fromReg0 <= '0;
            SE_i_acl_192_stb_from_utf8125_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_192_stb_from_utf8125_fromReg0 <= SE_i_acl_192_stb_from_utf8125_toReg0;
            // Successor 1
            SE_i_acl_192_stb_from_utf8125_fromReg1 <= SE_i_acl_192_stb_from_utf8125_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_192_stb_from_utf8125_consumed0 = (~ (SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_backStall) & SE_i_acl_192_stb_from_utf8125_wireValid) | SE_i_acl_192_stb_from_utf8125_fromReg0;
    assign SE_i_acl_192_stb_from_utf8125_consumed1 = (~ (SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_backStall) & SE_i_acl_192_stb_from_utf8125_wireValid) | SE_i_acl_192_stb_from_utf8125_fromReg1;
    // Consuming
    assign SE_i_acl_192_stb_from_utf8125_StallValid = SE_i_acl_192_stb_from_utf8125_backStall & SE_i_acl_192_stb_from_utf8125_wireValid;
    assign SE_i_acl_192_stb_from_utf8125_toReg0 = SE_i_acl_192_stb_from_utf8125_StallValid & SE_i_acl_192_stb_from_utf8125_consumed0;
    assign SE_i_acl_192_stb_from_utf8125_toReg1 = SE_i_acl_192_stb_from_utf8125_StallValid & SE_i_acl_192_stb_from_utf8125_consumed1;
    // Backward Stall generation
    assign SE_i_acl_192_stb_from_utf8125_or0 = SE_i_acl_192_stb_from_utf8125_consumed0;
    assign SE_i_acl_192_stb_from_utf8125_wireStall = ~ (SE_i_acl_192_stb_from_utf8125_consumed1 & SE_i_acl_192_stb_from_utf8125_or0);
    assign SE_i_acl_192_stb_from_utf8125_backStall = SE_i_acl_192_stb_from_utf8125_wireStall;
    // Valid signal propagation
    assign SE_i_acl_192_stb_from_utf8125_V0 = SE_i_acl_192_stb_from_utf8125_wireValid & ~ (SE_i_acl_192_stb_from_utf8125_fromReg0);
    assign SE_i_acl_192_stb_from_utf8125_V1 = SE_i_acl_192_stb_from_utf8125_wireValid & ~ (SE_i_acl_192_stb_from_utf8125_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_192_stb_from_utf8125_and0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V2;
    assign SE_i_acl_192_stb_from_utf8125_wireValid = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_V0 & SE_i_acl_192_stb_from_utf8125_and0;

    // SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo(STALLENABLE,1997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg0 <= '0;
            SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg0 <= SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg1 <= SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed0 = (~ (SE_i_acl_192_stb_from_utf8125_backStall) & SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid) | SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg0;
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed1 = (~ (redist98_i_cmp9_not_stb_from_utf829_q_126_fifo_stall_out) & SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid) | SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_StallValid = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_backStall & SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid;
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_toReg0 = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_StallValid & SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed0;
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_toReg1 = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_StallValid & SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_or0 = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed0;
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireStall = ~ (SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_consumed1 & SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_or0);
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_backStall = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_V0 = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid & ~ (SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg0);
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_V1 = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid & ~ (SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_wireValid = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_out;

    // redist97_i_cmp9_not_stb_from_utf829_q_32_fifo(STALLFIFO,975)
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_in = SE_i_cmp9_stb_from_utf828_V2;
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_in = SE_out_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_backStall;
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_data_in = i_cmp9_not_stb_from_utf829_q;
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_in_bitsignaltemp = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_in[0];
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_in_bitsignaltemp = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_in[0];
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_out[0] = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_out_bitsignaltemp;
    assign redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_out[0] = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist97_i_cmp9_not_stb_from_utf829_q_32_fifo (
        .valid_in(redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp9_not_stb_from_utf829_q),
        .valid_out(redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo(BITJOIN,1322)
    assign bubble_join_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_q = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_data_out;

    // bubble_select_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo(BITSELECT,1323)
    assign bubble_select_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_b = $unsigned(bubble_join_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_q[0:0]);

    // i_acl_192_stb_from_utf8125(LOGICAL,74)@195
    assign i_acl_192_stb_from_utf8125_q = i_cmp17_stb_from_utf8120_q & bubble_select_redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_b;

    // i_reduction_stb_from_utf8_34_stb_from_utf8130(LOGICAL,326)@195
    assign i_reduction_stb_from_utf8_34_stb_from_utf8130_q = bubble_select_redist51_i_or_cond_stb_from_utf894_q_33_fifo_b & bubble_select_redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_b;

    // i_reduction_stb_from_utf8_35_stb_from_utf8131(LOGICAL,327)@195
    assign i_reduction_stb_from_utf8_35_stb_from_utf8131_q = i_cmp17_stb_from_utf8120_q & i_reduction_stb_from_utf8_34_stb_from_utf8130_q;

    // bubble_join_redist101_i_cmp6_stb_from_utf825_q_98_fifo(BITJOIN,1334)
    assign bubble_join_redist101_i_cmp6_stb_from_utf825_q_98_fifo_q = redist101_i_cmp6_stb_from_utf825_q_98_fifo_data_out;

    // bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo(BITSELECT,1335)
    assign bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo_b = $unsigned(bubble_join_redist101_i_cmp6_stb_from_utf825_q_98_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_2_stb_from_utf8220(MUX,324)@195
    assign i_reduction_stb_from_utf8_2_stb_from_utf8220_s = bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo_b;
    always @(i_reduction_stb_from_utf8_2_stb_from_utf8220_s or i_reduction_stb_from_utf8_35_stb_from_utf8131_q or i_acl_192_stb_from_utf8125_q)
    begin
        unique case (i_reduction_stb_from_utf8_2_stb_from_utf8220_s)
            1'b0 : i_reduction_stb_from_utf8_2_stb_from_utf8220_q = i_reduction_stb_from_utf8_35_stb_from_utf8131_q;
            1'b1 : i_reduction_stb_from_utf8_2_stb_from_utf8220_q = i_acl_192_stb_from_utf8125_q;
            default : i_reduction_stb_from_utf8_2_stb_from_utf8220_q = 1'b0;
        endcase
    end

    // i_reduction_stb_from_utf8_63_stb_from_utf8214(LOGICAL,350)@195
    assign i_reduction_stb_from_utf8_63_stb_from_utf8214_q = redist55_i_or_cond68_stb_from_utf874_q_66_0_q & bubble_select_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_b;

    // i_reduction_stb_from_utf8_64_stb_from_utf8215(LOGICAL,351)@195
    assign i_reduction_stb_from_utf8_64_stb_from_utf8215_q = bubble_select_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_b & i_reduction_stb_from_utf8_63_stb_from_utf8214_q;

    // i_reduction_stb_from_utf8_65_stb_from_utf8216(LOGICAL,352)@195
    assign i_reduction_stb_from_utf8_65_stb_from_utf8216_q = bubble_select_redist105_i_cmp55_stb_from_utf899_q_33_fifo_b & i_reduction_stb_from_utf8_64_stb_from_utf8215_q;

    // i_reduction_stb_from_utf8_66_stb_from_utf8217(LOGICAL,353)@195
    assign i_reduction_stb_from_utf8_66_stb_from_utf8217_q = i_not_cmp138_stb_from_utf8152_q & i_reduction_stb_from_utf8_65_stb_from_utf8216_q;

    // i_reduction_stb_from_utf8_67_stb_from_utf8218(LOGICAL,354)@195
    assign i_reduction_stb_from_utf8_67_stb_from_utf8218_q = i_cmp17_stb_from_utf8120_q & i_reduction_stb_from_utf8_66_stb_from_utf8217_q;

    // i_reduction_stb_from_utf8_68_stb_from_utf8219(LOGICAL,355)@195
    assign i_reduction_stb_from_utf8_68_stb_from_utf8219_q = i_acl_243_stb_from_utf8213_q & i_reduction_stb_from_utf8_67_stb_from_utf8218_q;

    // SE_i_reduction_stb_from_utf8_63_stb_from_utf8214(STALLENABLE,1660)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_V0 = SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall | ~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and0 = SE_redist55_i_or_cond68_stb_from_utf874_q_66_0_V5;
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and1 = SE_out_redist62_i_not_or_cond59_stb_from_utf876_q_65_fifo_V1 & SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and0;
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and2 = SE_out_redist64_i_not_or_cond4_stb_from_utf875_q_65_fifo_V4 & SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and1;
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and3 = SE_out_redist105_i_cmp55_stb_from_utf899_q_33_fifo_V3 & SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and2;
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V3 & SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and3;
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and5 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V6 & SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and4;
    assign SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_wireValid = SE_i_acl_243_stb_from_utf8213_V1 & SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_and5;

    // SE_i_reduction_stb_from_utf8_2_stb_from_utf8220(STALLENABLE,1634)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_V0 = SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_backStall = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall | ~ (SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_and0 = SE_i_acl_192_stb_from_utf8125_V0;
    assign SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_and1 = SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_V0 & SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_and0;
    assign SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_wireValid = SE_out_redist101_i_cmp6_stb_from_utf825_q_98_fifo_V0 & SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_and1;

    // SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221(STALLREG,2562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data1 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid <= SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall & (SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid | SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data0 <= $unsigned(bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b);
                SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data1 <= i_reduction_stb_from_utf8_68_stb_from_utf8219_q;
                SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data2 <= i_reduction_stb_from_utf8_2_stb_from_utf8220_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_and0 = SE_i_reduction_stb_from_utf8_2_stb_from_utf8220_V0;
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_and1 = SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_V0 & SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_and0;
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_i_valid = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V2 & SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_and1;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_V = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid : SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D0 = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data0 : bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D1 = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data1 : i_reduction_stb_from_utf8_68_stb_from_utf8219_q;
    // Data2
    assign SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D2 = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_r_data2 : i_reduction_stb_from_utf8_2_stb_from_utf8220_q;

    // i_reduction_stb_from_utf8_119_stb_from_utf8287(LOGICAL,297)@195
    assign i_reduction_stb_from_utf8_119_stb_from_utf8287_q = bubble_select_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_b | redist55_i_or_cond68_stb_from_utf874_q_66_0_q;

    // i_reduction_stb_from_utf8_121_stb_from_utf8288(LOGICAL,299)@195
    assign i_reduction_stb_from_utf8_121_stb_from_utf8288_q = bubble_select_redist60_i_or_cond59_stb_from_utf844_q_99_fifo_b | i_reduction_stb_from_utf8_119_stb_from_utf8287_q;

    // i_reduction_stb_from_utf8_122_stb_from_utf8289(LOGICAL,300)@195 + 1
    assign i_reduction_stb_from_utf8_122_stb_from_utf8289_qi = SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_D0 | SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_122_stb_from_utf8289_delay ( .xin(i_reduction_stb_from_utf8_122_stb_from_utf8289_qi), .xout(i_reduction_stb_from_utf8_122_stb_from_utf8289_q), .ena(SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo(STALLFIFO,923)
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_in = SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_V0;
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_in = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_data_in = i_reduction_stb_from_utf8_122_stb_from_utf8289_q;
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_in_bitsignaltemp = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_in[0];
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_in_bitsignaltemp = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_in[0];
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_out[0] = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_out_bitsignaltemp;
    assign redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_out[0] = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo (
        .valid_in(redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_122_stb_from_utf8289_q),
        .valid_out(redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_stb_from_utf8_122_stb_from_utf8289(STALLENABLE,1610)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_V0 = SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_s_tv_0 = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_stall_out & SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backEN = ~ (SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_v_s_0 = SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backEN & SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall = ~ (SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0 <= SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0 & SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_R_v_0 <= SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_v_s_0;
            end

        end
    end

    // SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289(STALLREG,2576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid <= SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall & (SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid | SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data0 <= $unsigned(bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b);
                SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data1 <= i_reduction_stb_from_utf8_121_stb_from_utf8288_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_and0 = SE_i_reduction_stb_from_utf8_119_stb_from_utf8287_V0;
    assign SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_i_valid = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V1 & SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall = SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_V = SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid : SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_D0 = SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data0 : bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_D1 = SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_r_data1 : i_reduction_stb_from_utf8_121_stb_from_utf8288_q;

    // i_inc23_stb_from_utf845(ADD,193)@195
    assign i_inc23_stb_from_utf845_a = {1'b0, redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q};
    assign i_inc23_stb_from_utf845_b = {1'b0, c_i32_1343_q};
    assign i_inc23_stb_from_utf845_o = $unsigned(i_inc23_stb_from_utf845_a) + $unsigned(i_inc23_stb_from_utf845_b);
    assign i_inc23_stb_from_utf845_q = i_inc23_stb_from_utf845_o[32:0];

    // bgTrunc_i_inc23_stb_from_utf845_sel_x(BITSELECT,559)@195
    assign bgTrunc_i_inc23_stb_from_utf845_sel_x_b = i_inc23_stb_from_utf845_q[31:0];

    // redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0(REG,888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_backEN == 1'b1)
        begin
            redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_q <= $unsigned(bgTrunc_i_add143_stb_from_utf8141_sel_x_b);
        end
    end

    // redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1(REG,889)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_backEN == 1'b1)
        begin
            redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_q <= $unsigned(redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_0_q);
        end
    end

    // SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208(STALLREG,2554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data0 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data2 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid <= SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall & (SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid | SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data0 <= $unsigned(bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b);
                SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data1 <= $unsigned(redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_q);
                SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data2 <= bgTrunc_i_inc23_stb_from_utf845_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_and0 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V0;
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_i_valid = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V0 & SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_and0;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_V = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid : SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D0 = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data0 : bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D1 = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data1 : redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_q;
    // Data2
    assign SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_D2 = SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_r_data2 : bgTrunc_i_inc23_stb_from_utf845_sel_x_b;

    // SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo(STALLENABLE,1889)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg0 <= '0;
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg1 <= '0;
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg2 <= '0;
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg3 <= '0;
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg0 <= SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg0;
            // Successor 1
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg1 <= SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg1;
            // Successor 2
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg2 <= SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg2;
            // Successor 3
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg3 <= SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg3;
            // Successor 4
            SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg4 <= SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_0_stb_from_utf8208_backStall) & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid) | SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg0;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed1 = (~ (SR_SE_i_reduction_stb_from_utf8_122_stb_from_utf8289_backStall) & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid) | SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg1;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed2 = (~ (SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall) & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid) | SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg2;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed3 = (~ (SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_backStall) & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid) | SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg3;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed4 = (~ (SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall) & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid) | SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg4;
    // Consuming
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_backStall & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg0 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed0;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg1 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed1;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg2 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed2;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg3 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed3;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_toReg4 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_StallValid & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or0 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed0;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or1 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed1 & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or0;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or2 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed2 & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or1;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or3 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed3 & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or2;
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireStall = ~ (SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_consumed4 & SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_or3);
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_backStall = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V0 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid & ~ (SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg0);
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V1 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid & ~ (SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg1);
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V2 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid & ~ (SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg2);
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V3 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid & ~ (SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg3);
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V4 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid & ~ (SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_wireValid = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_out;

    // redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo(STALLFIFO,914)
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_in = SE_i_or_cond59_stb_from_utf844_V7;
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_in = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_backStall;
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_data_in = i_reduction_stb_from_utf8_6_stb_from_utf851_q;
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_in_bitsignaltemp = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_in[0];
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_in_bitsignaltemp = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_in[0];
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_out[0] = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_out_bitsignaltemp;
    assign redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_out[0] = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo (
        .valid_in(redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_6_stb_from_utf851_q),
        .valid_out(redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo(BITJOIN,1181)
    assign bubble_join_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_q = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_data_out;

    // bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo(BITSELECT,1182)
    assign bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b = $unsigned(bubble_join_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_q[0:0]);

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(BITJOIN,638)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2123_q, bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b, bubble_select_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_b, bubble_select_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_b, bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x(CHOOSEBITS,637)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_a[0:0]};

    // c_i32_65535357(CONSTANT,27)
    assign c_i32_65535357_q = $unsigned(32'b00000000000000001111111111111111);

    // i_cmp141_stb_from_utf8139(COMPARE,162)@195
    assign i_cmp141_stb_from_utf8139_a = {2'b00, c_i32_65535357_q};
    assign i_cmp141_stb_from_utf8139_b = {2'b00, i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_q};
    assign i_cmp141_stb_from_utf8139_o = $unsigned(i_cmp141_stb_from_utf8139_a) - $unsigned(i_cmp141_stb_from_utf8139_b);
    assign i_cmp141_stb_from_utf8139_c[0] = i_cmp141_stb_from_utf8139_o[33];

    // i_reduction_stb_from_utf8_59_stb_from_utf8193(LOGICAL,345)@195
    assign i_reduction_stb_from_utf8_59_stb_from_utf8193_q = i_cmp141_stb_from_utf8139_c | bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b;

    // i_acl_42_stb_from_utf8194(LOGICAL,94)@195
    assign i_acl_42_stb_from_utf8194_q = i_reduction_stb_from_utf8_59_stb_from_utf8193_q ^ VCC_q;

    // i_acl_43_stb_from_utf8195(LOGICAL,95)@195
    assign i_acl_43_stb_from_utf8195_q = redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q & i_acl_42_stb_from_utf8194_q;

    // i_reduction_stb_from_utf8_60_stb_from_utf8196(LOGICAL,347)@195
    assign i_reduction_stb_from_utf8_60_stb_from_utf8196_q = redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q & redist69_i_not_cmp29_stb_from_utf877_q_65_0_q;

    // i_reduction_stb_from_utf8_61_stb_from_utf8197(LOGICAL,348)@195
    assign i_reduction_stb_from_utf8_61_stb_from_utf8197_q = bubble_select_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_b & i_reduction_stb_from_utf8_60_stb_from_utf8196_q;

    // i_reduction_stb_from_utf8_62_stb_from_utf8198(LOGICAL,349)@195
    assign i_reduction_stb_from_utf8_62_stb_from_utf8198_q = i_cmp141_stb_from_utf8139_c & i_reduction_stb_from_utf8_61_stb_from_utf8197_q;

    // SE_i_unnamed_stb_from_utf8199(STALLENABLE,1706)
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf8199_V0 = SE_i_unnamed_stb_from_utf8199_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_stb_from_utf8199_s_tv_0 = SE_out_redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_backStall & SE_i_unnamed_stb_from_utf8199_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_stb_from_utf8199_backEN = ~ (SE_i_unnamed_stb_from_utf8199_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_stb_from_utf8199_v_s_0 = SE_i_unnamed_stb_from_utf8199_backEN & SR_SE_i_unnamed_stb_from_utf8199_V;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf8199_backStall = ~ (SE_i_unnamed_stb_from_utf8199_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_stb_from_utf8199_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_stb_from_utf8199_backEN == 1'b0)
            begin
                SE_i_unnamed_stb_from_utf8199_R_v_0 <= SE_i_unnamed_stb_from_utf8199_R_v_0 & SE_i_unnamed_stb_from_utf8199_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_stb_from_utf8199_R_v_0 <= SE_i_unnamed_stb_from_utf8199_v_s_0;
            end

        end
    end

    // SR_SE_i_unnamed_stb_from_utf8199(STALLREG,2563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_unnamed_stb_from_utf8199_r_valid <= 1'b0;
            SR_SE_i_unnamed_stb_from_utf8199_r_data0 <= 1'bx;
            SR_SE_i_unnamed_stb_from_utf8199_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_unnamed_stb_from_utf8199_r_valid <= SE_i_unnamed_stb_from_utf8199_backStall & (SR_SE_i_unnamed_stb_from_utf8199_r_valid | SR_SE_i_unnamed_stb_from_utf8199_i_valid);

            if (SR_SE_i_unnamed_stb_from_utf8199_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_unnamed_stb_from_utf8199_r_data0 <= i_reduction_stb_from_utf8_62_stb_from_utf8198_q;
                SR_SE_i_unnamed_stb_from_utf8199_r_data1 <= i_acl_43_stb_from_utf8195_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_unnamed_stb_from_utf8199_and0 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_V1;
    assign SR_SE_i_unnamed_stb_from_utf8199_i_valid = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_V1 & SR_SE_i_unnamed_stb_from_utf8199_and0;
    // Stall signal propagation
    assign SR_SE_i_unnamed_stb_from_utf8199_backStall = SR_SE_i_unnamed_stb_from_utf8199_r_valid | ~ (SR_SE_i_unnamed_stb_from_utf8199_i_valid);

    // Valid
    assign SR_SE_i_unnamed_stb_from_utf8199_V = SR_SE_i_unnamed_stb_from_utf8199_r_valid == 1'b1 ? SR_SE_i_unnamed_stb_from_utf8199_r_valid : SR_SE_i_unnamed_stb_from_utf8199_i_valid;

    // Data0
    assign SR_SE_i_unnamed_stb_from_utf8199_D0 = SR_SE_i_unnamed_stb_from_utf8199_r_valid == 1'b1 ? SR_SE_i_unnamed_stb_from_utf8199_r_data0 : i_reduction_stb_from_utf8_62_stb_from_utf8198_q;
    // Data1
    assign SR_SE_i_unnamed_stb_from_utf8199_D1 = SR_SE_i_unnamed_stb_from_utf8199_r_valid == 1'b1 ? SR_SE_i_unnamed_stb_from_utf8199_r_data1 : i_acl_43_stb_from_utf8195_q;

    // SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209(STALLREG,2555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid <= 1'b0;
            SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data0 <= 1'bx;
            SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid <= SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall & (SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid | SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_i_valid);

            if (SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data0 <= i_reduction_stb_from_utf8_62_stb_from_utf8198_q;
                SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data1 <= $unsigned(bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_and0 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_V0;
    assign SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_i_valid = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V4 & SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_and0;
    // Stall signal propagation
    assign SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall = SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid | ~ (SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_i_valid);

    // Valid
    assign SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_V = SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid == 1'b1 ? SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid : SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_i_valid;

    // Data0
    assign SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_D0 = SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid == 1'b1 ? SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data0 : i_reduction_stb_from_utf8_62_stb_from_utf8198_q;
    // Data1
    assign SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_D1 = SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_valid == 1'b1 ? SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_r_data1 : bubble_select_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_b;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg5 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg2;
            // Successor 3
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg3;
            // Successor 4
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg4;
            // Successor 5
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg5 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg5;
            // Successor 6
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg6 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg6;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3 = (~ (SE_i_reduction_stb_from_utf8_91_stb_from_utf8263_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4 = (~ (SE_i_acl_243_stb_from_utf8213_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed5 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg5;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed6 = (~ (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg6;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg5 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed5;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_toReg6 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed6;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed3 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed4 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or3;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or5 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed5 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or4;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_consumed6 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_or5);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg3);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg4);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V5 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg5);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V6 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_fromReg6);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist84_i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_readdata_66_fifo_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and2;

    // SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo(STALLENABLE,1942)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg0 <= '0;
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg1 <= '0;
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg2 <= '0;
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg3 <= '0;
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg0 <= SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg0;
            // Successor 1
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg1 <= SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg1;
            // Successor 2
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg2 <= SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg2;
            // Successor 3
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg3 <= SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg3;
            // Successor 4
            SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg4 <= SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_116_stb_from_utf8283_backStall) & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid) | SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg0;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed1 = (~ (SE_i_reduction_stb_from_utf8_125_stb_from_utf8295_backStall) & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid) | SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg1;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed2 = (~ (SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall) & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid) | SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg2;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed3 = (~ (SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_backStall) & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid) | SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg3;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed4 = (~ (SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_backStall) & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid) | SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg4;
    // Consuming
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_backStall & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg0 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed0;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg1 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed1;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg2 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed2;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg3 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed3;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_toReg4 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_StallValid & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or0 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed0;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or1 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed1 & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or0;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or2 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed2 & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or1;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or3 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed3 & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or2;
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireStall = ~ (SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_consumed4 & SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_or3);
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_backStall = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V0 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid & ~ (SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg0);
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V1 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid & ~ (SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg1);
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V2 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid & ~ (SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg2);
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V3 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid & ~ (SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg3);
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V4 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid & ~ (SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_wireValid = redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_valid_out;

    // SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0(STALLENABLE,1946)
    // Valid signal propagation
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V0 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0;
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V1 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1;
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V2 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2;
    // Stall signal propagation
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_0 = SE_i_reduction_stb_from_utf8_105_stb_from_utf8274_backStall & SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0;
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_1 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall & SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1;
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_2 = SE_i_reduction_stb_from_utf8_86_stb_from_utf8259_backStall & SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2;
    // Backward Enable generation
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_or0 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_0;
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_or1 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_1 | SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_or0;
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN = ~ (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_2 | SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_v_s_0 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN & SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_V1;
    // Backward Stall generation
    assign SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backStall = ~ (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0 <= 1'b0;
            SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1 <= 1'b0;
            SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN == 1'b0)
            begin
                SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0 <= SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0 & SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_0;
            end
            else
            begin
                SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_0 <= SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_v_s_0;
            end

            if (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN == 1'b0)
            begin
                SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1 <= SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1 & SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_1;
            end
            else
            begin
                SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_1 <= SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_v_s_0;
            end

            if (SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_backEN == 1'b0)
            begin
                SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2 <= SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2 & SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_s_tv_2;
            end
            else
            begin
                SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_R_v_2 <= SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_60_stb_from_utf8196(STALLENABLE,1657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg0 <= SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg1 <= SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed0 = (~ (SR_SE_i_selcond_stb_from_utf8_0_stb_from_utf8209_backStall) & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid) | SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg0;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed1 = (~ (SR_SE_i_unnamed_stb_from_utf8199_backStall) & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid) | SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_StallValid = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_toReg0 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_StallValid & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed0;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_toReg1 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_StallValid & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_or0 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed0;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireStall = ~ (SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_consumed1 & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_or0);
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_V0 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid & ~ (SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg0);
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_V1 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid & ~ (SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and0 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V1;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and1 = SE_redist69_i_not_cmp29_stb_from_utf877_q_65_0_V1 & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and0;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and2 = SE_out_redist66_i_not_cmp6_stb_from_utf837_q_65_fifo_V2 & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and1;
    assign SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_wireValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V2 & SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_and2;

    // SE_i_reduction_stb_from_utf8_59_stb_from_utf8193(STALLENABLE,1655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg0 <= SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg1 <= SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed0 = (~ (SR_SE_i_not_43_stb_from_utf8205_backStall) & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid) | SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg0;
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed1 = (~ (SR_SE_i_unnamed_stb_from_utf8199_backStall) & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid) | SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_StallValid = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_backStall & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid;
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_toReg0 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_StallValid & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed0;
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_toReg1 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_StallValid & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_or0 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed0;
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireStall = ~ (SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_consumed1 & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_or0);
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_backStall = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_V0 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid & ~ (SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg0);
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_V1 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid & ~ (SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_and0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V1;
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_and1 = SE_out_redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_V3 & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_and0;
    assign SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_wireValid = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V0 & SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_and1;

    // SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0(STALLREG,2552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid <= 1'b0;
            SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backStall & (SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid | SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_i_valid);

            if (SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_data0 <= $unsigned(bubble_select_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_i_valid = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backStall = SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid | ~ (SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_i_valid);

    // Valid
    assign SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V = SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid == 1'b1 ? SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid : SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_i_valid;

    assign SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_D0 = SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_valid == 1'b1 ? SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_r_data0 : bubble_select_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_b;

    // SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0(STALLENABLE,1827)
    // Valid signal propagation
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V0 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V1 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V2 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V3 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V4 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4;
    // Stall signal propagation
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_0 = SE_i_reduction_stb_from_utf8_59_stb_from_utf8193_backStall & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_1 = SE_i_reduction_stb_from_utf8_60_stb_from_utf8196_backStall & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_2 = SE_i_acl_183_stb_from_utf827_backStall & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_3 = SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backStall & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_4 = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_stall_out & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4;
    // Backward Enable generation
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or0 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_0;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or1 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_1 | SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or0;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or2 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_2 | SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or1;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or3 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_3 | SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or2;
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN = ~ (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_4 | SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_or3);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN & SR_SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V;
    // Backward Stall generation
    assign SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backStall = ~ (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0 <= 1'b0;
            SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1 <= 1'b0;
            SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2 <= 1'b0;
            SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3 <= 1'b0;
            SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN == 1'b0)
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0 & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_0;
            end
            else
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_0 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0;
            end

            if (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN == 1'b0)
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1 & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_1;
            end
            else
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_1 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0;
            end

            if (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN == 1'b0)
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2 & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_2;
            end
            else
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_2 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0;
            end

            if (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN == 1'b0)
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3 & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_3;
            end
            else
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_3 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0;
            end

            if (SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_backEN == 1'b0)
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4 & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_s_tv_4;
            end
            else
            begin
                SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_R_v_4 <= SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_v_s_0;
            end

        end
    end

    // SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0(STALLENABLE,1866)
    // Valid signal propagation
    assign SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_V0 = SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_s_tv_0 = SE_i_acl_252_stb_from_utf8222_backStall & SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backEN = ~ (SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_v_s_0 = SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backEN & SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V3;
    // Backward Stall generation
    assign SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backStall = ~ (SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backEN == 1'b0)
            begin
                SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0 <= SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0 & SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_R_v_0 <= SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_3_stb_from_utf8221(STALLENABLE,1639)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_V0 = SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_s_tv_0 = SE_i_acl_252_stb_from_utf8222_backStall & SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backEN = ~ (SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_v_s_0 = SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backEN & SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_V;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backStall = ~ (SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0 <= SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0 & SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_R_v_0 <= SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_v_s_0;
            end

        end
    end

    // SE_i_acl_252_stb_from_utf8222(STALLENABLE,1386)
    // Valid signal propagation
    assign SE_i_acl_252_stb_from_utf8222_V0 = SE_i_acl_252_stb_from_utf8222_wireValid;
    // Backward Stall generation
    assign SE_i_acl_252_stb_from_utf8222_backStall = SE_i_unnamed_stb_from_utf8226_backStall | ~ (SE_i_acl_252_stb_from_utf8222_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_252_stb_from_utf8222_and0 = SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_V0;
    assign SE_i_acl_252_stb_from_utf8222_and1 = SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_V0 & SE_i_acl_252_stb_from_utf8222_and0;
    assign SE_i_acl_252_stb_from_utf8222_wireValid = SE_redist93_i_cmp_stb_from_utf818_c_100_0_V0 & SE_i_acl_252_stb_from_utf8222_and1;

    // SE_redist93_i_cmp_stb_from_utf818_c_100_0(STALLENABLE,1990)
    // Valid signal propagation
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_V0 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0;
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_V1 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1;
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_V2 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2;
    // Stall signal propagation
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_0 = SE_i_acl_252_stb_from_utf8222_backStall & SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0;
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_1 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1;
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_2 = redist94_i_cmp_stb_from_utf818_c_193_fifo_stall_out & SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2;
    // Backward Enable generation
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_or0 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_0;
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_or1 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_1 | SE_redist93_i_cmp_stb_from_utf818_c_100_0_or0;
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN = ~ (SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_2 | SE_redist93_i_cmp_stb_from_utf818_c_100_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_v_s_0 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN & SE_redist92_i_cmp_stb_from_utf818_c_99_0_V2;
    // Backward Stall generation
    assign SE_redist93_i_cmp_stb_from_utf818_c_100_0_backStall = ~ (SE_redist93_i_cmp_stb_from_utf818_c_100_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0 <= 1'b0;
            SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1 <= 1'b0;
            SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN == 1'b0)
            begin
                SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0 <= SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0 & SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_0;
            end
            else
            begin
                SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_0 <= SE_redist93_i_cmp_stb_from_utf818_c_100_0_v_s_0;
            end

            if (SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN == 1'b0)
            begin
                SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1 <= SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1 & SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_1;
            end
            else
            begin
                SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_1 <= SE_redist93_i_cmp_stb_from_utf818_c_100_0_v_s_0;
            end

            if (SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN == 1'b0)
            begin
                SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2 <= SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2 & SE_redist93_i_cmp_stb_from_utf818_c_100_0_s_tv_2;
            end
            else
            begin
                SE_redist93_i_cmp_stb_from_utf818_c_100_0_R_v_2 <= SE_redist93_i_cmp_stb_from_utf818_c_100_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_124_stb_from_utf8294(STALLENABLE,1611)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_V0 = SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_backStall = SE_i_reduction_stb_from_utf8_126_stb_from_utf8296_backStall | ~ (SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_and0 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_V1;
    assign SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_wireValid = SE_out_redist61_i_or_cond4_stb_from_utf866_q_65_fifo_V1 & SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_and0;

    // SE_redist92_i_cmp_stb_from_utf818_c_99_0(STALLENABLE,1989)
    // Valid signal propagation
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_V0 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0;
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_V1 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1;
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_V2 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2;
    // Stall signal propagation
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_0 = SE_i_acl_183_stb_from_utf827_backStall & SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0;
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_1 = SE_i_reduction_stb_from_utf8_124_stb_from_utf8294_backStall & SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1;
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_2 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_backStall & SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2;
    // Backward Enable generation
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_or0 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_0;
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_or1 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_1 | SE_redist92_i_cmp_stb_from_utf818_c_99_0_or0;
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN = ~ (SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_2 | SE_redist92_i_cmp_stb_from_utf818_c_99_0_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_v_s_0 = SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN & SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_V;
    // Backward Stall generation
    assign SE_redist92_i_cmp_stb_from_utf818_c_99_0_backStall = ~ (SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0 <= 1'b0;
            SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1 <= 1'b0;
            SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN == 1'b0)
            begin
                SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0 <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0 & SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_0;
            end
            else
            begin
                SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_0 <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_v_s_0;
            end

            if (SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN == 1'b0)
            begin
                SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1 <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1 & SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_1;
            end
            else
            begin
                SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_1 <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_v_s_0;
            end

            if (SE_redist92_i_cmp_stb_from_utf818_c_99_0_backEN == 1'b0)
            begin
                SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2 <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2 & SE_redist92_i_cmp_stb_from_utf818_c_99_0_s_tv_2;
            end
            else
            begin
                SE_redist92_i_cmp_stb_from_utf818_c_99_0_R_v_2 <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_v_s_0;
            end

        end
    end

    // SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0(STALLREG,2558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid <= 1'b0;
            SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid <= SE_redist92_i_cmp_stb_from_utf818_c_99_0_backStall & (SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid | SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_i_valid);

            if (SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_data0 <= $unsigned(bubble_select_redist91_i_cmp_stb_from_utf818_c_98_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_i_valid = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_backStall = SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid | ~ (SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_i_valid);

    // Valid
    assign SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_V = SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid == 1'b1 ? SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid : SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_i_valid;

    assign SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_D0 = SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_valid == 1'b1 ? SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_r_data0 : bubble_select_redist91_i_cmp_stb_from_utf818_c_98_fifo_b;

    // SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo(STALLENABLE,1903)
    // Valid signal propagation
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_V0 = SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall = SR_SE_i_reduction_stb_from_utf8_47_stb_from_utf8157_backStall | ~ (SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and0 = redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_valid_out;
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and1 = SE_i_cmp144_stb_from_utf8143_V0 & SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and0;
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and2 = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_V0 & SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and1;
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and3 = SE_out_redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_V0 & SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and2;
    assign SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_wireValid = SE_out_redist68_i_not_cmp29_stb_from_utf877_q_64_fifo_V0 & SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_and3;

    // SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo(STALLENABLE,1988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg0 <= '0;
            SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg0 <= SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_toReg0;
            // Successor 1
            SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg1 <= SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed0 = (~ (SE_out_redist45_i_reduction_stb_from_utf8_12_stb_from_utf879_q_64_fifo_backStall) & SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid) | SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg0;
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed1 = (~ (SR_SE_redist92_i_cmp_stb_from_utf818_c_99_0_backStall) & SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid) | SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg1;
    // Consuming
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_StallValid = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_backStall & SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid;
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_toReg0 = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_StallValid & SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed0;
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_toReg1 = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_StallValid & SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_or0 = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed0;
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireStall = ~ (SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_consumed1 & SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_or0);
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_backStall = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_V0 = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid & ~ (SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg0);
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_V1 = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid & ~ (SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_wireValid = redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_out;

    // redist91_i_cmp_stb_from_utf818_c_98_fifo(STALLFIFO,969)
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_in = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_V1;
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_in = SE_out_redist91_i_cmp_stb_from_utf818_c_98_fifo_backStall;
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_data_in = bubble_select_redist90_i_cmp_stb_from_utf818_c_67_fifo_b;
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_in_bitsignaltemp = redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_in[0];
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_in_bitsignaltemp = redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_in[0];
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_out[0] = redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_out_bitsignaltemp;
    assign redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_out[0] = redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist91_i_cmp_stb_from_utf818_c_98_fifo (
        .valid_in(redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist90_i_cmp_stb_from_utf818_c_67_fifo_b),
        .valid_out(redist91_i_cmp_stb_from_utf818_c_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist91_i_cmp_stb_from_utf818_c_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo(STALLENABLE,1986)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg0 <= '0;
            SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg0 <= SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_toReg0;
            // Successor 1
            SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg1 <= SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed0 = (~ (SE_i_reduction_stb_from_utf8_4_stb_from_utf833_backStall) & SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid) | SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg0;
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed1 = (~ (redist91_i_cmp_stb_from_utf818_c_98_fifo_stall_out) & SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid) | SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg1;
    // Consuming
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_StallValid = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_backStall & SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid;
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_toReg0 = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_StallValid & SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed0;
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_toReg1 = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_StallValid & SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_or0 = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed0;
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireStall = ~ (SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_consumed1 & SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_or0);
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_backStall = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_V0 = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid & ~ (SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg0);
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_V1 = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid & ~ (SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_wireValid = redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_out;

    // redist90_i_cmp_stb_from_utf818_c_67_fifo(STALLFIFO,968)
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_in = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_V1;
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_in = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_backStall;
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_data_in = bubble_select_redist89_i_cmp_stb_from_utf818_c_34_fifo_b;
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_in_bitsignaltemp = redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_in[0];
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_in_bitsignaltemp = redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_in[0];
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_out[0] = redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_out_bitsignaltemp;
    assign redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_out[0] = redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist90_i_cmp_stb_from_utf818_c_67_fifo (
        .valid_in(redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_in_bitsignaltemp),
        .stall_in(redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist89_i_cmp_stb_from_utf818_c_34_fifo_b),
        .valid_out(redist90_i_cmp_stb_from_utf818_c_67_fifo_valid_out_bitsignaltemp),
        .stall_out(redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_out_bitsignaltemp),
        .data_out(redist90_i_cmp_stb_from_utf818_c_67_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist13_i_xor_stb_from_utf82_q_33_fifo(STALLFIFO,890)
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_valid_in = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V3;
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_stall_in = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_backStall;
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_data_in = i_xor_stb_from_utf82_q;
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_valid_in_bitsignaltemp = redist13_i_xor_stb_from_utf82_q_33_fifo_valid_in[0];
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_stall_in_bitsignaltemp = redist13_i_xor_stb_from_utf82_q_33_fifo_stall_in[0];
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_valid_out[0] = redist13_i_xor_stb_from_utf82_q_33_fifo_valid_out_bitsignaltemp;
    assign redist13_i_xor_stb_from_utf82_q_33_fifo_stall_out[0] = redist13_i_xor_stb_from_utf82_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist13_i_xor_stb_from_utf82_q_33_fifo (
        .valid_in(redist13_i_xor_stb_from_utf82_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist13_i_xor_stb_from_utf82_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_xor_stb_from_utf82_q),
        .valid_out(redist13_i_xor_stb_from_utf82_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist13_i_xor_stb_from_utf82_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist13_i_xor_stb_from_utf82_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist13_i_xor_stb_from_utf82_q_33_fifo(BITJOIN,1124)
    assign bubble_join_redist13_i_xor_stb_from_utf82_q_33_fifo_q = redist13_i_xor_stb_from_utf82_q_33_fifo_data_out;

    // bubble_select_redist13_i_xor_stb_from_utf82_q_33_fifo(BITSELECT,1125)
    assign bubble_select_redist13_i_xor_stb_from_utf82_q_33_fifo_b = $unsigned(bubble_join_redist13_i_xor_stb_from_utf82_q_33_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_11_stb_from_utf878(LOGICAL,298)@130
    assign i_reduction_stb_from_utf8_11_stb_from_utf878_q = i_not_cmp29_stb_from_utf877_q & bubble_select_redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_b;

    // i_reduction_stb_from_utf8_13_stb_from_utf880(LOGICAL,313)@130
    assign i_reduction_stb_from_utf8_13_stb_from_utf880_q = i_reduction_stb_from_utf8_11_stb_from_utf878_q & i_reduction_stb_from_utf8_12_stb_from_utf879_q;

    // i_reduction_stb_from_utf8_14_stb_from_utf881(LOGICAL,314)@130
    assign i_reduction_stb_from_utf8_14_stb_from_utf881_q = i_or_cond68_stb_from_utf874_q & i_reduction_stb_from_utf8_13_stb_from_utf880_q;

    // i_reduction_stb_from_utf8_15_stb_from_utf882(LOGICAL,315)@130
    assign i_reduction_stb_from_utf8_15_stb_from_utf882_q = i_not_or_cond4_stb_from_utf875_q & i_reduction_stb_from_utf8_14_stb_from_utf881_q;

    // i_acl_189_stb_from_utf839(LOGICAL,73)@130
    assign i_acl_189_stb_from_utf839_q = bubble_select_redist89_i_cmp_stb_from_utf818_c_34_fifo_b & i_unnamed_stb_from_utf838_q;

    // i_pred_sel267_demorgan_stb_from_utf883(LOGICAL,280)@130
    assign i_pred_sel267_demorgan_stb_from_utf883_q = i_acl_189_stb_from_utf839_q | i_reduction_stb_from_utf8_15_stb_from_utf882_q;

    // i_pred_sel267_demorgan_not_stb_from_utf886(LOGICAL,279)@130
    assign i_pred_sel267_demorgan_not_stb_from_utf886_q = i_pred_sel267_demorgan_stb_from_utf883_q ^ VCC_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887(BITJOIN,1006)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_q = i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887(BITSELECT,1007)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_q[0:0]);

    // i_unnamed_stb_from_utf888(LOGICAL,423)@130
    assign i_unnamed_stb_from_utf888_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_b | i_pred_sel267_demorgan_not_stb_from_utf886_q;

    // i_first_cleanup_xor44_or_stb_from_utf889(LOGICAL,185)@130
    assign i_first_cleanup_xor44_or_stb_from_utf889_q = i_unnamed_stb_from_utf888_q | bubble_select_redist13_i_xor_stb_from_utf82_q_33_fifo_b;

    // redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo(STALLFIFO,946)
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_in = SE_i_memdep_phi7_or_stb_from_utf861_V1;
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_in = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_backStall;
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_data_in = i_memdep_phi7_or_stb_from_utf861_q;
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_in_bitsignaltemp = redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_in[0];
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_in_bitsignaltemp = redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_in[0];
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_out[0] = redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_out_bitsignaltemp;
    assign redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_out[0] = redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo (
        .valid_in(redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_memdep_phi7_or_stb_from_utf861_q),
        .valid_out(redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo(BITJOIN,1262)
    assign bubble_join_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_q = redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_data_out;

    // bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo(BITSELECT,1263)
    assign bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_b = $unsigned(bubble_join_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_q[0:0]);

    // i_acl_265_v_v_stb_from_utf8112_vt_const_63(CONSTANT,87)
    assign i_acl_265_v_v_stb_from_utf8112_vt_const_63_q = $unsigned(62'b00000000000000000000000000000000000000000000000000000000000000);

    // i_acl_268_v_v_stb_from_utf884(MUX,90)@130
    assign i_acl_268_v_v_stb_from_utf884_s = i_acl_189_stb_from_utf839_q;
    always @(i_acl_268_v_v_stb_from_utf884_s or c_i64_2349_q or c_i64_1350_q)
    begin
        unique case (i_acl_268_v_v_stb_from_utf884_s)
            1'b0 : i_acl_268_v_v_stb_from_utf884_q = c_i64_2349_q;
            1'b1 : i_acl_268_v_v_stb_from_utf884_q = c_i64_1350_q;
            default : i_acl_268_v_v_stb_from_utf884_q = 64'b0;
        endcase
    end

    // i_acl_268_v_v_stb_from_utf884_vt_select_1(BITSELECT,93)@130
    assign i_acl_268_v_v_stb_from_utf884_vt_select_1_b = i_acl_268_v_v_stb_from_utf884_q[1:0];

    // i_acl_268_v_v_stb_from_utf884_vt_join(BITJOIN,92)@130
    assign i_acl_268_v_v_stb_from_utf884_vt_join_q = {i_acl_265_v_v_stb_from_utf8112_vt_const_63_q, i_acl_268_v_v_stb_from_utf884_vt_select_1_b};

    // i_acl_268_v_stb_from_utf80_add_x(ADD,596)@130
    assign i_acl_268_v_stb_from_utf80_add_x_a = {1'b0, bubble_select_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_b};
    assign i_acl_268_v_stb_from_utf80_add_x_b = {1'b0, i_acl_268_v_v_stb_from_utf884_vt_join_q};
    assign i_acl_268_v_stb_from_utf80_add_x_o = $unsigned(i_acl_268_v_stb_from_utf80_add_x_a) + $unsigned(i_acl_268_v_stb_from_utf80_add_x_b);
    assign i_acl_268_v_stb_from_utf80_add_x_q = i_acl_268_v_stb_from_utf80_add_x_o[64:0];

    // i_acl_268_v_stb_from_utf80_trunc_sel_x(BITSELECT,598)@130
    assign i_acl_268_v_stb_from_utf80_trunc_sel_x_b = i_acl_268_v_stb_from_utf80_add_x_q[63:0];

    // SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo(STALLENABLE,1948)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg0 <= '0;
            SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg0 <= SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg1 <= SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed0 = (~ (SR_SE_i_acl_189_stb_from_utf839_backStall) & SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid) | SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg0;
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed1 = (~ (redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_out) & SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid) | SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_StallValid = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_backStall & SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid;
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_toReg0 = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_StallValid & SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed0;
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_toReg1 = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_StallValid & SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_or0 = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed0;
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireStall = ~ (SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_consumed1 & SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_or0);
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_backStall = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_V0 = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid & ~ (SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg0);
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_V1 = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid & ~ (SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_wireValid = redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_valid_out;

    // SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo(STALLENABLE,1846)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg0 <= '0;
            SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg0 <= SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg1 <= SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed0 = (~ (SR_SE_i_acl_189_stb_from_utf839_backStall) & SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid) | SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg0;
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed1 = (~ (redist14_i_xor_stb_from_utf82_q_66_fifo_stall_out) & SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid) | SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_StallValid = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_backStall & SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid;
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_toReg0 = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_StallValid & SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed0;
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_toReg1 = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_StallValid & SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_or0 = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed0;
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireStall = ~ (SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_consumed1 & SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_or0);
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_backStall = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_V0 = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid & ~ (SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg0);
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_V1 = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid & ~ (SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_wireValid = redist13_i_xor_stb_from_utf82_q_33_fifo_valid_out;

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5(STALLENABLE,2168)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887(BLACKBOX,203)@130
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tobool6223_0 thei_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SR_SE_i_acl_189_stb_from_utf839_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_i_acl_189_stb_from_utf839(STALLREG,2551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_189_stb_from_utf839_r_valid <= 1'b0;
            SR_SE_i_acl_189_stb_from_utf839_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_acl_189_stb_from_utf839_r_data1 <= 1'bx;
            SR_SE_i_acl_189_stb_from_utf839_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_189_stb_from_utf839_r_valid <= SE_i_acl_189_stb_from_utf839_backStall & (SR_SE_i_acl_189_stb_from_utf839_r_valid | SR_SE_i_acl_189_stb_from_utf839_i_valid);

            if (SR_SE_i_acl_189_stb_from_utf839_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_189_stb_from_utf839_r_data0 <= i_acl_268_v_stb_from_utf80_trunc_sel_x_b;
                SR_SE_i_acl_189_stb_from_utf839_r_data1 <= $unsigned(bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_b);
                SR_SE_i_acl_189_stb_from_utf839_r_data2 <= i_first_cleanup_xor44_or_stb_from_utf889_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_189_stb_from_utf839_and0 = SE_i_unnamed_stb_from_utf838_V0;
    assign SR_SE_i_acl_189_stb_from_utf839_and1 = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_V0 & SR_SE_i_acl_189_stb_from_utf839_and0;
    assign SR_SE_i_acl_189_stb_from_utf839_and2 = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_V0 & SR_SE_i_acl_189_stb_from_utf839_and1;
    assign SR_SE_i_acl_189_stb_from_utf839_and3 = i_llvm_fpga_ffwd_dest_i1_tobool6223_stb_from_utf887_out_valid_out & SR_SE_i_acl_189_stb_from_utf839_and2;
    assign SR_SE_i_acl_189_stb_from_utf839_and4 = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_V0 & SR_SE_i_acl_189_stb_from_utf839_and3;
    assign SR_SE_i_acl_189_stb_from_utf839_and5 = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_V0 & SR_SE_i_acl_189_stb_from_utf839_and4;
    assign SR_SE_i_acl_189_stb_from_utf839_i_valid = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_V0 & SR_SE_i_acl_189_stb_from_utf839_and5;
    // Stall signal propagation
    assign SR_SE_i_acl_189_stb_from_utf839_backStall = SR_SE_i_acl_189_stb_from_utf839_r_valid | ~ (SR_SE_i_acl_189_stb_from_utf839_i_valid);

    // Valid
    assign SR_SE_i_acl_189_stb_from_utf839_V = SR_SE_i_acl_189_stb_from_utf839_r_valid == 1'b1 ? SR_SE_i_acl_189_stb_from_utf839_r_valid : SR_SE_i_acl_189_stb_from_utf839_i_valid;

    // Data0
    assign SR_SE_i_acl_189_stb_from_utf839_D0 = SR_SE_i_acl_189_stb_from_utf839_r_valid == 1'b1 ? SR_SE_i_acl_189_stb_from_utf839_r_data0 : i_acl_268_v_stb_from_utf80_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_acl_189_stb_from_utf839_D1 = SR_SE_i_acl_189_stb_from_utf839_r_valid == 1'b1 ? SR_SE_i_acl_189_stb_from_utf839_r_data1 : bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_b;
    // Data2
    assign SR_SE_i_acl_189_stb_from_utf839_D2 = SR_SE_i_acl_189_stb_from_utf839_r_valid == 1'b1 ? SR_SE_i_acl_189_stb_from_utf839_r_data2 : i_first_cleanup_xor44_or_stb_from_utf889_q;

    // SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo(STALLENABLE,1984)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg0 <= '0;
            SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg0 <= SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_toReg0;
            // Successor 1
            SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg1 <= SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed0 = (~ (SR_SE_i_acl_189_stb_from_utf839_backStall) & SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid) | SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg0;
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed1 = (~ (redist90_i_cmp_stb_from_utf818_c_67_fifo_stall_out) & SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid) | SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg1;
    // Consuming
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_StallValid = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_backStall & SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid;
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_toReg0 = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_StallValid & SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed0;
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_toReg1 = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_StallValid & SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_or0 = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed0;
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireStall = ~ (SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_consumed1 & SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_or0);
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_backStall = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_V0 = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid & ~ (SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg0);
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_V1 = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid & ~ (SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_wireValid = redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_out;

    // redist89_i_cmp_stb_from_utf818_c_34_fifo(STALLFIFO,967)
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_in = SE_i_cmp_stb_from_utf818_V1;
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_in = SE_out_redist89_i_cmp_stb_from_utf818_c_34_fifo_backStall;
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_data_in = i_cmp_stb_from_utf818_c;
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_in_bitsignaltemp = redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_in[0];
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_in_bitsignaltemp = redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_in[0];
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_out[0] = redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_out_bitsignaltemp;
    assign redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_out[0] = redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist89_i_cmp_stb_from_utf818_c_34_fifo (
        .valid_in(redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_in_bitsignaltemp),
        .stall_in(redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp_stb_from_utf818_c),
        .valid_out(redist89_i_cmp_stb_from_utf818_c_34_fifo_valid_out_bitsignaltemp),
        .stall_out(redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_out_bitsignaltemp),
        .data_out(redist89_i_cmp_stb_from_utf818_c_34_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817(STALLENABLE,1530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed0 = (~ (SE_i_cmp_stb_from_utf818_backStall) & SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed1 = (~ (redist72_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_97_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_StallValid = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_backStall & SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_toReg0 = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_StallValid & SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_toReg1 = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_StallValid & SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_or0 = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_consumed1 & SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_or0);
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_backStall = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_V0 = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_V1 = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_wireValid = i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_valid_out;

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3(STALLENABLE,2164)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816(BLACKBOX,206)@96
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i32_dec18_0 thei_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816(STALLENABLE,1490)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_backStall = SE_i_cmp_stb_from_utf818_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_wireValid = i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_valid_out;

    // SE_i_cmp_stb_from_utf818(STALLENABLE,1463)
    // Valid signal propagation
    assign SE_i_cmp_stb_from_utf818_V0 = SE_i_cmp_stb_from_utf818_R_v_0;
    assign SE_i_cmp_stb_from_utf818_V1 = SE_i_cmp_stb_from_utf818_R_v_1;
    // Stall signal propagation
    assign SE_i_cmp_stb_from_utf818_s_tv_0 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_backStall & SE_i_cmp_stb_from_utf818_R_v_0;
    assign SE_i_cmp_stb_from_utf818_s_tv_1 = redist89_i_cmp_stb_from_utf818_c_34_fifo_stall_out & SE_i_cmp_stb_from_utf818_R_v_1;
    // Backward Enable generation
    assign SE_i_cmp_stb_from_utf818_or0 = SE_i_cmp_stb_from_utf818_s_tv_0;
    assign SE_i_cmp_stb_from_utf818_backEN = ~ (SE_i_cmp_stb_from_utf818_s_tv_1 | SE_i_cmp_stb_from_utf818_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp_stb_from_utf818_and0 = SE_out_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_V0 & SE_i_cmp_stb_from_utf818_backEN;
    assign SE_i_cmp_stb_from_utf818_v_s_0 = SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_V0 & SE_i_cmp_stb_from_utf818_and0;
    // Backward Stall generation
    assign SE_i_cmp_stb_from_utf818_backStall = ~ (SE_i_cmp_stb_from_utf818_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp_stb_from_utf818_R_v_0 <= 1'b0;
            SE_i_cmp_stb_from_utf818_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp_stb_from_utf818_backEN == 1'b0)
            begin
                SE_i_cmp_stb_from_utf818_R_v_0 <= SE_i_cmp_stb_from_utf818_R_v_0 & SE_i_cmp_stb_from_utf818_s_tv_0;
            end
            else
            begin
                SE_i_cmp_stb_from_utf818_R_v_0 <= SE_i_cmp_stb_from_utf818_v_s_0;
            end

            if (SE_i_cmp_stb_from_utf818_backEN == 1'b0)
            begin
                SE_i_cmp_stb_from_utf818_R_v_1 <= SE_i_cmp_stb_from_utf818_R_v_1 & SE_i_cmp_stb_from_utf818_s_tv_1;
            end
            else
            begin
                SE_i_cmp_stb_from_utf818_R_v_1 <= SE_i_cmp_stb_from_utf818_v_s_0;
            end

        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816(BITJOIN,1016)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_q = i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816(BITSELECT,1017)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_q[31:0]);

    // bubble_join_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817(BITJOIN,1074)
    assign bubble_join_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_q = i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817(BITSELECT,1075)
    assign bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_q[31:0]);

    // i_cmp_stb_from_utf818(COMPARE,179)@96 + 1
    assign i_cmp_stb_from_utf818_a = $unsigned({{2{bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_b[31]}}, bubble_select_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_b});
    assign i_cmp_stb_from_utf818_b = $unsigned({{2{bubble_select_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_b[31]}}, bubble_select_i_llvm_fpga_ffwd_dest_i32_dec18_stb_from_utf816_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_cmp_stb_from_utf818_o <= 34'b0;
        end
        else if (SE_i_cmp_stb_from_utf818_backEN == 1'b1)
        begin
            i_cmp_stb_from_utf818_o <= $unsigned($signed(i_cmp_stb_from_utf818_a) - $signed(i_cmp_stb_from_utf818_b));
        end
    end
    assign i_cmp_stb_from_utf818_c[0] = i_cmp_stb_from_utf818_o[33];

    // i_reduction_stb_from_utf8_8_stb_from_utf854(LOGICAL,374)@97
    assign i_reduction_stb_from_utf8_8_stb_from_utf854_q = i_cmp_stb_from_utf818_c & i_tobool1_stb_from_utf821_cmp_sign_q;

    // i_reduction_stb_from_utf8_7_stb_from_utf852(LOGICAL,365)@97
    assign i_reduction_stb_from_utf8_7_stb_from_utf852_q = i_or_cond59_stb_from_utf844_q | i_reduction_stb_from_utf8_6_stb_from_utf851_q;

    // i_acl_197_stb_from_utf853(LOGICAL,75)@97
    assign i_acl_197_stb_from_utf853_q = i_reduction_stb_from_utf8_7_stb_from_utf852_q ^ VCC_q;

    // i_reduction_stb_from_utf8_9_stb_from_utf855(LOGICAL,381)@97
    assign i_reduction_stb_from_utf8_9_stb_from_utf855_q = i_acl_197_stb_from_utf853_q & i_reduction_stb_from_utf8_8_stb_from_utf854_q;

    // i_acl_199_not_stb_from_utf856(LOGICAL,76)@97
    assign i_acl_199_not_stb_from_utf856_q = i_reduction_stb_from_utf8_9_stb_from_utf855_q ^ VCC_q;

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4(STALLENABLE,2166)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857(STALLENABLE,1486)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_backStall = SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_wireValid = i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857(BLACKBOX,204)@96
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tobool6224_0 thei_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857(BITJOIN,1009)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_q = i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857(BITSELECT,1010)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_q[0:0]);

    // redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0(REG,963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backEN == 1'b1)
        begin
            redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_q <= $unsigned(bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_b);
        end
    end

    // i_unnamed_stb_from_utf858(LOGICAL,417)@97
    assign i_unnamed_stb_from_utf858_q = redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_q | i_acl_199_not_stb_from_utf856_q;

    // i_first_cleanup_xor_or_stb_from_utf862(LOGICAL,190)@97
    assign i_first_cleanup_xor_or_stb_from_utf862_q = i_unnamed_stb_from_utf858_q | i_xor_stb_from_utf82_q;

    // redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo(STALLFIFO,953)
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_V1;
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_in = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall;
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_b;
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_in_bitsignaltemp = redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_in[0];
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_in_bitsignaltemp = redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_in[0];
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_out[0] = redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_out_bitsignaltemp;
    assign redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_out[0] = redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(99),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo (
        .valid_in(redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_b),
        .valid_out(redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860(STALLENABLE,1526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed0 = (~ (SE_i_memdep_phi7_or_stb_from_utf861_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed1 = (~ (redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_wireValid = i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_valid_out;

    // redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo(STALLFIFO,958)
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_in = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V2;
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_in = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_backStall;
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_data_in = bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_b;
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_in_bitsignaltemp = redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_in[0];
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_in_bitsignaltemp = redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_in[0];
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_out[0] = redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_out_bitsignaltemp;
    assign redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_out[0] = redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo (
        .valid_in(redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_b),
        .valid_out(redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204(STALLENABLE,1554)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_wireValid = i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_valid_out;

    // i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204(BLACKBOX,238)@257
    // in in_stall_in@20000000
    // out out_data_out@258
    // out out_feedback_out_8@20000000
    // out out_feedback_valid_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@258
    stb_from_utf8_i_llvm_fpga_push_p1024i8_str_063_push8_0 thei_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204 (
        .in_data_in(bubble_select_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_b),
        .in_feedback_stall_in_8(i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_feedback_stall_out_8),
        .in_keep_going(bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_V0),
        .out_data_out(),
        .out_feedback_out_8(i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_feedback_out_8),
        .out_feedback_valid_out_8(i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_feedback_valid_out_8),
        .out_stall_out(i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204(STALLENABLE,1553)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_V0 = SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall = i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_stall_out | ~ (SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_and0 = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_V1;
    assign SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_wireValid = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V1 & SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_and0;

    // redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo(STALLFIFO,956)
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V3;
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_in = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_backStall;
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_data_in = bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b;
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_in_bitsignaltemp = redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_in[0];
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_in_bitsignaltemp = redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_in[0];
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_out[0] = redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_out_bitsignaltemp;
    assign redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_out[0] = redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo (
        .valid_in(redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_in_bitsignaltemp),
        .stall_in(redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b),
        .valid_out(redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_out_bitsignaltemp),
        .stall_out(redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_out_bitsignaltemp),
        .data_out(redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo(BITJOIN,1283)
    assign bubble_join_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_q = redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_data_out;

    // bubble_select_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo(BITSELECT,1284)
    assign bubble_select_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_b = $unsigned(bubble_join_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170(STALLENABLE,1546)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_wireValid = i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859(STALLENABLE,1528)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed0 = (~ (SE_i_memdep_phi7_or_stb_from_utf861_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed1 = (~ (redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_wireValid = i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859(BLACKBOX,225)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_stall_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    stb_from_utf8_i_llvm_fpga_pop_i1_memdep_phi_pop9_0 thei_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859 (
        .in_data_in(GND_q),
        .in_dir(redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q),
        .in_feedback_in_9(i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_feedback_out_9),
        .in_feedback_valid_in_9(i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_feedback_valid_out_9),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_backStall),
        .in_valid_in(SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out),
        .out_feedback_stall_out_9(i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_feedback_stall_out_9),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo(STALLENABLE,1959)
    // Valid signal propagation
    assign SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_V0 = SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_stall | ~ (SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_wireValid = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_V;

    // i_llvm_fpga_mem_memdep_stb_from_utf8169(BLACKBOX,217)@195
    // in in_i_stall@20000000
    // out out_lsu_memdep_o_active@20000000
    // out out_memdep_stb_from_utf8_avm_address@20000000
    // out out_memdep_stb_from_utf8_avm_burstcount@20000000
    // out out_memdep_stb_from_utf8_avm_byteenable@20000000
    // out out_memdep_stb_from_utf8_avm_enable@20000000
    // out out_memdep_stb_from_utf8_avm_read@20000000
    // out out_memdep_stb_from_utf8_avm_write@20000000
    // out out_memdep_stb_from_utf8_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@226
    // out out_o_writeack@226
    stb_from_utf8_i_llvm_fpga_mem_memdep_0 thei_llvm_fpga_mem_memdep_stb_from_utf8169 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D0),
        .in_i_dependence(SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D1),
        .in_i_predicate(SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_backStall),
        .in_i_valid(SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_V0),
        .in_i_writedata(SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D3),
        .in_memdep_stb_from_utf8_avm_readdata(in_memdep_stb_from_utf8_avm_readdata),
        .in_memdep_stb_from_utf8_avm_readdatavalid(in_memdep_stb_from_utf8_avm_readdatavalid),
        .in_memdep_stb_from_utf8_avm_waitrequest(in_memdep_stb_from_utf8_avm_waitrequest),
        .in_memdep_stb_from_utf8_avm_writeack(in_memdep_stb_from_utf8_avm_writeack),
        .out_lsu_memdep_o_active(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_lsu_memdep_o_active),
        .out_memdep_stb_from_utf8_avm_address(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_address),
        .out_memdep_stb_from_utf8_avm_burstcount(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_burstcount),
        .out_memdep_stb_from_utf8_avm_byteenable(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_byteenable),
        .out_memdep_stb_from_utf8_avm_enable(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_enable),
        .out_memdep_stb_from_utf8_avm_read(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_read),
        .out_memdep_stb_from_utf8_avm_write(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_write),
        .out_memdep_stb_from_utf8_avm_writedata(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_stb_from_utf8169(BITJOIN,1045)
    assign bubble_join_i_llvm_fpga_mem_memdep_stb_from_utf8169_q = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_stb_from_utf8169(BITSELECT,1046)
    assign bubble_select_i_llvm_fpga_mem_memdep_stb_from_utf8169_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_stb_from_utf8169_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170(BLACKBOX,234)@226
    // in in_stall_in@20000000
    // out out_data_out@227
    // out out_feedback_out_9@20000000
    // out out_feedback_valid_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@227
    stb_from_utf8_i_llvm_fpga_push_i1_memdep_phi_push9_0 thei_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_stb_from_utf8169_b),
        .in_feedback_stall_in_9(i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_feedback_stall_out_9),
        .in_keep_going(bubble_select_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_V0),
        .out_data_out(),
        .out_feedback_out_9(i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_feedback_out_9),
        .out_feedback_valid_out_9(i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_feedback_valid_out_9),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169(STALLENABLE,1512)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall) & SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid) | SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed1 = (~ (SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid) | SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_StallValid = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_backStall & SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_toReg0 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_StallValid & SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_toReg1 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_StallValid & SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_or0 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_consumed1 & SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_backStall = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_V0 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_V1 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_wireValid = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170(STALLENABLE,1545)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall = i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_and0 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_wireValid = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_and0;

    // SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo(STALLENABLE,1965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg0 <= '0;
            SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg0 <= SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_toReg0;
            // Successor 1
            SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg1 <= SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi_push9_stb_from_utf8170_backStall) & SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid) | SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg0;
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed1 = (~ (redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_out) & SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid) | SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg1;
    // Consuming
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_StallValid = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_backStall & SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid;
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_toReg0 = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_StallValid & SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed0;
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_toReg1 = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_StallValid & SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_or0 = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed0;
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireStall = ~ (SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_consumed1 & SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_or0);
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_backStall = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_V0 = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid & ~ (SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg0);
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_V1 = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid & ~ (SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_wireValid = redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_valid_out;

    // redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo(STALLFIFO,957)
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_in = SE_out_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_V1;
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_in = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_backStall;
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_data_in = bubble_select_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_b;
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_in_bitsignaltemp = redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_in[0];
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_in_bitsignaltemp = redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_in[0];
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_out[0] = redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_out_bitsignaltemp;
    assign redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_out[0] = redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo (
        .valid_in(redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_b),
        .valid_out(redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo(STALLENABLE,1967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg0 <= '0;
            SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg1 <= '0;
            SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg0 <= SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg0;
            // Successor 1
            SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg1 <= SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg1;
            // Successor 2
            SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg2 <= SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall) & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid) | SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg0;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed1 = (~ (SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall) & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid) | SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg1;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed2 = (~ (redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_stall_out) & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid) | SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg2;
    // Consuming
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_StallValid = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_backStall & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg0 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_StallValid & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed0;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg1 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_StallValid & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed1;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_toReg2 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_StallValid & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_or0 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed0;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_or1 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed1 & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_or0;
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireStall = ~ (SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_consumed2 & SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_or1);
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_backStall = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V0 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid & ~ (SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg0);
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V1 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid & ~ (SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg1);
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V2 = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid & ~ (SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_wireValid = redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_valid_out;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192(STALLENABLE,1543)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall = i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_and0 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_wireValid = SE_out_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192(STALLENABLE,1544)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_wireValid = i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_valid_out;

    // bubble_join_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo(BITJOIN,1286)
    assign bubble_join_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_q = redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_data_out;

    // bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo(BITSELECT,1287)
    assign bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_b = $unsigned(bubble_join_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192(BLACKBOX,233)@257
    // in in_stall_in@20000000
    // out out_data_out@258
    // out out_feedback_out_10@20000000
    // out out_feedback_valid_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@258
    stb_from_utf8_i_llvm_fpga_push_i1_memdep_phi7_push10_0 thei_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_b),
        .in_feedback_stall_in_10(i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_feedback_stall_out_10),
        .in_keep_going(bubble_select_redist80_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_61_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_V0),
        .out_data_out(),
        .out_feedback_out_10(i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_feedback_out_10),
        .out_feedback_valid_out_10(i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_feedback_valid_out_10),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860(BLACKBOX,224)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_stall_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    stb_from_utf8_i_llvm_fpga_pop_i1_memdep_phi7_pop10_0 thei_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860 (
        .in_data_in(GND_q),
        .in_dir(redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q),
        .in_feedback_in_10(i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_feedback_out_10),
        .in_feedback_valid_in_10(i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_out_feedback_valid_out_10),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_backStall),
        .in_valid_in(SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out),
        .out_feedback_stall_out_10(i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_feedback_stall_out_10),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860(BITJOIN,1068)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_q = i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860(BITSELECT,1069)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859(BITJOIN,1071)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_q = i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859(BITSELECT,1072)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_q[0:0]);

    // i_memdep_phi7_or_stb_from_utf861(LOGICAL,244)@97
    assign i_memdep_phi7_or_stb_from_utf861_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_b;

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813(BITJOIN,1031)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_q = i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813(BITSELECT,1032)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_q[63:0]);

    // bubble_join_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814(BITJOIN,1080)
    assign bubble_join_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_q = i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814(BITSELECT,1081)
    assign bubble_select_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_q[63:0]);

    // i_str_063_replace_phi_stb_from_utf815(MUX,384)@97
    assign i_str_063_replace_phi_stb_from_utf815_s = redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q;
    always @(i_str_063_replace_phi_stb_from_utf815_s or bubble_select_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_b or bubble_select_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_b)
    begin
        unique case (i_str_063_replace_phi_stb_from_utf815_s)
            1'b0 : i_str_063_replace_phi_stb_from_utf815_q = bubble_select_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_b;
            1'b1 : i_str_063_replace_phi_stb_from_utf815_q = bubble_select_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_b;
            default : i_str_063_replace_phi_stb_from_utf815_q = 64'b0;
        endcase
    end

    // i_arrayidx87_stb_from_utf80_add_x(ADD,624)@97
    assign i_arrayidx87_stb_from_utf80_add_x_a = {1'b0, i_str_063_replace_phi_stb_from_utf815_q};
    assign i_arrayidx87_stb_from_utf80_add_x_b = {1'b0, c_i64_1350_q};
    assign i_arrayidx87_stb_from_utf80_add_x_o = $unsigned(i_arrayidx87_stb_from_utf80_add_x_a) + $unsigned(i_arrayidx87_stb_from_utf80_add_x_b);
    assign i_arrayidx87_stb_from_utf80_add_x_q = i_arrayidx87_stb_from_utf80_add_x_o[64:0];

    // i_arrayidx87_stb_from_utf80_trunc_sel_x(BITSELECT,627)@97
    assign i_arrayidx87_stb_from_utf80_trunc_sel_x_b = i_arrayidx87_stb_from_utf80_add_x_q[63:0];

    // SE_i_memdep_phi7_or_stb_from_utf861(STALLENABLE,1559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_memdep_phi7_or_stb_from_utf861_fromReg0 <= '0;
            SE_i_memdep_phi7_or_stb_from_utf861_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_memdep_phi7_or_stb_from_utf861_fromReg0 <= SE_i_memdep_phi7_or_stb_from_utf861_toReg0;
            // Successor 1
            SE_i_memdep_phi7_or_stb_from_utf861_fromReg1 <= SE_i_memdep_phi7_or_stb_from_utf861_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_memdep_phi7_or_stb_from_utf861_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall) & SE_i_memdep_phi7_or_stb_from_utf861_wireValid) | SE_i_memdep_phi7_or_stb_from_utf861_fromReg0;
    assign SE_i_memdep_phi7_or_stb_from_utf861_consumed1 = (~ (redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_stall_out) & SE_i_memdep_phi7_or_stb_from_utf861_wireValid) | SE_i_memdep_phi7_or_stb_from_utf861_fromReg1;
    // Consuming
    assign SE_i_memdep_phi7_or_stb_from_utf861_StallValid = SE_i_memdep_phi7_or_stb_from_utf861_backStall & SE_i_memdep_phi7_or_stb_from_utf861_wireValid;
    assign SE_i_memdep_phi7_or_stb_from_utf861_toReg0 = SE_i_memdep_phi7_or_stb_from_utf861_StallValid & SE_i_memdep_phi7_or_stb_from_utf861_consumed0;
    assign SE_i_memdep_phi7_or_stb_from_utf861_toReg1 = SE_i_memdep_phi7_or_stb_from_utf861_StallValid & SE_i_memdep_phi7_or_stb_from_utf861_consumed1;
    // Backward Stall generation
    assign SE_i_memdep_phi7_or_stb_from_utf861_or0 = SE_i_memdep_phi7_or_stb_from_utf861_consumed0;
    assign SE_i_memdep_phi7_or_stb_from_utf861_wireStall = ~ (SE_i_memdep_phi7_or_stb_from_utf861_consumed1 & SE_i_memdep_phi7_or_stb_from_utf861_or0);
    assign SE_i_memdep_phi7_or_stb_from_utf861_backStall = SE_i_memdep_phi7_or_stb_from_utf861_wireStall;
    // Valid signal propagation
    assign SE_i_memdep_phi7_or_stb_from_utf861_V0 = SE_i_memdep_phi7_or_stb_from_utf861_wireValid & ~ (SE_i_memdep_phi7_or_stb_from_utf861_fromReg0);
    assign SE_i_memdep_phi7_or_stb_from_utf861_V1 = SE_i_memdep_phi7_or_stb_from_utf861_wireValid & ~ (SE_i_memdep_phi7_or_stb_from_utf861_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_memdep_phi7_or_stb_from_utf861_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_V0;
    assign SE_i_memdep_phi7_or_stb_from_utf861_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_V0 & SE_i_memdep_phi7_or_stb_from_utf861_and0;

    // SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80(STALLENABLE,1520)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg0 <= SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg1 <= SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg2 <= SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg3 <= SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed0 = (~ (redist78_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_data_out_194_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid) | SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed1 = (~ (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall) & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid) | SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed2 = (~ (redist9_i_first_cleanup_stb_from_utf81_sel_x_b_193_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid) | SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed3 = (~ (redist13_i_xor_stb_from_utf82_q_33_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid) | SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_StallValid = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_backStall & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg0 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_StallValid & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed0;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg1 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_StallValid & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed1;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg2 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_StallValid & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed2;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_toReg3 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_StallValid & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or0 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed0;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or1 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed1 & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or0;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or2 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed2 & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or1;
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireStall = ~ (SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_consumed3 & SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_or2);
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_backStall = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V0 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid & ~ (SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V1 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid & ~ (SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V2 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid & ~ (SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V3 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid & ~ (SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_wireValid = i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_valid_out;

    // SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0(STALLENABLE,1976)
    // Valid signal propagation
    assign SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_V0 = SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_s_tv_0 = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall & SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backEN = ~ (SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_v_s_0 = SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backEN & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_V0;
    // Backward Stall generation
    assign SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backStall = ~ (SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_backEN == 1'b0)
            begin
                SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0 <= SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0 & SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_s_tv_0;
            end
            else
            begin
                SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_R_v_0 <= SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_8_stb_from_utf854(STALLENABLE,1684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg0 <= SE_i_reduction_stb_from_utf8_8_stb_from_utf854_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg1 <= SE_i_reduction_stb_from_utf8_8_stb_from_utf854_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed0 = (~ (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall) & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid) | SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg0;
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed1 = (~ (redist34_i_reduction_stb_from_utf8_8_stb_from_utf854_q_33_fifo_stall_out) & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid) | SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_StallValid = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_backStall & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid;
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_toReg0 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_StallValid & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed0;
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_toReg1 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_StallValid & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_or0 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed0;
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireStall = ~ (SE_i_reduction_stb_from_utf8_8_stb_from_utf854_consumed1 & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_or0);
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_backStall = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_V0 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid & ~ (SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg0);
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_V1 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid & ~ (SE_i_reduction_stb_from_utf8_8_stb_from_utf854_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_and0 = SE_i_cmp_stb_from_utf818_V0;
    assign SE_i_reduction_stb_from_utf8_8_stb_from_utf854_wireValid = SE_i_or_cond59_stb_from_utf844_V2 & SE_i_reduction_stb_from_utf8_8_stb_from_utf854_and0;

    // SE_i_reduction_stb_from_utf8_7_stb_from_utf852(STALLENABLE,1675)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_7_stb_from_utf852_V0 = SE_i_reduction_stb_from_utf8_7_stb_from_utf852_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_o_stall | ~ (SE_i_reduction_stb_from_utf8_7_stb_from_utf852_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_7_stb_from_utf852_wireValid = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_V;

    // SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852(STALLREG,2549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid <= 1'b0;
            SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data1 <= 1'bx;
            SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid <= SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall & (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid | SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_i_valid);

            if (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data0 <= i_arrayidx87_stb_from_utf80_trunc_sel_x_b;
                SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data1 <= i_memdep_phi7_or_stb_from_utf861_q;
                SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data2 <= i_first_cleanup_xor_or_stb_from_utf862_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and0 = SE_i_or_cond59_stb_from_utf844_V0;
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and1 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_V0 & SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and0;
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and2 = SE_redist85_i_llvm_fpga_ffwd_dest_i1_tobool6224_stb_from_utf857_out_dest_data_out_5_0_1_0_V0 & SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and1;
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and3 = SE_out_i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_V1 & SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and2;
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and4 = SE_i_memdep_phi7_or_stb_from_utf861_V0 & SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and3;
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_i_valid = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_V1 & SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_and4;
    // Stall signal propagation
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid | ~ (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_i_valid);

    // Valid
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_V = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid : SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_i_valid;

    // Data0
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D0 = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data0 : i_arrayidx87_stb_from_utf80_trunc_sel_x_b;
    // Data1
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D1 = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data1 : i_memdep_phi7_or_stb_from_utf861_q;
    // Data2
    assign SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_D2 = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_valid == 1'b1 ? SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_r_data2 : i_first_cleanup_xor_or_stb_from_utf862_q;

    // redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo(STALLFIFO,902)
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_in = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_V0;
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_in = SE_out_redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_backStall;
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_data_in = i_str_063_replace_phi_stb_from_utf815_q;
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_in_bitsignaltemp = redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_in[0];
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_in_bitsignaltemp = redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_in[0];
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_out[0] = redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_out_bitsignaltemp;
    assign redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_out[0] = redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo (
        .valid_in(redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_str_063_replace_phi_stb_from_utf815_q),
        .valid_out(redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2(STALLENABLE,2162)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813(BLACKBOX,211)@97
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_0 thei_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i8_addrspace_1024_undef334(CONSTANT,47)
    assign c_i8_addrspace_1024_undef334_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);

    // i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814(BLACKBOX,228)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_stall_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    stb_from_utf8_i_llvm_fpga_pop_p1024i8_str_063_pop8_0 thei_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814 (
        .in_data_in(c_i8_addrspace_1024_undef334_q),
        .in_dir(redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q),
        .in_feedback_in_8(i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_feedback_out_8),
        .in_feedback_valid_in_8(i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_out_feedback_valid_out_8),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_backStall),
        .in_valid_in(SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V5),
        .out_data_out(i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_data_out),
        .out_feedback_stall_out_8(i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_feedback_stall_out_8),
        .out_stall_out(i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814(STALLENABLE,1534)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg0 <= SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg1 <= SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed0 = (~ (redist26_i_str_063_replace_phi_stb_from_utf815_q_33_fifo_stall_out) & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid) | SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg0;
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed1 = (~ (SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall) & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid) | SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_StallValid = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_backStall & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid;
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_toReg0 = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_StallValid & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_toReg1 = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_StallValid & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_or0 = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireStall = ~ (SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_consumed1 & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_or0);
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_backStall = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_V0 = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg0);
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_V1 = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_and0 = i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_and1 = i_llvm_fpga_ffwd_dest_p1024i8_ostr7016_stb_from_utf813_out_valid_out & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_and0;
    assign SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_wireValid = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_V0 & SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_and1;

    // SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0(STALLENABLE,1833)
    // Valid signal propagation
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_V0 = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0;
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_V1 = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1;
    // Stall signal propagation
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_0 = SE_out_i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_backStall & SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0;
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_1 = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_out & SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1;
    // Backward Enable generation
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_or0 = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_0;
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backEN = ~ (SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_1 | SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_v_s_0 = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backEN & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V1;
    // Backward Stall generation
    assign SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backStall = ~ (SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0 <= 1'b0;
            SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backEN == 1'b0)
            begin
                SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0 <= SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0 & SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_0;
            end
            else
            begin
                SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_0 <= SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_v_s_0;
            end

            if (SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backEN == 1'b0)
            begin
                SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1 <= SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1 & SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_s_tv_1;
            end
            else
            begin
                SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_R_v_1 <= SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_v_s_0;
            end

        end
    end

    // redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo(STALLFIFO,883)
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_in = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_V1;
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_in = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_backStall;
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_data_in = redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q;
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_in_bitsignaltemp = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_in[0];
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_in_bitsignaltemp = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_in[0];
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_out[0] = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_out_bitsignaltemp;
    assign redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_out[0] = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(98),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo (
        .valid_in(redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_in_bitsignaltemp),
        .stall_in(redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_in_bitsignaltemp),
        .data_in(redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q),
        .valid_out(redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_out_bitsignaltemp),
        .stall_out(redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_stall_out_bitsignaltemp),
        .data_out(redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo(STALLENABLE,1835)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg0 <= '0;
            SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg0 <= SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_toReg0;
            // Successor 1
            SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg1 <= SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed0 = (~ (SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backStall) & SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid) | SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg0;
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_stall_out) & SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid) | SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg1;
    // Consuming
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_StallValid = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_backStall & SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid;
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_toReg0 = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_StallValid & SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed0;
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_toReg1 = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_StallValid & SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_or0 = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed0;
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireStall = ~ (SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_consumed1 & SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_or0);
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_backStall = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_V0 = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid & ~ (SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg0);
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_V1 = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid & ~ (SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_wireValid = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166(BITJOIN,1065)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_q = i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166(BITSELECT,1066)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_q[0:0]);

    // redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo(STALLFIFO,954)
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_V1;
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_in = SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall;
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_b;
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_in_bitsignaltemp = redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_in[0];
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_in_bitsignaltemp = redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_in[0];
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_out[0] = redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_out_bitsignaltemp;
    assign redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_out[0] = redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo (
        .valid_in(redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_b),
        .valid_out(redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166(STALLENABLE,1524)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed0 = (~ (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed1 = (~ (redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_wireValid = i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_valid_out;

    // bubble_join_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo(BITJOIN,1112)
    assign bubble_join_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_q = redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_data_out;

    // bubble_select_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo(BITSELECT,1113)
    assign bubble_select_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_b = $unsigned(bubble_join_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166(BLACKBOX,223)@194
    // in in_stall_in@20000000
    // out out_data_out@195
    // out out_feedback_stall_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@195
    stb_from_utf8_i_llvm_fpga_pop_i1_memdep_phi10_pop11_0 thei_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_b),
        .in_feedback_in_11(i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_feedback_out_11),
        .in_feedback_valid_in_11(i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_feedback_valid_out_11),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_backStall),
        .in_valid_in(SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_feedback_stall_out_11),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_lm2545_toi1_intcast_stb_from_utf8231_sel_x(BITSELECT,649)@289
    assign i_lm2545_toi1_intcast_stb_from_utf8231_sel_x_b = bubble_select_i_llvm_fpga_mem_lm2545_stb_from_utf8229_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232(BLACKBOX,232)@289
    // in in_stall_in@20000000
    // out out_data_out@290
    // out out_feedback_out_11@20000000
    // out out_feedback_valid_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@290
    stb_from_utf8_i_llvm_fpga_push_i1_memdep_phi10_push11_0 thei_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232 (
        .in_data_in(i_lm2545_toi1_intcast_stb_from_utf8231_sel_x_b),
        .in_feedback_stall_in_11(i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_feedback_stall_out_11),
        .in_keep_going(bubble_select_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_V0),
        .out_data_out(),
        .out_feedback_out_11(i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_feedback_out_11),
        .out_feedback_valid_out_11(i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_feedback_valid_out_11),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo(STALLENABLE,1969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg0 <= '0;
            SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg0 <= SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_toReg0;
            // Successor 1
            SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg1 <= SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall) & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid) | SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg0;
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed1 = (~ (SE_redist82_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_95_0_backStall) & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid) | SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg1;
    // Consuming
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_StallValid = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_backStall & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid;
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_toReg0 = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_StallValid & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed0;
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_toReg1 = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_StallValid & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_or0 = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed0;
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireStall = ~ (SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_consumed1 & SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_or0);
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_backStall = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_V0 = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid & ~ (SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg0);
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_V1 = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid & ~ (SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_wireValid = redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_valid_out;

    // i_llvm_fpga_mem_lm2545_stb_from_utf8229(BLACKBOX,215)@257
    // in in_i_stall@20000000
    // out out_lm2545_stb_from_utf8_avm_address@20000000
    // out out_lm2545_stb_from_utf8_avm_burstcount@20000000
    // out out_lm2545_stb_from_utf8_avm_byteenable@20000000
    // out out_lm2545_stb_from_utf8_avm_enable@20000000
    // out out_lm2545_stb_from_utf8_avm_read@20000000
    // out out_lm2545_stb_from_utf8_avm_write@20000000
    // out out_lm2545_stb_from_utf8_avm_writedata@20000000
    // out out_o_readdata@289
    // out out_o_stall@20000000
    // out out_o_valid@289
    stb_from_utf8_i_llvm_fpga_mem_lm2545_0 thei_llvm_fpga_mem_lm2545_stb_from_utf8229 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D0),
        .in_i_dependence(SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D1),
        .in_i_predicate(SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_backStall),
        .in_i_valid(SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_V0),
        .in_lm2545_stb_from_utf8_avm_readdata(in_lm2545_stb_from_utf8_avm_readdata),
        .in_lm2545_stb_from_utf8_avm_readdatavalid(in_lm2545_stb_from_utf8_avm_readdatavalid),
        .in_lm2545_stb_from_utf8_avm_waitrequest(in_lm2545_stb_from_utf8_avm_waitrequest),
        .in_lm2545_stb_from_utf8_avm_writeack(in_lm2545_stb_from_utf8_avm_writeack),
        .out_lm2545_stb_from_utf8_avm_address(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_address),
        .out_lm2545_stb_from_utf8_avm_burstcount(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_burstcount),
        .out_lm2545_stb_from_utf8_avm_byteenable(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_byteenable),
        .out_lm2545_stb_from_utf8_avm_enable(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_enable),
        .out_lm2545_stb_from_utf8_avm_read(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_read),
        .out_lm2545_stb_from_utf8_avm_write(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_write),
        .out_lm2545_stb_from_utf8_avm_writedata(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229(STALLENABLE,1508)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg0 <= SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg1 <= SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg2 <= SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg3 <= SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed0 = (~ (SE_out_redist110_i_cmp17_stb_from_utf8120_q_94_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid) | SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed1 = (~ (SE_out_redist109_i_cmp29_stb_from_utf831_q_192_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid) | SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed2 = (~ (SE_join_for_coalesced_delay_0_backStall) & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid) | SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg2;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed3 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall) & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid) | SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_StallValid = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_backStall & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg0 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_StallValid & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg1 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_StallValid & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg2 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_StallValid & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed2;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_toReg3 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_StallValid & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or0 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or1 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed1 & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or0;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or2 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed2 & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or1;
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_consumed3 & SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_or2);
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_backStall = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V0 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V1 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V2 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg2);
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V3 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_wireValid = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232(STALLENABLE,1541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg0 <= '0;
            SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg0 <= SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_toReg0;
            // Successor 1
            SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg1 <= SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_toReg1;
        end
    end
    // Input Stall processing
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed0 = (~ (i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_out_stall_out) & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid) | SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed1 = (~ (i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_stall_out) & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid) | SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg1;
    // Consuming
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_StallValid = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_toReg0 = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_StallValid & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_toReg1 = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_StallValid & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed1;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_or0 = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireStall = ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_consumed1 & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_or0);
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_backStall = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireStall;
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid & ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg0);
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_V1 = SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid & ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_fromReg1);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_and0 = SE_out_i_llvm_fpga_mem_lm2545_stb_from_utf8229_V3;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_wireValid = SE_out_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_and0;

    // SE_out_i_llvm_fpga_push_i8_push6_stb_from_utf8230(STALLENABLE,1552)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i8_push6_stb_from_utf8230_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i8_push6_stb_from_utf8230_wireValid = i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_valid_out;

    // bubble_join_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo(BITJOIN,1289)
    assign bubble_join_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_q = redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_data_out;

    // bubble_select_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo(BITSELECT,1290)
    assign bubble_select_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_b = $unsigned(bubble_join_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_lm2545_stb_from_utf8229(BITJOIN,1039)
    assign bubble_join_i_llvm_fpga_mem_lm2545_stb_from_utf8229_q = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm2545_stb_from_utf8229(BITSELECT,1040)
    assign bubble_select_i_llvm_fpga_mem_lm2545_stb_from_utf8229_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm2545_stb_from_utf8229_q[7:0]);

    // i_llvm_fpga_push_i8_push6_stb_from_utf8230(BLACKBOX,237)@289
    // in in_stall_in@20000000
    // out out_data_out@290
    // out out_feedback_out_6@20000000
    // out out_feedback_valid_out_6@20000000
    // out out_stall_out@20000000
    // out out_valid_out@290
    stb_from_utf8_i_llvm_fpga_push_i8_push6_0 thei_llvm_fpga_push_i8_push6_stb_from_utf8230 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_lm2545_stb_from_utf8229_b),
        .in_feedback_stall_in_6(i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_feedback_stall_out_6),
        .in_keep_going(bubble_select_redist81_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_93_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i8_push6_stb_from_utf8230_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi10_push11_stb_from_utf8232_V1),
        .out_data_out(),
        .out_feedback_out_6(i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_feedback_out_6),
        .out_feedback_valid_out_6(i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_feedback_valid_out_6),
        .out_stall_out(i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(BITJOIN,1109)
    assign bubble_join_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q = redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out;

    // bubble_select_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(BITSELECT,1110)
    assign bubble_select_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b = $unsigned(bubble_join_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q[0:0]);

    // c_i8_undef333(CONSTANT,48)
    assign c_i8_undef333_q = $unsigned(8'b00000000);

    // i_llvm_fpga_pop_i8_pop6_stb_from_utf811(BLACKBOX,227)@95
    // in in_stall_in@20000000
    // out out_data_out@96
    // out out_feedback_stall_out_6@20000000
    // out out_stall_out@20000000
    // out out_valid_out@96
    stb_from_utf8_i_llvm_fpga_pop_i8_pop6_0 thei_llvm_fpga_pop_i8_pop6_stb_from_utf811 (
        .in_data_in(c_i8_undef333_q),
        .in_dir(bubble_select_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b),
        .in_feedback_in_6(i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_feedback_out_6),
        .in_feedback_valid_in_6(i_llvm_fpga_push_i8_push6_stb_from_utf8230_out_feedback_valid_out_6),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_backStall),
        .in_valid_in(SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_data_out),
        .out_feedback_stall_out_6(i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_feedback_stall_out_6),
        .out_stall_out(i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817(BLACKBOX,226)@95
    // in in_stall_in@20000000
    // out out_data_out@96
    // out out_feedback_stall_out_7@20000000
    // out out_stall_out@20000000
    // out out_valid_out@96
    stb_from_utf8_i_llvm_fpga_pop_i32_i_064_pop7_0 thei_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817 (
        .in_data_in(c_i32_0335_q),
        .in_dir(bubble_select_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b),
        .in_feedback_in_7(i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_feedback_out_7),
        .in_feedback_valid_in_7(i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_out_feedback_valid_out_7),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_backStall),
        .in_valid_in(SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out),
        .out_feedback_stall_out_7(i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_feedback_stall_out_7),
        .out_stall_out(i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0(STALLENABLE,1832)
    // Valid signal propagation
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V0 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V1 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V2 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V3 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V4 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V5 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5;
    // Stall signal propagation
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_0 = SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_backStall & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_1 = SE_redist6_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_backStall & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_2 = i_llvm_fpga_pop_i17_cleanups_pop13_stb_from_utf80_out_stall_out & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_stall_out & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_stall_out & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_5 = i_llvm_fpga_pop_p1024i8_str_063_pop8_stb_from_utf814_out_stall_out & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5;
    // Backward Enable generation
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or0 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_0;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or1 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_1 | SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or0;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or2 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_2 | SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or1;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or3 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_3 | SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or2;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or4 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_4 | SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or3;
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN = ~ (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_5 | SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_or4);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0 = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0;
    // Backward Stall generation
    assign SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backStall = ~ (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0 <= 1'b0;
            SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1 <= 1'b0;
            SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2 <= 1'b0;
            SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3 <= 1'b0;
            SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4 <= 1'b0;
            SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b0)
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0 & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_0;
            end
            else
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_0 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
            end

            if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b0)
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1 & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_1;
            end
            else
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_1 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
            end

            if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b0)
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2 & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_2;
            end
            else
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_2 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
            end

            if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b0)
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3 & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_3;
            end
            else
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_3 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
            end

            if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b0)
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4 & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_4;
            end
            else
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_4 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
            end

            if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b0)
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5 & SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_s_tv_5;
            end
            else
            begin
                SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_R_v_5 <= SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_v_s_0;
            end

        end
    end

    // SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(STALLENABLE,1831)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0 <= '0;
            SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1 <= '0;
            SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0 <= SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0;
            // Successor 1
            SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1 <= SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1;
            // Successor 2
            SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg2 <= SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0 = (~ (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backStall) & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1 = (~ (i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_stall_out) & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed2 = (~ (i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_stall_out) & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg2;
    // Consuming
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg2 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or1 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1 & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0;
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall = ~ (SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed2 & SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or1);
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0);
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1);
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V2 = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid = redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out;

    // redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(STALLFIFO,880)
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V13;
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in = SE_out_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall;
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_in = bubble_select_stb_from_utf8_B2_merge_reg_aunroll_x_b;
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp = redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in[0];
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp = redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in[0];
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out[0] = redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp;
    assign redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out[0] = redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(95),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo (
        .valid_in(redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_stb_from_utf8_B2_merge_reg_aunroll_x_b),
        .valid_out(redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg(STALLFIFO,2546)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V12;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(290),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg(STALLFIFO,2545)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V11;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg(STALLFIFO,2544)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V10;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183(BLACKBOX,209)@226
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_0 thei_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_V0),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_dest_data_out_0_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10(STALLENABLE,2178)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_backStall = i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_out;

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg(STALLFIFO,2543)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V9;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(226),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164(BLACKBOX,201)@195
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tobool6221_0 thei_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9(STALLENABLE,2176)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_backStall = i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_out;

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg(STALLFIFO,2542)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V8;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(195),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150(BLACKBOX,210)@195
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_0 thei_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_V0),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_dest_data_out_0_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8(STALLENABLE,2174)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_backStall = i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_out;

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg(STALLFIFO,2541)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V7;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(195),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg(STALLFIFO,2540)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V6;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(193),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115(STALLENABLE,1482)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_backStall = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_wireValid = i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115(BLACKBOX,202)@96
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i1_tobool6222_0 thei_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_V0),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6(STALLENABLE,2170)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_backStall = i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_out;

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg(STALLFIFO,2539)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V5;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg(STALLFIFO,2538)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V4;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(130),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg(STALLFIFO,2537)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V3;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg(STALLFIFO,2536)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V2;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg(STALLFIFO,2535)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V1;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(97),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,1083)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,1084)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,1739)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = stb_from_utf8_B2_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // stb_from_utf8_B2_merge_reg_aunroll_x(BLACKBOX,658)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    stb_from_utf8_B2_merge_reg thestb_from_utf8_B2_merge_reg_aunroll_x (
        .in_stall_in(SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(stb_from_utf8_B2_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(stb_from_utf8_B2_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_stb_from_utf8_B2_merge_reg_aunroll_x(STALLENABLE,1780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg13 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg0 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg1 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg2 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg3 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg4 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg5 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg6 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg7 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg8 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg9 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg10 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg11 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg12 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg13 <= SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg13;
        end
    end
    // Input Stall processing
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg0;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg1;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg2;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg3;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg4;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed5 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_6_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg5;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed6 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_7_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg6;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed7 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_8_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg7;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed8 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_9_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg8;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed9 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_10_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg9;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed10 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_11_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg10;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed11 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_12_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg11;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed12 = (~ (bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_13_reg_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg12;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed13 = (~ (redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out) & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid) | SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg13;
    // Consuming
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_backStall & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg0 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed0;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg1 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed1;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg2 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed2;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg3 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed3;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg4 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed4;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg5 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed5;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg6 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed6;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg7 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed7;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg8 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed8;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg9 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed9;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg10 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed10;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg11 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed11;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg12 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed12;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_toReg13 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_StallValid & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed13;
    // Backward Stall generation
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or0 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed0;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or1 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed1 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or0;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or2 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed2 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or1;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or3 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed3 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or2;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or4 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed4 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or3;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or5 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed5 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or4;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or6 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed6 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or5;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or7 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed7 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or6;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or8 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed8 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or7;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or9 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed9 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or8;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or10 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed10 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or9;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or11 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed11 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or10;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or12 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed12 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or11;
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireStall = ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_consumed13 & SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_or12);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_backStall = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V0 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg0);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V1 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg1);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V2 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg2);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V3 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg3);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V4 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg4);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V5 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg5);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V6 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg6);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V7 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg7);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V8 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg8);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V9 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg9);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V10 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg10);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V11 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg11);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V12 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg12);
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V13 = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid & ~ (SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_fromReg13);
    // Computing multiple Valid(s)
    assign SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_wireValid = stb_from_utf8_B2_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg(STALLFIFO,2534)
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_in = SE_out_stb_from_utf8_B2_merge_reg_aunroll_x_V0;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1(STALLENABLE,2160)
    // Valid signal propagation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_stall_out | ~ (SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_wireValid = bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_reg_valid_out;

    // SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811(STALLENABLE,1532)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_V0 = SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_backStall = SE_i_or_cond59_stb_from_utf844_backStall | ~ (SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_and0 = i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_and1 = i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_valid_out & SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_and0;
    assign SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_wireValid = SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_V0 & SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_and1;

    // i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810(BLACKBOX,208)@96
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_dest_i8_unnamed_12_stb_from_utf80 thei_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_backStall),
        .in_valid_in(SE_out_bubble_out_stb_from_utf8_B2_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810(BITJOIN,1022)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_q = i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810(BITSELECT,1023)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_q[7:0]);

    // bubble_join_i_llvm_fpga_pop_i8_pop6_stb_from_utf811(BITJOIN,1077)
    assign bubble_join_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_q = i_llvm_fpga_pop_i8_pop6_stb_from_utf811_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i8_pop6_stb_from_utf811(BITSELECT,1078)
    assign bubble_select_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_b = $unsigned(bubble_join_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_q[7:0]);

    // redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0(REG,881)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_backEN == 1'b1)
        begin
            redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q <= $unsigned(bubble_select_redist4_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b);
        end
    end

    // i_replace_phi_stb_from_utf812(MUX,382)@96
    assign i_replace_phi_stb_from_utf812_s = redist5_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_0_q;
    always @(i_replace_phi_stb_from_utf812_s or bubble_select_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_b or bubble_select_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_b)
    begin
        unique case (i_replace_phi_stb_from_utf812_s)
            1'b0 : i_replace_phi_stb_from_utf812_q = bubble_select_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_b;
            1'b1 : i_replace_phi_stb_from_utf812_q = bubble_select_i_llvm_fpga_ffwd_dest_i8_unnamed_stb_from_utf812_stb_from_utf810_b;
            default : i_replace_phi_stb_from_utf812_q = 8'b0;
        endcase
    end

    // redist29_i_replace_phi_stb_from_utf812_q_1_0(REG,905)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_replace_phi_stb_from_utf812_q_1_0_q <= $unsigned(8'b00000000);
        end
        else if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b1)
        begin
            redist29_i_replace_phi_stb_from_utf812_q_1_0_q <= $unsigned(i_replace_phi_stb_from_utf812_q);
        end
    end

    // SE_i_or_cond59_stb_from_utf844(STALLENABLE,1577)
    // Valid signal propagation
    assign SE_i_or_cond59_stb_from_utf844_V0 = SE_i_or_cond59_stb_from_utf844_R_v_0;
    assign SE_i_or_cond59_stb_from_utf844_V1 = SE_i_or_cond59_stb_from_utf844_R_v_1;
    assign SE_i_or_cond59_stb_from_utf844_V2 = SE_i_or_cond59_stb_from_utf844_R_v_2;
    assign SE_i_or_cond59_stb_from_utf844_V3 = SE_i_or_cond59_stb_from_utf844_R_v_3;
    assign SE_i_or_cond59_stb_from_utf844_V4 = SE_i_or_cond59_stb_from_utf844_R_v_4;
    assign SE_i_or_cond59_stb_from_utf844_V5 = SE_i_or_cond59_stb_from_utf844_R_v_5;
    assign SE_i_or_cond59_stb_from_utf844_V6 = SE_i_or_cond59_stb_from_utf844_R_v_6;
    assign SE_i_or_cond59_stb_from_utf844_V7 = SE_i_or_cond59_stb_from_utf844_R_v_7;
    // Stall signal propagation
    assign SE_i_or_cond59_stb_from_utf844_s_tv_0 = SR_SE_i_reduction_stb_from_utf8_7_stb_from_utf852_backStall & SE_i_or_cond59_stb_from_utf844_R_v_0;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_1 = redist59_i_or_cond59_stb_from_utf844_q_34_fifo_stall_out & SE_i_or_cond59_stb_from_utf844_R_v_1;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_2 = SE_i_reduction_stb_from_utf8_8_stb_from_utf854_backStall & SE_i_or_cond59_stb_from_utf844_R_v_2;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_3 = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_out & SE_i_or_cond59_stb_from_utf844_R_v_3;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_4 = redist0_i_tobool1_stb_from_utf821_cmp_sign_q_97_fifo_stall_out & SE_i_or_cond59_stb_from_utf844_R_v_4;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_5 = redist106_i_cmp29_stb_from_utf831_q_33_fifo_stall_out & SE_i_or_cond59_stb_from_utf844_R_v_5;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_6 = redist99_i_cmp6_stb_from_utf825_q_33_fifo_stall_out & SE_i_or_cond59_stb_from_utf844_R_v_6;
    assign SE_i_or_cond59_stb_from_utf844_s_tv_7 = redist38_i_reduction_stb_from_utf8_6_stb_from_utf851_q_98_fifo_stall_out & SE_i_or_cond59_stb_from_utf844_R_v_7;
    // Backward Enable generation
    assign SE_i_or_cond59_stb_from_utf844_or0 = SE_i_or_cond59_stb_from_utf844_s_tv_0;
    assign SE_i_or_cond59_stb_from_utf844_or1 = SE_i_or_cond59_stb_from_utf844_s_tv_1 | SE_i_or_cond59_stb_from_utf844_or0;
    assign SE_i_or_cond59_stb_from_utf844_or2 = SE_i_or_cond59_stb_from_utf844_s_tv_2 | SE_i_or_cond59_stb_from_utf844_or1;
    assign SE_i_or_cond59_stb_from_utf844_or3 = SE_i_or_cond59_stb_from_utf844_s_tv_3 | SE_i_or_cond59_stb_from_utf844_or2;
    assign SE_i_or_cond59_stb_from_utf844_or4 = SE_i_or_cond59_stb_from_utf844_s_tv_4 | SE_i_or_cond59_stb_from_utf844_or3;
    assign SE_i_or_cond59_stb_from_utf844_or5 = SE_i_or_cond59_stb_from_utf844_s_tv_5 | SE_i_or_cond59_stb_from_utf844_or4;
    assign SE_i_or_cond59_stb_from_utf844_or6 = SE_i_or_cond59_stb_from_utf844_s_tv_6 | SE_i_or_cond59_stb_from_utf844_or5;
    assign SE_i_or_cond59_stb_from_utf844_backEN = ~ (SE_i_or_cond59_stb_from_utf844_s_tv_7 | SE_i_or_cond59_stb_from_utf844_or6);
    // Determine whether to write valid data into the first register stage
    assign SE_i_or_cond59_stb_from_utf844_v_s_0 = SE_i_or_cond59_stb_from_utf844_backEN & SE_out_i_llvm_fpga_pop_i8_pop6_stb_from_utf811_V0;
    // Backward Stall generation
    assign SE_i_or_cond59_stb_from_utf844_backStall = ~ (SE_i_or_cond59_stb_from_utf844_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_cond59_stb_from_utf844_R_v_0 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_1 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_2 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_3 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_4 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_5 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_6 <= 1'b0;
            SE_i_or_cond59_stb_from_utf844_R_v_7 <= 1'b0;
        end
        else
        begin
            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_0 <= SE_i_or_cond59_stb_from_utf844_R_v_0 & SE_i_or_cond59_stb_from_utf844_s_tv_0;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_0 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_1 <= SE_i_or_cond59_stb_from_utf844_R_v_1 & SE_i_or_cond59_stb_from_utf844_s_tv_1;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_1 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_2 <= SE_i_or_cond59_stb_from_utf844_R_v_2 & SE_i_or_cond59_stb_from_utf844_s_tv_2;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_2 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_3 <= SE_i_or_cond59_stb_from_utf844_R_v_3 & SE_i_or_cond59_stb_from_utf844_s_tv_3;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_3 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_4 <= SE_i_or_cond59_stb_from_utf844_R_v_4 & SE_i_or_cond59_stb_from_utf844_s_tv_4;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_4 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_5 <= SE_i_or_cond59_stb_from_utf844_R_v_5 & SE_i_or_cond59_stb_from_utf844_s_tv_5;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_5 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_6 <= SE_i_or_cond59_stb_from_utf844_R_v_6 & SE_i_or_cond59_stb_from_utf844_s_tv_6;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_6 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

            if (SE_i_or_cond59_stb_from_utf844_backEN == 1'b0)
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_7 <= SE_i_or_cond59_stb_from_utf844_R_v_7 & SE_i_or_cond59_stb_from_utf844_s_tv_7;
            end
            else
            begin
                SE_i_or_cond59_stb_from_utf844_R_v_7 <= SE_i_or_cond59_stb_from_utf844_v_s_0;
            end

        end
    end

    // redist30_i_replace_phi_stb_from_utf812_q_33_fifo(STALLFIFO,906)
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_in = SE_i_or_cond59_stb_from_utf844_V3;
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_in = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_backStall;
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_data_in = redist29_i_replace_phi_stb_from_utf812_q_1_0_q;
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_in_bitsignaltemp = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_in[0];
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_in_bitsignaltemp = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_in[0];
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_out[0] = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_out_bitsignaltemp;
    assign redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_out[0] = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist30_i_replace_phi_stb_from_utf812_q_33_fifo (
        .valid_in(redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(redist29_i_replace_phi_stb_from_utf812_q_1_0_q),
        .valid_out(redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist30_i_replace_phi_stb_from_utf812_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist30_i_replace_phi_stb_from_utf812_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist30_i_replace_phi_stb_from_utf812_q_33_fifo(BITJOIN,1163)
    assign bubble_join_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_q = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_data_out;

    // bubble_select_redist30_i_replace_phi_stb_from_utf812_q_33_fifo(BITSELECT,1164)
    assign bubble_select_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_b = $unsigned(bubble_join_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_q[7:0]);

    // SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo(STALLENABLE,1875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg0 <= '0;
            SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg0 <= SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg1 <= SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed0 = (~ (SE_i_cmp97_stb_from_utf867_backStall) & SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid) | SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg0;
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed1 = (~ (SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backStall) & SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid) | SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_StallValid = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_backStall & SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid;
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_toReg0 = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_StallValid & SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed0;
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_toReg1 = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_StallValid & SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_or0 = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed0;
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireStall = ~ (SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_consumed1 & SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_or0);
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_backStall = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_V0 = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid & ~ (SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg0);
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_V1 = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid & ~ (SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_wireValid = redist30_i_replace_phi_stb_from_utf812_q_33_fifo_valid_out;

    // SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0(STALLREG,2548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid <= 1'b0;
            SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_data0 <= 8'bxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid <= SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backStall & (SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid | SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_i_valid);

            if (SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_data0 <= $unsigned(bubble_select_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_i_valid = SE_out_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backStall = SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid | ~ (SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_i_valid);

    // Valid
    assign SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V = SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid == 1'b1 ? SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid : SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_i_valid;

    assign SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_D0 = SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_valid == 1'b1 ? SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_r_data0 : bubble_select_redist30_i_replace_phi_stb_from_utf812_q_33_fifo_b;

    // redist31_i_replace_phi_stb_from_utf812_q_34_0(REG,907)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_replace_phi_stb_from_utf812_q_34_0_q <= $unsigned(8'b00000000);
        end
        else if (SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN == 1'b1)
        begin
            redist31_i_replace_phi_stb_from_utf812_q_34_0_q <= $unsigned(SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_D0);
        end
    end

    // SE_redist31_i_replace_phi_stb_from_utf812_q_34_0(STALLENABLE,1876)
    // Valid signal propagation
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V0 = SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0;
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V1 = SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1;
    // Stall signal propagation
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_0 = SE_i_or_cond4_stb_from_utf866_backStall & SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0;
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_1 = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_out & SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1;
    // Backward Enable generation
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_or0 = SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_0;
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN = ~ (SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_1 | SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_v_s_0 = SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN & SR_SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V;
    // Backward Stall generation
    assign SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backStall = ~ (SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0 <= 1'b0;
            SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN == 1'b0)
            begin
                SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0 <= SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0 & SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_0;
            end
            else
            begin
                SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_0 <= SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_v_s_0;
            end

            if (SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_backEN == 1'b0)
            begin
                SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1 <= SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1 & SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_s_tv_1;
            end
            else
            begin
                SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_R_v_1 <= SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_v_s_0;
            end

        end
    end

    // redist32_i_replace_phi_stb_from_utf812_q_66_fifo(STALLFIFO,908)
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_in = SE_redist31_i_replace_phi_stb_from_utf812_q_34_0_V1;
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_in = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_backStall;
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_data_in = redist31_i_replace_phi_stb_from_utf812_q_34_0_q;
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_in_bitsignaltemp = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_in[0];
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_in_bitsignaltemp = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_in[0];
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_out[0] = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_out_bitsignaltemp;
    assign redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_out[0] = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist32_i_replace_phi_stb_from_utf812_q_66_fifo (
        .valid_in(redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(redist31_i_replace_phi_stb_from_utf812_q_34_0_q),
        .valid_out(redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_replace_phi_stb_from_utf812_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_replace_phi_stb_from_utf812_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist32_i_replace_phi_stb_from_utf812_q_66_fifo(BITJOIN,1166)
    assign bubble_join_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_q = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_data_out;

    // bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo(BITSELECT,1167)
    assign bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b = $unsigned(bubble_join_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_q[7:0]);

    // SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo(STALLENABLE,1878)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg0 <= '0;
            SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg1 <= '0;
            SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg0 <= SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg1 <= SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg1;
            // Successor 2
            SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg2 <= SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed0 = (~ (SE_i_cmp9_stb_from_utf828_backStall) & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid) | SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg0;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed1 = (~ (SE_i_or_cond_not_stb_from_utf897_backStall) & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid) | SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg1;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed2 = (~ (redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_out) & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid) | SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg2;
    // Consuming
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_StallValid = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_backStall & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg0 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_StallValid & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed0;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg1 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_StallValid & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed1;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_toReg2 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_StallValid & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_or0 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed0;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_or1 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed1 & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_or0;
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireStall = ~ (SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_consumed2 & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_or1);
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_backStall = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V0 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid & ~ (SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg0);
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V1 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid & ~ (SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg1);
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V2 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid & ~ (SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_wireValid = redist32_i_replace_phi_stb_from_utf812_q_66_fifo_valid_out;

    // redist33_i_replace_phi_stb_from_utf812_q_99_fifo(STALLFIFO,909)
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_in = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V2;
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_in = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_backStall;
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_data_in = bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b;
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_in_bitsignaltemp = redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_in[0];
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_in_bitsignaltemp = redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_in[0];
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_out[0] = redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_out_bitsignaltemp;
    assign redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_out[0] = redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(8),
        .IMPL("ram")
    ) theredist33_i_replace_phi_stb_from_utf812_q_99_fifo (
        .valid_in(redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_in_bitsignaltemp),
        .stall_in(redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_b),
        .valid_out(redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_out_bitsignaltemp),
        .stall_out(redist33_i_replace_phi_stb_from_utf812_q_99_fifo_stall_out_bitsignaltemp),
        .data_out(redist33_i_replace_phi_stb_from_utf812_q_99_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist33_i_replace_phi_stb_from_utf812_q_99_fifo(BITJOIN,1169)
    assign bubble_join_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_q = redist33_i_replace_phi_stb_from_utf812_q_99_fifo_data_out;

    // bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo(BITSELECT,1170)
    assign bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b = $unsigned(bubble_join_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_q[7:0]);

    // i_conv_stb_from_utf820_sel_x(BITSELECT,632)@195
    assign i_conv_stb_from_utf820_sel_x_b = {24'b000000000000000000000000, bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b[7:0]};

    // i_conv_stb_from_utf820_vt_select_7(BITSELECT,183)@195
    assign i_conv_stb_from_utf820_vt_select_7_b = i_conv_stb_from_utf820_sel_x_b[7:0];

    // i_conv_stb_from_utf820_vt_join(BITJOIN,182)@195
    assign i_conv_stb_from_utf820_vt_join_q = {i_conv_stb_from_utf820_vt_const_31_q, i_conv_stb_from_utf820_vt_select_7_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(BITJOIN,647)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2123_q, bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b, bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x(CHOOSEBITS,646)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(BITJOIN,644)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2123_q, bubble_select_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_b, bubble_select_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_b, bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x(CHOOSEBITS,643)@195
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_a[0:0]};

    // i_or152_stb_from_utf8172_vt_const_31(CONSTANT,260)
    assign i_or152_stb_from_utf8172_vt_const_31_q = $unsigned(22'b0000000000000000110111);

    // i_and147_stb_from_utf8147_vt_const_31(CONSTANT,148)
    assign i_and147_stb_from_utf8147_vt_const_31_q = $unsigned(22'b0000000000000000000000);

    // c_i32_1023361(CONSTANT,13)
    assign c_i32_1023361_q = $unsigned(32'b00000000000000000000001111111111);

    // c_i32_65536358(CONSTANT,28)
    assign c_i32_65536358_q = $unsigned(32'b11111111111111110000000000000000);

    // i_sub_stb_from_utf8140(ADD,385)@195
    assign i_sub_stb_from_utf8140_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_NO_NAME_x_q};
    assign i_sub_stb_from_utf8140_b = {1'b0, c_i32_65536358_q};
    assign i_sub_stb_from_utf8140_o = $unsigned(i_sub_stb_from_utf8140_a) + $unsigned(i_sub_stb_from_utf8140_b);
    assign i_sub_stb_from_utf8140_q = i_sub_stb_from_utf8140_o[32:0];

    // bgTrunc_i_sub_stb_from_utf8140_sel_x(BITSELECT,561)@195
    assign bgTrunc_i_sub_stb_from_utf8140_sel_x_b = i_sub_stb_from_utf8140_q[31:0];

    // i_and151_stb_from_utf8171(LOGICAL,151)@195
    assign i_and151_stb_from_utf8171_q = bgTrunc_i_sub_stb_from_utf8140_sel_x_b & c_i32_1023361_q;

    // i_and151_stb_from_utf8171_vt_select_9(BITSELECT,154)@195
    assign i_and151_stb_from_utf8171_vt_select_9_b = i_and151_stb_from_utf8171_q[9:0];

    // i_and151_stb_from_utf8171_vt_join(BITJOIN,153)@195
    assign i_and151_stb_from_utf8171_vt_join_q = {i_and147_stb_from_utf8147_vt_const_31_q, i_and151_stb_from_utf8171_vt_select_9_b};

    // i_or152_stb_from_utf8172_BitSelect_for_a(BITSELECT,678)@195
    assign i_or152_stb_from_utf8172_BitSelect_for_a_b = i_and151_stb_from_utf8171_vt_join_q[9:0];

    // i_or152_stb_from_utf8172_join(BITJOIN,679)@195
    assign i_or152_stb_from_utf8172_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, VCC_q, VCC_q, GND_q, VCC_q, VCC_q, VCC_q, i_or152_stb_from_utf8172_BitSelect_for_a_b};

    // i_or152_stb_from_utf8172_vt_select_9(BITSELECT,262)@195
    assign i_or152_stb_from_utf8172_vt_select_9_b = i_or152_stb_from_utf8172_join_q[9:0];

    // i_or152_stb_from_utf8172_vt_join(BITJOIN,261)@195
    assign i_or152_stb_from_utf8172_vt_join_q = {i_or152_stb_from_utf8172_vt_const_31_q, i_or152_stb_from_utf8172_vt_select_9_b};

    // i_val_stb_from_utf8173(MUX,435)@195
    assign i_val_stb_from_utf8173_s = i_reduction_stb_from_utf8_39_stb_from_utf8132_q;
    always @(i_val_stb_from_utf8173_s or i_or152_stb_from_utf8172_vt_join_q or i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_q)
    begin
        unique case (i_val_stb_from_utf8173_s)
            1'b0 : i_val_stb_from_utf8173_q = i_or152_stb_from_utf8172_vt_join_q;
            1'b1 : i_val_stb_from_utf8173_q = i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_reduction_stb_from_utf8_33_shuffle_stb_from_utf80_NO_NAME_x_q;
            default : i_val_stb_from_utf8173_q = 32'b0;
        endcase
    end

    // i_val258_stb_from_utf8174(MUX,433)@195
    assign i_val258_stb_from_utf8174_s = i_reduction_stb_from_utf8_31_stb_from_utf8126_q;
    always @(i_val258_stb_from_utf8174_s or i_val_stb_from_utf8173_q or i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_q)
    begin
        unique case (i_val258_stb_from_utf8174_s)
            1'b0 : i_val258_stb_from_utf8174_q = i_val_stb_from_utf8173_q;
            1'b1 : i_val258_stb_from_utf8174_q = i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_NO_NAME_x_q;
            default : i_val258_stb_from_utf8174_q = 32'b0;
        endcase
    end

    // i_tobool1_not_stb_from_utf823(LOGICAL,386)@195
    assign i_tobool1_not_stb_from_utf823_q = redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_q ^ VCC_q;

    // i_acl_183_stb_from_utf827(LOGICAL,72)@195
    assign i_acl_183_stb_from_utf827_q = redist92_i_cmp_stb_from_utf818_c_99_0_q & i_tobool1_not_stb_from_utf823_q;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1777)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall = SR_SE_i_val261_stb_from_utf8185_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_redist83_i_llvm_fpga_mem_ml3_stb_from_utf890_out_o_readdata_33_fifo_V2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and3 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V5 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and2;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and4 = SE_out_redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_V2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and3;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_and4;

    // SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo(STALLENABLE,1880)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg0 <= '0;
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg1 <= '0;
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg2 <= '0;
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg0 <= SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg0;
            // Successor 1
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg1 <= SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg1;
            // Successor 2
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg2 <= SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg2;
            // Successor 3
            SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg3 <= SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid) | SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg0;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_2s_v32i32_and137_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid) | SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg1;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid) | SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg2;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed3 = (~ (SR_SE_i_val261_stb_from_utf8185_backStall) & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid) | SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg3;
    // Consuming
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_StallValid = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_backStall & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg0 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_StallValid & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed0;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg1 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_StallValid & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed1;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg2 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_StallValid & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed2;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_toReg3 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_StallValid & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or0 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed0;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or1 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed1 & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or0;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or2 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed2 & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or1;
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireStall = ~ (SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_consumed3 & SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_or2);
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_backStall = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V0 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid & ~ (SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg0);
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V1 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid & ~ (SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg1);
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V2 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid & ~ (SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg2);
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V3 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid & ~ (SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_wireValid = redist33_i_replace_phi_stb_from_utf812_q_99_fifo_valid_out;

    // SE_i_acl_183_stb_from_utf827(STALLENABLE,1379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_183_stb_from_utf827_fromReg0 <= '0;
            SE_i_acl_183_stb_from_utf827_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_183_stb_from_utf827_fromReg0 <= SE_i_acl_183_stb_from_utf827_toReg0;
            // Successor 1
            SE_i_acl_183_stb_from_utf827_fromReg1 <= SE_i_acl_183_stb_from_utf827_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_183_stb_from_utf827_consumed0 = (~ (SE_i_reduction_stb_from_utf8_53_stb_from_utf8175_backStall) & SE_i_acl_183_stb_from_utf827_wireValid) | SE_i_acl_183_stb_from_utf827_fromReg0;
    assign SE_i_acl_183_stb_from_utf827_consumed1 = (~ (SR_SE_i_val261_stb_from_utf8185_backStall) & SE_i_acl_183_stb_from_utf827_wireValid) | SE_i_acl_183_stb_from_utf827_fromReg1;
    // Consuming
    assign SE_i_acl_183_stb_from_utf827_StallValid = SE_i_acl_183_stb_from_utf827_backStall & SE_i_acl_183_stb_from_utf827_wireValid;
    assign SE_i_acl_183_stb_from_utf827_toReg0 = SE_i_acl_183_stb_from_utf827_StallValid & SE_i_acl_183_stb_from_utf827_consumed0;
    assign SE_i_acl_183_stb_from_utf827_toReg1 = SE_i_acl_183_stb_from_utf827_StallValid & SE_i_acl_183_stb_from_utf827_consumed1;
    // Backward Stall generation
    assign SE_i_acl_183_stb_from_utf827_or0 = SE_i_acl_183_stb_from_utf827_consumed0;
    assign SE_i_acl_183_stb_from_utf827_wireStall = ~ (SE_i_acl_183_stb_from_utf827_consumed1 & SE_i_acl_183_stb_from_utf827_or0);
    assign SE_i_acl_183_stb_from_utf827_backStall = SE_i_acl_183_stb_from_utf827_wireStall;
    // Valid signal propagation
    assign SE_i_acl_183_stb_from_utf827_V0 = SE_i_acl_183_stb_from_utf827_wireValid & ~ (SE_i_acl_183_stb_from_utf827_fromReg0);
    assign SE_i_acl_183_stb_from_utf827_V1 = SE_i_acl_183_stb_from_utf827_wireValid & ~ (SE_i_acl_183_stb_from_utf827_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_183_stb_from_utf827_and0 = SE_redist1_i_tobool1_stb_from_utf821_cmp_sign_q_98_0_V2;
    assign SE_i_acl_183_stb_from_utf827_wireValid = SE_redist92_i_cmp_stb_from_utf818_c_99_0_V0 & SE_i_acl_183_stb_from_utf827_and0;

    // SR_SE_i_val261_stb_from_utf8185(STALLREG,2560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_val261_stb_from_utf8185_r_valid <= 1'b0;
            SR_SE_i_val261_stb_from_utf8185_r_data0 <= 1'bx;
            SR_SE_i_val261_stb_from_utf8185_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_i_val261_stb_from_utf8185_r_data2 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_val261_stb_from_utf8185_r_valid <= SE_i_val261_stb_from_utf8185_backStall & (SR_SE_i_val261_stb_from_utf8185_r_valid | SR_SE_i_val261_stb_from_utf8185_i_valid);

            if (SR_SE_i_val261_stb_from_utf8185_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_val261_stb_from_utf8185_r_data0 <= i_acl_183_stb_from_utf827_q;
                SR_SE_i_val261_stb_from_utf8185_r_data1 <= i_val258_stb_from_utf8174_q;
                SR_SE_i_val261_stb_from_utf8185_r_data2 <= i_conv_stb_from_utf820_vt_join_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_val261_stb_from_utf8185_and0 = SE_i_acl_183_stb_from_utf827_V1;
    assign SR_SE_i_val261_stb_from_utf8185_and1 = SE_out_redist33_i_replace_phi_stb_from_utf812_q_99_fifo_V3 & SR_SE_i_val261_stb_from_utf8185_and0;
    assign SR_SE_i_val261_stb_from_utf8185_i_valid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V0 & SR_SE_i_val261_stb_from_utf8185_and1;
    // Stall signal propagation
    assign SR_SE_i_val261_stb_from_utf8185_backStall = SR_SE_i_val261_stb_from_utf8185_r_valid | ~ (SR_SE_i_val261_stb_from_utf8185_i_valid);

    // Valid
    assign SR_SE_i_val261_stb_from_utf8185_V = SR_SE_i_val261_stb_from_utf8185_r_valid == 1'b1 ? SR_SE_i_val261_stb_from_utf8185_r_valid : SR_SE_i_val261_stb_from_utf8185_i_valid;

    // Data0
    assign SR_SE_i_val261_stb_from_utf8185_D0 = SR_SE_i_val261_stb_from_utf8185_r_valid == 1'b1 ? SR_SE_i_val261_stb_from_utf8185_r_data0 : i_acl_183_stb_from_utf827_q;
    // Data1
    assign SR_SE_i_val261_stb_from_utf8185_D1 = SR_SE_i_val261_stb_from_utf8185_r_valid == 1'b1 ? SR_SE_i_val261_stb_from_utf8185_r_data1 : i_val258_stb_from_utf8174_q;
    // Data2
    assign SR_SE_i_val261_stb_from_utf8185_D2 = SR_SE_i_val261_stb_from_utf8185_r_valid == 1'b1 ? SR_SE_i_val261_stb_from_utf8185_r_data2 : i_conv_stb_from_utf820_vt_join_q;

    // i_val261_stb_from_utf8185(MUX,434)@195 + 1
    assign i_val261_stb_from_utf8185_s = SR_SE_i_val261_stb_from_utf8185_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_val261_stb_from_utf8185_q <= 32'b0;
        end
        else if (SE_i_val261_stb_from_utf8185_backEN == 1'b1)
        begin
            unique case (i_val261_stb_from_utf8185_s)
                1'b0 : i_val261_stb_from_utf8185_q <= SR_SE_i_val261_stb_from_utf8185_D1;
                1'b1 : i_val261_stb_from_utf8185_q <= SR_SE_i_val261_stb_from_utf8185_D2;
                default : i_val261_stb_from_utf8185_q <= 32'b0;
            endcase
        end
    end

    // SE_i_val261_stb_from_utf8185(STALLENABLE,1735)
    // Valid signal propagation
    assign SE_i_val261_stb_from_utf8185_V0 = SE_i_val261_stb_from_utf8185_R_v_0;
    // Stall signal propagation
    assign SE_i_val261_stb_from_utf8185_s_tv_0 = redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_out & SE_i_val261_stb_from_utf8185_R_v_0;
    // Backward Enable generation
    assign SE_i_val261_stb_from_utf8185_backEN = ~ (SE_i_val261_stb_from_utf8185_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_val261_stb_from_utf8185_v_s_0 = SE_i_val261_stb_from_utf8185_backEN & SR_SE_i_val261_stb_from_utf8185_V;
    // Backward Stall generation
    assign SE_i_val261_stb_from_utf8185_backStall = ~ (SE_i_val261_stb_from_utf8185_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_val261_stb_from_utf8185_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_val261_stb_from_utf8185_backEN == 1'b0)
            begin
                SE_i_val261_stb_from_utf8185_R_v_0 <= SE_i_val261_stb_from_utf8185_R_v_0 & SE_i_val261_stb_from_utf8185_s_tv_0;
            end
            else
            begin
                SE_i_val261_stb_from_utf8185_R_v_0 <= SE_i_val261_stb_from_utf8185_v_s_0;
            end

        end
    end

    // redist20_i_val261_stb_from_utf8185_q_31_fifo(STALLFIFO,897)
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_in = SE_i_val261_stb_from_utf8185_V0;
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_in = SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall;
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_data_in = i_val261_stb_from_utf8185_q;
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_in_bitsignaltemp = redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_in[0];
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_in_bitsignaltemp = redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_in[0];
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_out[0] = redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_out_bitsignaltemp;
    assign redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_out[0] = redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist20_i_val261_stb_from_utf8185_q_31_fifo (
        .valid_in(redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_val261_stb_from_utf8185_q),
        .valid_out(redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist20_i_val261_stb_from_utf8185_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist20_i_val261_stb_from_utf8185_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist20_i_val261_stb_from_utf8185_q_31_fifo(BITJOIN,1142)
    assign bubble_join_redist20_i_val261_stb_from_utf8185_q_31_fifo_q = redist20_i_val261_stb_from_utf8185_q_31_fifo_data_out;

    // bubble_select_redist20_i_val261_stb_from_utf8185_q_31_fifo(BITSELECT,1143)
    assign bubble_select_redist20_i_val261_stb_from_utf8185_q_31_fifo_b = $unsigned(bubble_join_redist20_i_val261_stb_from_utf8185_q_31_fifo_q[31:0]);

    // bubble_join_redist23_i_unnamed_stb_from_utf8188_q_30_fifo(BITJOIN,1151)
    assign bubble_join_redist23_i_unnamed_stb_from_utf8188_q_30_fifo_q = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_data_out;

    // bubble_select_redist23_i_unnamed_stb_from_utf8188_q_30_fifo(BITSELECT,1152)
    assign bubble_select_redist23_i_unnamed_stb_from_utf8188_q_30_fifo_b = $unsigned(bubble_join_redist23_i_unnamed_stb_from_utf8188_q_30_fifo_q[0:0]);

    // i_first_cleanup_xor47_or_stb_from_utf8190(LOGICAL,188)@226
    assign i_first_cleanup_xor47_or_stb_from_utf8190_q = bubble_select_redist23_i_unnamed_stb_from_utf8188_q_30_fifo_b | bubble_select_redist17_i_xor_stb_from_utf82_q_129_fifo_b;

    // bubble_join_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo(BITJOIN,1277)
    assign bubble_join_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_q = redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_data_out;

    // bubble_select_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo(BITSELECT,1278)
    assign bubble_select_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_b = $unsigned(bubble_join_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_q[0:0]);

    // i_memdep_phi10_or11_stb_from_utf8189(LOGICAL,242)@226
    assign i_memdep_phi10_or11_stb_from_utf8189_q = bubble_select_i_llvm_fpga_mem_memdep_stb_from_utf8169_b | bubble_select_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_b;

    // bubble_join_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo(BITJOIN,1121)
    assign bubble_join_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_q = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_data_out;

    // bubble_select_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo(BITSELECT,1122)
    assign bubble_select_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_b = $unsigned(bubble_join_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_q[31:0]);

    // i_addr260_v_stb_from_utf8182_sel_x(BITSELECT,613)@226
    assign i_addr260_v_stb_from_utf8182_sel_x_b = $unsigned({{32{bubble_select_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_b[31]}}, bubble_select_redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_b[31:0]});

    // i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select(BITSELECT,758)@226
    assign i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_b = i_addr260_v_stb_from_utf8182_sel_x_b[63:54];
    assign i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_c = i_addr260_v_stb_from_utf8182_sel_x_b[53:36];
    assign i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_d = i_addr260_v_stb_from_utf8182_sel_x_b[35:18];
    assign i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_e = i_addr260_v_stb_from_utf8182_sel_x_b[17:0];

    // i_addr260_stb_from_utf80_mult_x_im0_shift0(BITSHIFT,749)@226
    assign i_addr260_stb_from_utf80_mult_x_im0_shift0_qint = { i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_addr260_stb_from_utf80_mult_x_im0_shift0_q = i_addr260_stb_from_utf80_mult_x_im0_shift0_qint[11:0];

    // i_addr260_stb_from_utf80_mult_x_sums_align_3(BITSHIFT,699)@226
    assign i_addr260_stb_from_utf80_mult_x_sums_align_3_qint = { {1'b0, i_addr260_stb_from_utf80_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_addr260_stb_from_utf80_mult_x_sums_align_3_q = i_addr260_stb_from_utf80_mult_x_sums_align_3_qint[27:0];

    // i_addr260_stb_from_utf80_mult_x_im6_shift0(BITSHIFT,751)@226
    assign i_addr260_stb_from_utf80_mult_x_im6_shift0_qint = { i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_addr260_stb_from_utf80_mult_x_im6_shift0_q = i_addr260_stb_from_utf80_mult_x_im6_shift0_qint[19:0];

    // i_addr260_stb_from_utf80_mult_x_sums_align_2(BITSHIFT,698)@226
    assign i_addr260_stb_from_utf80_mult_x_sums_align_2_qint = { {1'b0, i_addr260_stb_from_utf80_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_addr260_stb_from_utf80_mult_x_sums_align_2_q = i_addr260_stb_from_utf80_mult_x_sums_align_2_qint[38:0];

    // i_addr260_stb_from_utf80_mult_x_sums_join_4(BITJOIN,700)@226
    assign i_addr260_stb_from_utf80_mult_x_sums_join_4_q = {i_addr260_stb_from_utf80_mult_x_sums_align_3_q, i_addr260_stb_from_utf80_mult_x_sums_align_2_q};

    // i_addr260_stb_from_utf80_mult_x_im3_shift0(BITSHIFT,750)@226
    assign i_addr260_stb_from_utf80_mult_x_im3_shift0_qint = { i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_addr260_stb_from_utf80_mult_x_im3_shift0_q = i_addr260_stb_from_utf80_mult_x_im3_shift0_qint[19:0];

    // i_addr260_stb_from_utf80_mult_x_sums_align_0(BITSHIFT,696)@226
    assign i_addr260_stb_from_utf80_mult_x_sums_align_0_qint = { {1'b0, i_addr260_stb_from_utf80_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_addr260_stb_from_utf80_mult_x_sums_align_0_q = i_addr260_stb_from_utf80_mult_x_sums_align_0_qint[35:0];

    // i_addr260_stb_from_utf80_mult_x_im9_shift0(BITSHIFT,752)@226
    assign i_addr260_stb_from_utf80_mult_x_im9_shift0_qint = { i_addr260_stb_from_utf80_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_addr260_stb_from_utf80_mult_x_im9_shift0_q = i_addr260_stb_from_utf80_mult_x_im9_shift0_qint[19:0];

    // i_addr260_stb_from_utf80_mult_x_sums_join_1(BITJOIN,697)@226
    assign i_addr260_stb_from_utf80_mult_x_sums_join_1_q = {i_addr260_stb_from_utf80_mult_x_sums_align_0_q, {1'b0, i_addr260_stb_from_utf80_mult_x_im9_shift0_q}};

    // i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0(ADD,701)@226
    assign i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_addr260_stb_from_utf80_mult_x_sums_join_1_q};
    assign i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_b = {1'b0, i_addr260_stb_from_utf80_mult_x_sums_join_4_q};
    assign i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_o = $unsigned(i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_a) + $unsigned(i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_b);
    assign i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_q = i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_o[67:0];

    // i_addr260_stb_from_utf80_mult_extender_x(BITJOIN,609)@226
    assign i_addr260_stb_from_utf80_mult_extender_x_q = {i_acl_48_v_stb_from_utf8200_vt_const_63_q, i_addr260_stb_from_utf80_mult_x_sums_result_add_0_0_q[66:0]};

    // i_addr260_stb_from_utf80_trunc_sel_x(BITSELECT,611)@226
    assign i_addr260_stb_from_utf80_trunc_sel_x_b = i_addr260_stb_from_utf80_mult_extender_x_q[63:0];

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183(BITJOIN,1025)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_q = i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_dest_data_out_0_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183(BITSELECT,1026)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_q[63:0]);

    // i_addr260_stb_from_utf80_add_x(ADD,603)@226
    assign i_addr260_stb_from_utf80_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_b};
    assign i_addr260_stb_from_utf80_add_x_b = {1'b0, i_addr260_stb_from_utf80_trunc_sel_x_b};
    assign i_addr260_stb_from_utf80_add_x_o = $unsigned(i_addr260_stb_from_utf80_add_x_a) + $unsigned(i_addr260_stb_from_utf80_add_x_b);
    assign i_addr260_stb_from_utf80_add_x_q = i_addr260_stb_from_utf80_add_x_o[64:0];

    // i_addr260_stb_from_utf80_dupName_0_trunc_sel_x(BITSELECT,612)@226
    assign i_addr260_stb_from_utf80_dupName_0_trunc_sel_x_b = i_addr260_stb_from_utf80_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_6_stb_from_utf8191(BLACKBOX,216)@226
    // in in_i_stall@20000000
    // out out_lsu_memdep_6_o_active@20000000
    // out out_memdep_6_stb_from_utf8_avm_address@20000000
    // out out_memdep_6_stb_from_utf8_avm_burstcount@20000000
    // out out_memdep_6_stb_from_utf8_avm_byteenable@20000000
    // out out_memdep_6_stb_from_utf8_avm_enable@20000000
    // out out_memdep_6_stb_from_utf8_avm_read@20000000
    // out out_memdep_6_stb_from_utf8_avm_write@20000000
    // out out_memdep_6_stb_from_utf8_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@257
    // out out_o_writeack@257
    stb_from_utf8_i_llvm_fpga_mem_memdep_6_0 thei_llvm_fpga_mem_memdep_6_stb_from_utf8191 (
        .in_flush(in_flush),
        .in_i_address(i_addr260_stb_from_utf80_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_memdep_phi10_or11_stb_from_utf8189_q),
        .in_i_predicate(i_first_cleanup_xor47_or_stb_from_utf8190_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_backStall),
        .in_i_valid(SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_V0),
        .in_i_writedata(bubble_select_redist20_i_val261_stb_from_utf8185_q_31_fifo_b),
        .in_memdep_6_stb_from_utf8_avm_readdata(in_memdep_6_stb_from_utf8_avm_readdata),
        .in_memdep_6_stb_from_utf8_avm_readdatavalid(in_memdep_6_stb_from_utf8_avm_readdatavalid),
        .in_memdep_6_stb_from_utf8_avm_waitrequest(in_memdep_6_stb_from_utf8_avm_waitrequest),
        .in_memdep_6_stb_from_utf8_avm_writeack(in_memdep_6_stb_from_utf8_avm_writeack),
        .out_lsu_memdep_6_o_active(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_lsu_memdep_6_o_active),
        .out_memdep_6_stb_from_utf8_avm_address(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_address),
        .out_memdep_6_stb_from_utf8_avm_burstcount(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_burstcount),
        .out_memdep_6_stb_from_utf8_avm_byteenable(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_byteenable),
        .out_memdep_6_stb_from_utf8_avm_enable(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_enable),
        .out_memdep_6_stb_from_utf8_avm_read(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_read),
        .out_memdep_6_stb_from_utf8_avm_write(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_write),
        .out_memdep_6_stb_from_utf8_avm_writedata(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_6_stb_from_utf8191(BITJOIN,1042)
    assign bubble_join_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_q = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_6_stb_from_utf8191(BITSELECT,1043)
    assign bubble_select_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_q[0:0]);

    // bubble_join_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo(BITJOIN,1271)
    assign bubble_join_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_q = redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_data_out;

    // bubble_select_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo(BITSELECT,1272)
    assign bubble_select_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_b = $unsigned(bubble_join_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_q[0:0]);

    // i_memdep_6_or_stb_from_utf8227(LOGICAL,241)@257
    assign i_memdep_6_or_stb_from_utf8227_q = bubble_select_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_b | bubble_select_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_b;

    // bubble_join_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo(BITJOIN,1118)
    assign bubble_join_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_q = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_data_out;

    // bubble_select_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo(BITSELECT,1119)
    assign bubble_select_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_b = $unsigned(bubble_join_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_q[63:0]);

    // SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo(STALLENABLE,1840)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg0 <= '0;
            SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg0 <= SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_toReg0;
            // Successor 1
            SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg1 <= SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed0 = (~ (SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall) & SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid) | SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg0;
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed1 = (~ (SE_in_i_llvm_fpga_push_p1024i8_str_063_push8_stb_from_utf8204_backStall) & SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid) | SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg1;
    // Consuming
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_StallValid = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_backStall & SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid;
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_toReg0 = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_StallValid & SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed0;
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_toReg1 = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_StallValid & SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_or0 = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed0;
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireStall = ~ (SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_consumed1 & SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_or0);
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_backStall = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_V0 = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid & ~ (SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg0);
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_V1 = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid & ~ (SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_wireValid = redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_valid_out;

    // redist25_i_tobool1_not_stb_from_utf823_q_1_0(REG,901)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_tobool1_not_stb_from_utf823_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist25_i_tobool1_not_stb_from_utf823_q_1_0_backEN == 1'b1)
        begin
            redist25_i_tobool1_not_stb_from_utf823_q_1_0_q <= $unsigned(i_tobool1_not_stb_from_utf823_q);
        end
    end

    // i_reduction_stb_from_utf8_3_stb_from_utf8221(MUX,329)@195 + 1
    assign i_reduction_stb_from_utf8_3_stb_from_utf8221_s = SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_reduction_stb_from_utf8_3_stb_from_utf8221_q <= 1'b0;
        end
        else if (SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_backEN == 1'b1)
        begin
            unique case (i_reduction_stb_from_utf8_3_stb_from_utf8221_s)
                1'b0 : i_reduction_stb_from_utf8_3_stb_from_utf8221_q <= SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D1;
                1'b1 : i_reduction_stb_from_utf8_3_stb_from_utf8221_q <= SR_SE_i_reduction_stb_from_utf8_3_stb_from_utf8221_D2;
                default : i_reduction_stb_from_utf8_3_stb_from_utf8221_q <= 1'b0;
            endcase
        end
    end

    // i_acl_252_stb_from_utf8222(LOGICAL,79)@196
    assign i_acl_252_stb_from_utf8222_q = i_reduction_stb_from_utf8_3_stb_from_utf8221_q | redist25_i_tobool1_not_stb_from_utf823_q_1_0_q;

    // i_acl_253_stb_from_utf8223(LOGICAL,81)@196
    assign i_acl_253_stb_from_utf8223_q = redist93_i_cmp_stb_from_utf818_c_100_0_q & i_acl_252_stb_from_utf8222_q;

    // i_acl_253_not_stb_from_utf8224(LOGICAL,80)@196
    assign i_acl_253_not_stb_from_utf8224_q = i_acl_253_stb_from_utf8223_q ^ VCC_q;

    // bubble_join_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo(BITJOIN,1304)
    assign bubble_join_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_q = redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_data_out;

    // bubble_select_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo(BITSELECT,1305)
    assign bubble_select_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_b = $unsigned(bubble_join_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_q[0:0]);

    // i_unnamed_stb_from_utf8226(LOGICAL,400)@196 + 1
    assign i_unnamed_stb_from_utf8226_qi = bubble_select_redist88_i_llvm_fpga_ffwd_dest_i1_tobool6219_stb_from_utf8225_out_dest_data_out_5_0_100_fifo_b | i_acl_253_not_stb_from_utf8224_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_stb_from_utf8226_delay ( .xin(i_unnamed_stb_from_utf8226_qi), .xout(i_unnamed_stb_from_utf8226_q), .ena(SE_i_unnamed_stb_from_utf8226_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist22_i_unnamed_stb_from_utf8226_q_61_fifo(STALLFIFO,899)
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_in = SE_i_unnamed_stb_from_utf8226_V0;
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_in = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall;
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_data_in = i_unnamed_stb_from_utf8226_q;
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_in_bitsignaltemp = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_in[0];
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_in_bitsignaltemp = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_in[0];
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_out[0] = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_out_bitsignaltemp;
    assign redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_out[0] = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(61),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist22_i_unnamed_stb_from_utf8226_q_61_fifo (
        .valid_in(redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_stb_from_utf8226_q),
        .valid_out(redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_i_unnamed_stb_from_utf8226_q_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_i_unnamed_stb_from_utf8226_q_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191(STALLENABLE,1510)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi7_push10_stb_from_utf8192_backStall) & SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid) | SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed1 = (~ (SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid) | SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_StallValid = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_backStall & SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_toReg0 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_StallValid & SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_toReg1 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_StallValid & SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_or0 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_consumed1 & SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_backStall = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_V0 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_V1 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_wireValid = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_valid;

    // redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo(STALLFIFO,952)
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_V1;
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_in = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall;
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_b;
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_in_bitsignaltemp = redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_in[0];
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_in_bitsignaltemp = redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_in[0];
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_out[0] = redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_out_bitsignaltemp;
    assign redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_out[0] = redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(161),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo (
        .valid_in(redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_in_bitsignaltemp),
        .stall_in(redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_b),
        .valid_out(redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_out_bitsignaltemp),
        .stall_out(redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_stall_out_bitsignaltemp),
        .data_out(redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo(STALLENABLE,1957)
    // Valid signal propagation
    assign SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_V0 = SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_o_stall | ~ (SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_wireValid = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_V;

    // SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo(STALLREG,2564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid <= 1'b0;
            SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid <= SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall & (SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid | SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_i_valid);

            if (SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data0 <= $unsigned(bubble_select_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_b);
                SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data1 <= i_memdep_6_or_stb_from_utf8227_q;
                SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data2 <= i_first_cleanup_xor48_or_stb_from_utf8228_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and0 = redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_valid_out;
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and1 = SE_out_i_llvm_fpga_mem_memdep_6_stb_from_utf8191_V1 & SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and0;
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and2 = redist22_i_unnamed_stb_from_utf8226_q_61_fifo_valid_out & SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and1;
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and3 = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_V0 & SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and2;
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_i_valid = SE_out_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_V0 & SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_and3;
    // Stall signal propagation
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid | ~ (SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_V = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid == 1'b1 ? SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid : SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D0 = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid == 1'b1 ? SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data0 : bubble_select_redist10_i_acl_53_stb_from_utf80_trunc_sel_x_b_61_fifo_b;
    // Data1
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D1 = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid == 1'b1 ? SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data1 : i_memdep_6_or_stb_from_utf8227_q;
    // Data2
    assign SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_D2 = SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_valid == 1'b1 ? SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_r_data2 : i_first_cleanup_xor48_or_stb_from_utf8228_q;

    // SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo(STALLENABLE,1855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg0 <= '0;
            SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg0 <= SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_toReg0;
            // Successor 1
            SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg1 <= SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed0 = (~ (SR_SE_out_redist75_i_llvm_fpga_pop_i1_memdep_phi_pop9_stb_from_utf859_out_data_out_160_fifo_backStall) & SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid) | SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg0;
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed1 = (~ (redist19_i_xor_stb_from_utf82_q_193_fifo_stall_out) & SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid) | SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg1;
    // Consuming
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_StallValid = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_backStall & SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid;
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_toReg0 = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_StallValid & SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed0;
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_toReg1 = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_StallValid & SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_or0 = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed0;
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireStall = ~ (SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_consumed1 & SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_or0);
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_backStall = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_V0 = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid & ~ (SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg0);
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_V1 = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid & ~ (SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_wireValid = redist18_i_xor_stb_from_utf82_q_160_fifo_valid_out;

    // redist18_i_xor_stb_from_utf82_q_160_fifo(STALLFIFO,895)
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_valid_in = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_V1;
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_stall_in = SE_out_redist18_i_xor_stb_from_utf82_q_160_fifo_backStall;
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_data_in = bubble_select_redist17_i_xor_stb_from_utf82_q_129_fifo_b;
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_valid_in_bitsignaltemp = redist18_i_xor_stb_from_utf82_q_160_fifo_valid_in[0];
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_stall_in_bitsignaltemp = redist18_i_xor_stb_from_utf82_q_160_fifo_stall_in[0];
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_valid_out[0] = redist18_i_xor_stb_from_utf82_q_160_fifo_valid_out_bitsignaltemp;
    assign redist18_i_xor_stb_from_utf82_q_160_fifo_stall_out[0] = redist18_i_xor_stb_from_utf82_q_160_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist18_i_xor_stb_from_utf82_q_160_fifo (
        .valid_in(redist18_i_xor_stb_from_utf82_q_160_fifo_valid_in_bitsignaltemp),
        .stall_in(redist18_i_xor_stb_from_utf82_q_160_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist17_i_xor_stb_from_utf82_q_129_fifo_b),
        .valid_out(redist18_i_xor_stb_from_utf82_q_160_fifo_valid_out_bitsignaltemp),
        .stall_out(redist18_i_xor_stb_from_utf82_q_160_fifo_stall_out_bitsignaltemp),
        .data_out(redist18_i_xor_stb_from_utf82_q_160_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo(STALLENABLE,1961)
    // Valid signal propagation
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_V0 = SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_o_stall | ~ (SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and0 = redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_valid_out;
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and1 = SE_out_i_llvm_fpga_mem_memdep_stb_from_utf8169_V1 & SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and0;
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and2 = redist23_i_unnamed_stb_from_utf8188_q_30_fifo_valid_out & SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and1;
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and3 = redist20_i_val261_stb_from_utf8185_q_31_fifo_valid_out & SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and2;
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and4 = redist11_bgTrunc_i_addr260_v_v_stb_from_utf8181_sel_x_b_30_fifo_valid_out & SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and3;
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and5 = i_llvm_fpga_ffwd_dest_p1024i32_buffer06914_stb_from_utf8183_out_valid_out & SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and4;
    assign SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_wireValid = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_V0 & SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_and5;

    // SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo(STALLENABLE,1853)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg0 <= '0;
            SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg0 <= SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_toReg0;
            // Successor 1
            SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg1 <= SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed0 = (~ (SE_out_redist77_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_out_data_out_31_fifo_backStall) & SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid) | SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg0;
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed1 = (~ (redist18_i_xor_stb_from_utf82_q_160_fifo_stall_out) & SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid) | SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg1;
    // Consuming
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_StallValid = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_backStall & SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid;
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_toReg0 = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_StallValid & SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed0;
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_toReg1 = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_StallValid & SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_or0 = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed0;
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireStall = ~ (SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_consumed1 & SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_or0);
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_backStall = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_V0 = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid & ~ (SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg0);
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_V1 = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid & ~ (SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_wireValid = redist17_i_xor_stb_from_utf82_q_129_fifo_valid_out;

    // redist17_i_xor_stb_from_utf82_q_129_fifo(STALLFIFO,894)
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_valid_in = SE_redist16_i_xor_stb_from_utf82_q_99_0_V1;
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_stall_in = SE_out_redist17_i_xor_stb_from_utf82_q_129_fifo_backStall;
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_data_in = redist16_i_xor_stb_from_utf82_q_99_0_q;
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_valid_in_bitsignaltemp = redist17_i_xor_stb_from_utf82_q_129_fifo_valid_in[0];
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_stall_in_bitsignaltemp = redist17_i_xor_stb_from_utf82_q_129_fifo_stall_in[0];
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_valid_out[0] = redist17_i_xor_stb_from_utf82_q_129_fifo_valid_out_bitsignaltemp;
    assign redist17_i_xor_stb_from_utf82_q_129_fifo_stall_out[0] = redist17_i_xor_stb_from_utf82_q_129_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(31),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist17_i_xor_stb_from_utf82_q_129_fifo (
        .valid_in(redist17_i_xor_stb_from_utf82_q_129_fifo_valid_in_bitsignaltemp),
        .stall_in(redist17_i_xor_stb_from_utf82_q_129_fifo_stall_in_bitsignaltemp),
        .data_in(redist16_i_xor_stb_from_utf82_q_99_0_q),
        .valid_out(redist17_i_xor_stb_from_utf82_q_129_fifo_valid_out_bitsignaltemp),
        .stall_out(redist17_i_xor_stb_from_utf82_q_129_fifo_stall_out_bitsignaltemp),
        .data_out(redist17_i_xor_stb_from_utf82_q_129_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326(STALLENABLE,1502)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_out | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_valid_out;

    // i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326(BLACKBOX,212)@196
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_7_0@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_source_i32_unnamed_13_stb_from_utf80 thei_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326 (
        .in_predicate_in(redist16_i_xor_stb_from_utf82_q_99_0_q),
        .in_src_data_in_7_0(i_reduction_stb_from_utf8_1_stb_from_utf8210_q),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_V0),
        .out_intel_reserved_ffwd_7_0(i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_intel_reserved_ffwd_7_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326(STALLENABLE,1501)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_V0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_stall_out | ~ (SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_and0 = SE_i_acl_54_stb_from_utf8207_V0;
    assign SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_wireValid = SE_redist16_i_xor_stb_from_utf82_q_99_0_V0 & SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_and0;

    // SE_redist16_i_xor_stb_from_utf82_q_99_0(STALLENABLE,1851)
    // Valid signal propagation
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_V0 = SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0;
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_V1 = SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1;
    // Stall signal propagation
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_0 = SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_backStall & SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0;
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_1 = redist17_i_xor_stb_from_utf82_q_129_fifo_stall_out & SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1;
    // Backward Enable generation
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_or0 = SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_0;
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_backEN = ~ (SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_1 | SE_redist16_i_xor_stb_from_utf82_q_99_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_v_s_0 = SE_redist16_i_xor_stb_from_utf82_q_99_0_backEN & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_V1;
    // Backward Stall generation
    assign SE_redist16_i_xor_stb_from_utf82_q_99_0_backStall = ~ (SE_redist16_i_xor_stb_from_utf82_q_99_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0 <= 1'b0;
            SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist16_i_xor_stb_from_utf82_q_99_0_backEN == 1'b0)
            begin
                SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0 <= SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0 & SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_0;
            end
            else
            begin
                SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_0 <= SE_redist16_i_xor_stb_from_utf82_q_99_0_v_s_0;
            end

            if (SE_redist16_i_xor_stb_from_utf82_q_99_0_backEN == 1'b0)
            begin
                SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1 <= SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1 & SE_redist16_i_xor_stb_from_utf82_q_99_0_s_tv_1;
            end
            else
            begin
                SE_redist16_i_xor_stb_from_utf82_q_99_0_R_v_1 <= SE_redist16_i_xor_stb_from_utf82_q_99_0_v_s_0;
            end

        end
    end

    // i_or_stb_from_utf8148_vt_const_31(CONSTANT,274)
    assign i_or_stb_from_utf8148_vt_const_31_q = $unsigned(22'b0000000000000000110110);

    // i_unnamed_stb_from_utf8146_vt_const_31(CONSTANT,394)
    assign i_unnamed_stb_from_utf8146_vt_const_31_q = $unsigned(10'b0000000000);

    // rightShiftStage1Idx1Rng8_uid744_i_unnamed_stb_from_utf80_shift_x(BITSELECT,743)@195
    assign rightShiftStage1Idx1Rng8_uid744_i_unnamed_stb_from_utf80_shift_x_b = rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q[31:8];

    // rightShiftStage1Idx1_uid746_i_unnamed_stb_from_utf80_shift_x(BITJOIN,745)@195
    assign rightShiftStage1Idx1_uid746_i_unnamed_stb_from_utf80_shift_x_q = {c_i8_undef333_q, rightShiftStage1Idx1Rng8_uid744_i_unnamed_stb_from_utf80_shift_x_b};

    // rightShiftStage0Idx1Pad2_uid740_i_unnamed_stb_from_utf80_shift_x(CONSTANT,739)
    assign rightShiftStage0Idx1Pad2_uid740_i_unnamed_stb_from_utf80_shift_x_q = $unsigned(2'b00);

    // rightShiftStage0Idx1Rng2_uid739_i_unnamed_stb_from_utf80_shift_x(BITSELECT,738)@195
    assign rightShiftStage0Idx1Rng2_uid739_i_unnamed_stb_from_utf80_shift_x_b = bgTrunc_i_sub_stb_from_utf8140_sel_x_b[31:2];

    // rightShiftStage0Idx1_uid741_i_unnamed_stb_from_utf80_shift_x(BITJOIN,740)@195
    assign rightShiftStage0Idx1_uid741_i_unnamed_stb_from_utf80_shift_x_q = {rightShiftStage0Idx1Pad2_uid740_i_unnamed_stb_from_utf80_shift_x_q, rightShiftStage0Idx1Rng2_uid739_i_unnamed_stb_from_utf80_shift_x_b};

    // rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x(MUX,742)@195
    assign rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_s or bgTrunc_i_sub_stb_from_utf8140_sel_x_b or rightShiftStage0Idx1_uid741_i_unnamed_stb_from_utf80_shift_x_q)
    begin
        unique case (rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_s)
            1'b0 : rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q = bgTrunc_i_sub_stb_from_utf8140_sel_x_b;
            1'b1 : rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q = rightShiftStage0Idx1_uid741_i_unnamed_stb_from_utf80_shift_x_q;
            default : rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x(MUX,747)@195
    assign rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_s or rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q or rightShiftStage1Idx1_uid746_i_unnamed_stb_from_utf80_shift_x_q)
    begin
        unique case (rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_s)
            1'b0 : rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_q = rightShiftStage0_uid743_i_unnamed_stb_from_utf80_shift_x_q;
            1'b1 : rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_q = rightShiftStage1Idx1_uid746_i_unnamed_stb_from_utf80_shift_x_q;
            default : rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_q = 32'b0;
        endcase
    end

    // i_unnamed_stb_from_utf8146_vt_select_21(BITSELECT,396)@195
    assign i_unnamed_stb_from_utf8146_vt_select_21_b = rightShiftStage1_uid748_i_unnamed_stb_from_utf80_shift_x_q[21:0];

    // i_unnamed_stb_from_utf8146_vt_join(BITJOIN,395)@195
    assign i_unnamed_stb_from_utf8146_vt_join_q = {i_unnamed_stb_from_utf8146_vt_const_31_q, i_unnamed_stb_from_utf8146_vt_select_21_b};

    // i_and147_stb_from_utf8147_BitSelect_for_a(BITSELECT,676)@195
    assign i_and147_stb_from_utf8147_BitSelect_for_a_b = i_unnamed_stb_from_utf8146_vt_join_q[9:0];

    // i_and147_stb_from_utf8147_join(BITJOIN,677)@195
    assign i_and147_stb_from_utf8147_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and147_stb_from_utf8147_BitSelect_for_a_b};

    // i_and147_stb_from_utf8147_vt_select_9(BITSELECT,150)@195
    assign i_and147_stb_from_utf8147_vt_select_9_b = i_and147_stb_from_utf8147_join_q[9:0];

    // i_and147_stb_from_utf8147_vt_join(BITJOIN,149)@195
    assign i_and147_stb_from_utf8147_vt_join_q = {i_and147_stb_from_utf8147_vt_const_31_q, i_and147_stb_from_utf8147_vt_select_9_b};

    // i_or_stb_from_utf8148_BitSelect_for_a(BITSELECT,680)@195
    assign i_or_stb_from_utf8148_BitSelect_for_a_b = i_and147_stb_from_utf8147_vt_join_q[9:0];

    // i_or_stb_from_utf8148_join(BITJOIN,681)@195
    assign i_or_stb_from_utf8148_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, VCC_q, VCC_q, GND_q, VCC_q, VCC_q, GND_q, i_or_stb_from_utf8148_BitSelect_for_a_b};

    // i_or_stb_from_utf8148_vt_select_9(BITSELECT,276)@195
    assign i_or_stb_from_utf8148_vt_select_9_b = i_or_stb_from_utf8148_join_q[9:0];

    // i_or_stb_from_utf8148_vt_join(BITJOIN,275)@195
    assign i_or_stb_from_utf8148_vt_join_q = {i_or_stb_from_utf8148_vt_const_31_q, i_or_stb_from_utf8148_vt_select_9_b};

    // i_acl_242_not_stb_from_utf8163(LOGICAL,77)@195
    assign i_acl_242_not_stb_from_utf8163_q = i_reduction_stb_from_utf8_52_stb_from_utf8162_q ^ VCC_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164(BITJOIN,1000)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_q = i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164(BITSELECT,1001)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_q[0:0]);

    // i_unnamed_stb_from_utf8165(LOGICAL,397)@195
    assign i_unnamed_stb_from_utf8165_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_b | i_acl_242_not_stb_from_utf8163_q;

    // i_first_cleanup_xor46_or_stb_from_utf8168(LOGICAL,187)@195
    assign i_first_cleanup_xor46_or_stb_from_utf8168_q = i_unnamed_stb_from_utf8165_q | bubble_select_redist15_i_xor_stb_from_utf82_q_98_fifo_b;

    // bubble_join_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo(BITJOIN,1274)
    assign bubble_join_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_q = redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_data_out;

    // bubble_select_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo(BITSELECT,1275)
    assign bubble_select_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_b = $unsigned(bubble_join_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_q[0:0]);

    // i_memdep_phi10_or_stb_from_utf8167(LOGICAL,243)@195
    assign i_memdep_phi10_or_stb_from_utf8167_q = bubble_select_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_b;

    // i_idxprom149_stb_from_utf8149_sel_x(BITSELECT,634)@195
    assign i_idxprom149_stb_from_utf8149_sel_x_b = $unsigned({{32{redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q[31]}}, redist73_i_llvm_fpga_pop_i32_i_064_pop7_stb_from_utf817_out_data_out_99_1_q[31:0]});

    // i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select(BITSELECT,759)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_b = i_idxprom149_stb_from_utf8149_sel_x_b[63:54];
    assign i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_c = i_idxprom149_stb_from_utf8149_sel_x_b[53:36];
    assign i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_d = i_idxprom149_stb_from_utf8149_sel_x_b[35:18];
    assign i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_e = i_idxprom149_stb_from_utf8149_sel_x_b[17:0];

    // i_arrayidx150_stb_from_utf80_mult_x_im0_shift0(BITSHIFT,753)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_im0_shift0_qint = { i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx150_stb_from_utf80_mult_x_im0_shift0_q = i_arrayidx150_stb_from_utf80_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx150_stb_from_utf80_mult_x_sums_align_3(BITSHIFT,717)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx150_stb_from_utf80_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_align_3_q = i_arrayidx150_stb_from_utf80_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx150_stb_from_utf80_mult_x_im6_shift0(BITSHIFT,755)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_im6_shift0_qint = { i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx150_stb_from_utf80_mult_x_im6_shift0_q = i_arrayidx150_stb_from_utf80_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx150_stb_from_utf80_mult_x_sums_align_2(BITSHIFT,716)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx150_stb_from_utf80_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_align_2_q = i_arrayidx150_stb_from_utf80_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx150_stb_from_utf80_mult_x_sums_join_4(BITJOIN,718)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_join_4_q = {i_arrayidx150_stb_from_utf80_mult_x_sums_align_3_q, i_arrayidx150_stb_from_utf80_mult_x_sums_align_2_q};

    // i_arrayidx150_stb_from_utf80_mult_x_im3_shift0(BITSHIFT,754)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_im3_shift0_qint = { i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx150_stb_from_utf80_mult_x_im3_shift0_q = i_arrayidx150_stb_from_utf80_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx150_stb_from_utf80_mult_x_sums_align_0(BITSHIFT,714)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx150_stb_from_utf80_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_align_0_q = i_arrayidx150_stb_from_utf80_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx150_stb_from_utf80_mult_x_im9_shift0(BITSHIFT,756)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_im9_shift0_qint = { i_arrayidx150_stb_from_utf80_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx150_stb_from_utf80_mult_x_im9_shift0_q = i_arrayidx150_stb_from_utf80_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx150_stb_from_utf80_mult_x_sums_join_1(BITJOIN,715)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_join_1_q = {i_arrayidx150_stb_from_utf80_mult_x_sums_align_0_q, {1'b0, i_arrayidx150_stb_from_utf80_mult_x_im9_shift0_q}};

    // i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0(ADD,719)@195
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx150_stb_from_utf80_mult_x_sums_join_1_q};
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx150_stb_from_utf80_mult_x_sums_join_4_q};
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_q = i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx150_stb_from_utf80_mult_extender_x(BITJOIN,620)@195
    assign i_arrayidx150_stb_from_utf80_mult_extender_x_q = {i_acl_48_v_stb_from_utf8200_vt_const_63_q, i_arrayidx150_stb_from_utf80_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx150_stb_from_utf80_trunc_sel_x(BITSELECT,622)@195
    assign i_arrayidx150_stb_from_utf80_trunc_sel_x_b = i_arrayidx150_stb_from_utf80_mult_extender_x_q[63:0];

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150(BITJOIN,1028)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_q = i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_dest_data_out_0_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150(BITSELECT,1029)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_q[63:0]);

    // i_arrayidx150_stb_from_utf80_add_x(ADD,614)@195
    assign i_arrayidx150_stb_from_utf80_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_b};
    assign i_arrayidx150_stb_from_utf80_add_x_b = {1'b0, i_arrayidx150_stb_from_utf80_trunc_sel_x_b};
    assign i_arrayidx150_stb_from_utf80_add_x_o = $unsigned(i_arrayidx150_stb_from_utf80_add_x_a) + $unsigned(i_arrayidx150_stb_from_utf80_add_x_b);
    assign i_arrayidx150_stb_from_utf80_add_x_q = i_arrayidx150_stb_from_utf80_add_x_o[64:0];

    // i_arrayidx150_stb_from_utf80_dupName_0_trunc_sel_x(BITSELECT,623)@195
    assign i_arrayidx150_stb_from_utf80_dupName_0_trunc_sel_x_b = i_arrayidx150_stb_from_utf80_add_x_q[63:0];

    // SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo(STALLREG,2557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid <= 1'b0;
            SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data2 <= 1'bx;
            SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data3 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid <= SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall & (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid | SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_i_valid);

            if (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data0 <= i_arrayidx150_stb_from_utf80_dupName_0_trunc_sel_x_b;
                SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data1 <= i_memdep_phi10_or_stb_from_utf8167_q;
                SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data2 <= i_first_cleanup_xor46_or_stb_from_utf8168_q;
                SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data3 <= i_or_stb_from_utf8148_vt_join_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and0 = redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_valid_out;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi10_pop11_stb_from_utf8166_V0 & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and0;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and2 = i_llvm_fpga_ffwd_dest_p1024i32_buffer06915_stb_from_utf8150_out_valid_out & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and1;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and3 = SE_redist12_bgTrunc_i_add143_stb_from_utf8141_sel_x_b_2_1_V2 & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and2;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and4 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_V6 & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and3;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and5 = i_llvm_fpga_ffwd_dest_i1_tobool6221_stb_from_utf8164_out_valid_out & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and4;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and6 = SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_V0 & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and5;
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_i_valid = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_V0 & SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_and6;
    // Stall signal propagation
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid | ~ (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_V = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid == 1'b1 ? SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid : SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D0 = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid == 1'b1 ? SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data0 : i_arrayidx150_stb_from_utf80_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D1 = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid == 1'b1 ? SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data1 : i_memdep_phi10_or_stb_from_utf8167_q;
    // Data2
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D2 = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid == 1'b1 ? SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data2 : i_first_cleanup_xor46_or_stb_from_utf8168_q;
    // Data3
    assign SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_D3 = SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_valid == 1'b1 ? SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_r_data3 : i_or_stb_from_utf8148_vt_join_q;

    // SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo(STALLENABLE,1850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg0 <= '0;
            SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg0 <= SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_toReg0;
            // Successor 1
            SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg1 <= SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed0 = (~ (SR_SE_out_redist76_i_llvm_fpga_pop_i1_memdep_phi7_pop10_stb_from_utf860_out_data_out_98_fifo_backStall) & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid) | SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg0;
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed1 = (~ (SE_redist16_i_xor_stb_from_utf82_q_99_0_backStall) & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid) | SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg1;
    // Consuming
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_StallValid = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_backStall & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid;
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_toReg0 = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_StallValid & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed0;
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_toReg1 = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_StallValid & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_or0 = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed0;
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireStall = ~ (SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_consumed1 & SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_or0);
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_backStall = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_V0 = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid & ~ (SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg0);
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_V1 = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid & ~ (SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_wireValid = redist15_i_xor_stb_from_utf82_q_98_fifo_valid_out;

    // redist15_i_xor_stb_from_utf82_q_98_fifo(STALLFIFO,892)
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_valid_in = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_V1;
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_stall_in = SE_out_redist15_i_xor_stb_from_utf82_q_98_fifo_backStall;
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_data_in = bubble_select_redist14_i_xor_stb_from_utf82_q_66_fifo_b;
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_valid_in_bitsignaltemp = redist15_i_xor_stb_from_utf82_q_98_fifo_valid_in[0];
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_stall_in_bitsignaltemp = redist15_i_xor_stb_from_utf82_q_98_fifo_stall_in[0];
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_valid_out[0] = redist15_i_xor_stb_from_utf82_q_98_fifo_valid_out_bitsignaltemp;
    assign redist15_i_xor_stb_from_utf82_q_98_fifo_stall_out[0] = redist15_i_xor_stb_from_utf82_q_98_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist15_i_xor_stb_from_utf82_q_98_fifo (
        .valid_in(redist15_i_xor_stb_from_utf82_q_98_fifo_valid_in_bitsignaltemp),
        .stall_in(redist15_i_xor_stb_from_utf82_q_98_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist14_i_xor_stb_from_utf82_q_66_fifo_b),
        .valid_out(redist15_i_xor_stb_from_utf82_q_98_fifo_valid_out_bitsignaltemp),
        .stall_out(redist15_i_xor_stb_from_utf82_q_98_fifo_stall_out_bitsignaltemp),
        .data_out(redist15_i_xor_stb_from_utf82_q_98_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist14_i_xor_stb_from_utf82_q_66_fifo(STALLFIFO,891)
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_valid_in = SE_out_redist13_i_xor_stb_from_utf82_q_33_fifo_V1;
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_stall_in = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_backStall;
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_data_in = bubble_select_redist13_i_xor_stb_from_utf82_q_33_fifo_b;
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_valid_in_bitsignaltemp = redist14_i_xor_stb_from_utf82_q_66_fifo_valid_in[0];
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_stall_in_bitsignaltemp = redist14_i_xor_stb_from_utf82_q_66_fifo_stall_in[0];
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_valid_out[0] = redist14_i_xor_stb_from_utf82_q_66_fifo_valid_out_bitsignaltemp;
    assign redist14_i_xor_stb_from_utf82_q_66_fifo_stall_out[0] = redist14_i_xor_stb_from_utf82_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist14_i_xor_stb_from_utf82_q_66_fifo (
        .valid_in(redist14_i_xor_stb_from_utf82_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist14_i_xor_stb_from_utf82_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist13_i_xor_stb_from_utf82_q_33_fifo_b),
        .valid_out(redist14_i_xor_stb_from_utf82_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist14_i_xor_stb_from_utf82_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist14_i_xor_stb_from_utf82_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo(STALLENABLE,1848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg0 <= '0;
            SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg0 <= SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg1 <= SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed0 = (~ (SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall) & SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid) | SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg0;
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed1 = (~ (redist15_i_xor_stb_from_utf82_q_98_fifo_stall_out) & SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid) | SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_StallValid = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_backStall & SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid;
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_toReg0 = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_StallValid & SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed0;
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_toReg1 = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_StallValid & SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_or0 = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed0;
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireStall = ~ (SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_consumed1 & SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_or0);
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_backStall = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_V0 = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid & ~ (SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg0);
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_V1 = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid & ~ (SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_wireValid = redist14_i_xor_stb_from_utf82_q_66_fifo_valid_out;

    // SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo(STALLENABLE,1870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg0 <= '0;
            SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg0 <= SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg1 <= SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed0 = (~ (SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall) & SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid) | SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg0;
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed1 = (~ (redist28_i_str_063_replace_phi_stb_from_utf815_q_99_fifo_stall_out) & SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid) | SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg1;
    // Consuming
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_StallValid = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_backStall & SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid;
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_toReg0 = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_StallValid & SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed0;
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_toReg1 = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_StallValid & SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_or0 = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed0;
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireStall = ~ (SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_consumed1 & SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_or0);
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_backStall = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_V0 = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid & ~ (SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg0);
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_V1 = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid & ~ (SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_wireValid = redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_valid_out;

    // SE_i_cmp55_stb_from_utf899(STALLENABLE,1454)
    // Valid signal propagation
    assign SE_i_cmp55_stb_from_utf899_V0 = SE_i_cmp55_stb_from_utf899_R_v_0;
    assign SE_i_cmp55_stb_from_utf899_V1 = SE_i_cmp55_stb_from_utf899_R_v_1;
    assign SE_i_cmp55_stb_from_utf899_V2 = SE_i_cmp55_stb_from_utf899_R_v_2;
    // Stall signal propagation
    assign SE_i_cmp55_stb_from_utf899_s_tv_0 = SE_i_or_cond66_stb_from_utf8101_backStall & SE_i_cmp55_stb_from_utf899_R_v_0;
    assign SE_i_cmp55_stb_from_utf899_s_tv_1 = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall & SE_i_cmp55_stb_from_utf899_R_v_1;
    assign SE_i_cmp55_stb_from_utf899_s_tv_2 = redist105_i_cmp55_stb_from_utf899_q_33_fifo_stall_out & SE_i_cmp55_stb_from_utf899_R_v_2;
    // Backward Enable generation
    assign SE_i_cmp55_stb_from_utf899_or0 = SE_i_cmp55_stb_from_utf899_s_tv_0;
    assign SE_i_cmp55_stb_from_utf899_or1 = SE_i_cmp55_stb_from_utf899_s_tv_1 | SE_i_cmp55_stb_from_utf899_or0;
    assign SE_i_cmp55_stb_from_utf899_backEN = ~ (SE_i_cmp55_stb_from_utf899_s_tv_2 | SE_i_cmp55_stb_from_utf899_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp55_stb_from_utf899_v_s_0 = SE_i_cmp55_stb_from_utf899_backEN & SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V2;
    // Backward Stall generation
    assign SE_i_cmp55_stb_from_utf899_backStall = ~ (SE_i_cmp55_stb_from_utf899_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp55_stb_from_utf899_R_v_0 <= 1'b0;
            SE_i_cmp55_stb_from_utf899_R_v_1 <= 1'b0;
            SE_i_cmp55_stb_from_utf899_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp55_stb_from_utf899_backEN == 1'b0)
            begin
                SE_i_cmp55_stb_from_utf899_R_v_0 <= SE_i_cmp55_stb_from_utf899_R_v_0 & SE_i_cmp55_stb_from_utf899_s_tv_0;
            end
            else
            begin
                SE_i_cmp55_stb_from_utf899_R_v_0 <= SE_i_cmp55_stb_from_utf899_v_s_0;
            end

            if (SE_i_cmp55_stb_from_utf899_backEN == 1'b0)
            begin
                SE_i_cmp55_stb_from_utf899_R_v_1 <= SE_i_cmp55_stb_from_utf899_R_v_1 & SE_i_cmp55_stb_from_utf899_s_tv_1;
            end
            else
            begin
                SE_i_cmp55_stb_from_utf899_R_v_1 <= SE_i_cmp55_stb_from_utf899_v_s_0;
            end

            if (SE_i_cmp55_stb_from_utf899_backEN == 1'b0)
            begin
                SE_i_cmp55_stb_from_utf899_R_v_2 <= SE_i_cmp55_stb_from_utf899_R_v_2 & SE_i_cmp55_stb_from_utf899_s_tv_2;
            end
            else
            begin
                SE_i_cmp55_stb_from_utf899_R_v_2 <= SE_i_cmp55_stb_from_utf899_v_s_0;
            end

        end
    end

    // redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo(STALLFIFO,917)
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_in = SE_i_reduction_stb_from_utf8_11_stb_from_utf878_V1;
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_in = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall;
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_data_in = i_reduction_stb_from_utf8_15_stb_from_utf882_q;
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_in_bitsignaltemp = redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_in[0];
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_in_bitsignaltemp = redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_in[0];
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_out[0] = redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_out_bitsignaltemp;
    assign redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_out[0] = redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo (
        .valid_in(redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_stb_from_utf8_15_stb_from_utf882_q),
        .valid_out(redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_or_cond66_stb_from_utf8101(STALLENABLE,1579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_cond66_stb_from_utf8101_fromReg0 <= '0;
            SE_i_or_cond66_stb_from_utf8101_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_or_cond66_stb_from_utf8101_fromReg0 <= SE_i_or_cond66_stb_from_utf8101_toReg0;
            // Successor 1
            SE_i_or_cond66_stb_from_utf8101_fromReg1 <= SE_i_or_cond66_stb_from_utf8101_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_or_cond66_stb_from_utf8101_consumed0 = (~ (SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall) & SE_i_or_cond66_stb_from_utf8101_wireValid) | SE_i_or_cond66_stb_from_utf8101_fromReg0;
    assign SE_i_or_cond66_stb_from_utf8101_consumed1 = (~ (redist56_i_or_cond66_stb_from_utf8101_q_32_fifo_stall_out) & SE_i_or_cond66_stb_from_utf8101_wireValid) | SE_i_or_cond66_stb_from_utf8101_fromReg1;
    // Consuming
    assign SE_i_or_cond66_stb_from_utf8101_StallValid = SE_i_or_cond66_stb_from_utf8101_backStall & SE_i_or_cond66_stb_from_utf8101_wireValid;
    assign SE_i_or_cond66_stb_from_utf8101_toReg0 = SE_i_or_cond66_stb_from_utf8101_StallValid & SE_i_or_cond66_stb_from_utf8101_consumed0;
    assign SE_i_or_cond66_stb_from_utf8101_toReg1 = SE_i_or_cond66_stb_from_utf8101_StallValid & SE_i_or_cond66_stb_from_utf8101_consumed1;
    // Backward Stall generation
    assign SE_i_or_cond66_stb_from_utf8101_or0 = SE_i_or_cond66_stb_from_utf8101_consumed0;
    assign SE_i_or_cond66_stb_from_utf8101_wireStall = ~ (SE_i_or_cond66_stb_from_utf8101_consumed1 & SE_i_or_cond66_stb_from_utf8101_or0);
    assign SE_i_or_cond66_stb_from_utf8101_backStall = SE_i_or_cond66_stb_from_utf8101_wireStall;
    // Valid signal propagation
    assign SE_i_or_cond66_stb_from_utf8101_V0 = SE_i_or_cond66_stb_from_utf8101_wireValid & ~ (SE_i_or_cond66_stb_from_utf8101_fromReg0);
    assign SE_i_or_cond66_stb_from_utf8101_V1 = SE_i_or_cond66_stb_from_utf8101_wireValid & ~ (SE_i_or_cond66_stb_from_utf8101_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_or_cond66_stb_from_utf8101_and0 = SE_i_cmp55_stb_from_utf899_V0;
    assign SE_i_or_cond66_stb_from_utf8101_wireValid = SE_i_or_cond_not_stb_from_utf897_V0 & SE_i_or_cond66_stb_from_utf8101_and0;

    // SE_i_reduction_stb_from_utf8_18_stb_from_utf8104(STALLENABLE,1627)
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_V0 = SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0;
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_V1 = SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1;
    // Stall signal propagation
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_0 = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall & SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0;
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_1 = redist40_i_reduction_stb_from_utf8_18_stb_from_utf8104_q_33_fifo_stall_out & SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1;
    // Backward Enable generation
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_or0 = SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_0;
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backEN = ~ (SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_1 | SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_and0 = SE_i_reduction_stb_from_utf8_17_stb_from_utf8103_V0 & SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backEN;
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_v_s_0 = SE_out_redist65_i_not_cmp6_stb_from_utf837_q_32_fifo_V0 & SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_and0;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backStall = ~ (SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0 <= 1'b0;
            SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0 <= SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0 & SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_0;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_0 <= SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_v_s_0;
            end

            if (SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_backEN == 1'b0)
            begin
                SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1 <= SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1 & SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_s_tv_1;
            end
            else
            begin
                SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_R_v_1 <= SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_v_s_0;
            end

        end
    end

    // SE_i_or_cond_not_stb_from_utf897(STALLENABLE,1583)
    // Valid signal propagation
    assign SE_i_or_cond_not_stb_from_utf897_V0 = SE_i_or_cond_not_stb_from_utf897_R_v_0;
    assign SE_i_or_cond_not_stb_from_utf897_V1 = SE_i_or_cond_not_stb_from_utf897_R_v_1;
    assign SE_i_or_cond_not_stb_from_utf897_V2 = SE_i_or_cond_not_stb_from_utf897_R_v_2;
    // Stall signal propagation
    assign SE_i_or_cond_not_stb_from_utf897_s_tv_0 = SE_i_or_cond66_stb_from_utf8101_backStall & SE_i_or_cond_not_stb_from_utf897_R_v_0;
    assign SE_i_or_cond_not_stb_from_utf897_s_tv_1 = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall & SE_i_or_cond_not_stb_from_utf897_R_v_1;
    assign SE_i_or_cond_not_stb_from_utf897_s_tv_2 = redist51_i_or_cond_stb_from_utf894_q_33_fifo_stall_out & SE_i_or_cond_not_stb_from_utf897_R_v_2;
    // Backward Enable generation
    assign SE_i_or_cond_not_stb_from_utf897_or0 = SE_i_or_cond_not_stb_from_utf897_s_tv_0;
    assign SE_i_or_cond_not_stb_from_utf897_or1 = SE_i_or_cond_not_stb_from_utf897_s_tv_1 | SE_i_or_cond_not_stb_from_utf897_or0;
    assign SE_i_or_cond_not_stb_from_utf897_backEN = ~ (SE_i_or_cond_not_stb_from_utf897_s_tv_2 | SE_i_or_cond_not_stb_from_utf897_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_or_cond_not_stb_from_utf897_and0 = SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V1 & SE_i_or_cond_not_stb_from_utf897_backEN;
    assign SE_i_or_cond_not_stb_from_utf897_v_s_0 = SE_out_i_llvm_fpga_mem_ml3_stb_from_utf890_V0 & SE_i_or_cond_not_stb_from_utf897_and0;
    // Backward Stall generation
    assign SE_i_or_cond_not_stb_from_utf897_backStall = ~ (SE_i_or_cond_not_stb_from_utf897_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_cond_not_stb_from_utf897_R_v_0 <= 1'b0;
            SE_i_or_cond_not_stb_from_utf897_R_v_1 <= 1'b0;
            SE_i_or_cond_not_stb_from_utf897_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_or_cond_not_stb_from_utf897_backEN == 1'b0)
            begin
                SE_i_or_cond_not_stb_from_utf897_R_v_0 <= SE_i_or_cond_not_stb_from_utf897_R_v_0 & SE_i_or_cond_not_stb_from_utf897_s_tv_0;
            end
            else
            begin
                SE_i_or_cond_not_stb_from_utf897_R_v_0 <= SE_i_or_cond_not_stb_from_utf897_v_s_0;
            end

            if (SE_i_or_cond_not_stb_from_utf897_backEN == 1'b0)
            begin
                SE_i_or_cond_not_stb_from_utf897_R_v_1 <= SE_i_or_cond_not_stb_from_utf897_R_v_1 & SE_i_or_cond_not_stb_from_utf897_s_tv_1;
            end
            else
            begin
                SE_i_or_cond_not_stb_from_utf897_R_v_1 <= SE_i_or_cond_not_stb_from_utf897_v_s_0;
            end

            if (SE_i_or_cond_not_stb_from_utf897_backEN == 1'b0)
            begin
                SE_i_or_cond_not_stb_from_utf897_R_v_2 <= SE_i_or_cond_not_stb_from_utf897_R_v_2 & SE_i_or_cond_not_stb_from_utf897_s_tv_2;
            end
            else
            begin
                SE_i_or_cond_not_stb_from_utf897_R_v_2 <= SE_i_or_cond_not_stb_from_utf897_v_s_0;
            end

        end
    end

    // SE_i_reduction_stb_from_utf8_4_stb_from_utf833(STALLENABLE,1647)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg0 <= '0;
            SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg0 <= SE_i_reduction_stb_from_utf8_4_stb_from_utf833_toReg0;
            // Successor 1
            SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg1 <= SE_i_reduction_stb_from_utf8_4_stb_from_utf833_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed0 = (~ (SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall) & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid) | SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg0;
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed1 = (~ (redist39_i_reduction_stb_from_utf8_4_stb_from_utf833_q_32_fifo_stall_out) & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid) | SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg1;
    // Consuming
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_StallValid = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_backStall & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid;
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_toReg0 = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_StallValid & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed0;
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_toReg1 = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_StallValid & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_or0 = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed0;
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireStall = ~ (SE_i_reduction_stb_from_utf8_4_stb_from_utf833_consumed1 & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_or0);
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_backStall = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_V0 = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid & ~ (SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg0);
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_V1 = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid & ~ (SE_i_reduction_stb_from_utf8_4_stb_from_utf833_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_and0 = SE_out_redist90_i_cmp_stb_from_utf818_c_67_fifo_V0;
    assign SE_i_reduction_stb_from_utf8_4_stb_from_utf833_wireValid = SE_out_redist100_i_cmp6_stb_from_utf825_q_66_fifo_V0 & SE_i_reduction_stb_from_utf8_4_stb_from_utf833_and0;

    // redist96_i_cmp9_stb_from_utf828_c_33_fifo(STALLFIFO,974)
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_in = SE_i_cmp9_stb_from_utf828_V1;
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_in = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_backStall;
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_data_in = i_cmp9_stb_from_utf828_c;
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_in_bitsignaltemp = redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_in[0];
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_in_bitsignaltemp = redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_in[0];
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_out[0] = redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_out_bitsignaltemp;
    assign redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_out[0] = redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist96_i_cmp9_stb_from_utf828_c_33_fifo (
        .valid_in(redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp9_stb_from_utf828_c),
        .valid_out(redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist96_i_cmp9_stb_from_utf828_c_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_cmp9_stb_from_utf828(STALLENABLE,1462)
    // Valid signal propagation
    assign SE_i_cmp9_stb_from_utf828_V0 = SE_i_cmp9_stb_from_utf828_R_v_0;
    assign SE_i_cmp9_stb_from_utf828_V1 = SE_i_cmp9_stb_from_utf828_R_v_1;
    assign SE_i_cmp9_stb_from_utf828_V2 = SE_i_cmp9_stb_from_utf828_R_v_2;
    // Stall signal propagation
    assign SE_i_cmp9_stb_from_utf828_s_tv_0 = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall & SE_i_cmp9_stb_from_utf828_R_v_0;
    assign SE_i_cmp9_stb_from_utf828_s_tv_1 = redist96_i_cmp9_stb_from_utf828_c_33_fifo_stall_out & SE_i_cmp9_stb_from_utf828_R_v_1;
    assign SE_i_cmp9_stb_from_utf828_s_tv_2 = redist97_i_cmp9_not_stb_from_utf829_q_32_fifo_stall_out & SE_i_cmp9_stb_from_utf828_R_v_2;
    // Backward Enable generation
    assign SE_i_cmp9_stb_from_utf828_or0 = SE_i_cmp9_stb_from_utf828_s_tv_0;
    assign SE_i_cmp9_stb_from_utf828_or1 = SE_i_cmp9_stb_from_utf828_s_tv_1 | SE_i_cmp9_stb_from_utf828_or0;
    assign SE_i_cmp9_stb_from_utf828_backEN = ~ (SE_i_cmp9_stb_from_utf828_s_tv_2 | SE_i_cmp9_stb_from_utf828_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp9_stb_from_utf828_v_s_0 = SE_i_cmp9_stb_from_utf828_backEN & SE_out_redist32_i_replace_phi_stb_from_utf812_q_66_fifo_V0;
    // Backward Stall generation
    assign SE_i_cmp9_stb_from_utf828_backStall = ~ (SE_i_cmp9_stb_from_utf828_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp9_stb_from_utf828_R_v_0 <= 1'b0;
            SE_i_cmp9_stb_from_utf828_R_v_1 <= 1'b0;
            SE_i_cmp9_stb_from_utf828_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp9_stb_from_utf828_backEN == 1'b0)
            begin
                SE_i_cmp9_stb_from_utf828_R_v_0 <= SE_i_cmp9_stb_from_utf828_R_v_0 & SE_i_cmp9_stb_from_utf828_s_tv_0;
            end
            else
            begin
                SE_i_cmp9_stb_from_utf828_R_v_0 <= SE_i_cmp9_stb_from_utf828_v_s_0;
            end

            if (SE_i_cmp9_stb_from_utf828_backEN == 1'b0)
            begin
                SE_i_cmp9_stb_from_utf828_R_v_1 <= SE_i_cmp9_stb_from_utf828_R_v_1 & SE_i_cmp9_stb_from_utf828_s_tv_1;
            end
            else
            begin
                SE_i_cmp9_stb_from_utf828_R_v_1 <= SE_i_cmp9_stb_from_utf828_v_s_0;
            end

            if (SE_i_cmp9_stb_from_utf828_backEN == 1'b0)
            begin
                SE_i_cmp9_stb_from_utf828_R_v_2 <= SE_i_cmp9_stb_from_utf828_R_v_2 & SE_i_cmp9_stb_from_utf828_s_tv_2;
            end
            else
            begin
                SE_i_cmp9_stb_from_utf828_R_v_2 <= SE_i_cmp9_stb_from_utf828_v_s_0;
            end

        end
    end

    // redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo(STALLFIFO,947)
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_in = SE_out_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_V1;
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_in = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall;
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_data_in = bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_b;
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_in_bitsignaltemp = redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_in[0];
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_in_bitsignaltemp = redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_in[0];
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_out[0] = redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_out_bitsignaltemp;
    assign redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_out[0] = redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo (
        .valid_in(redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist70_i_memdep_phi7_or_stb_from_utf861_q_33_fifo_b),
        .valid_out(redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115(BITJOIN,1003)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_q = i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115(BITSELECT,1004)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_q[0:0]);

    // redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo(STALLFIFO,964)
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_V0;
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_in = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall;
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_data_in = bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_b;
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_in_bitsignaltemp = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_in[0];
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_in_bitsignaltemp = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_in[0];
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_out[0] = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_out_bitsignaltemp;
    assign redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_out[0] = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(68),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo (
        .valid_in(redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_in_bitsignaltemp),
        .stall_in(redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_b),
        .valid_out(redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_out_bitsignaltemp),
        .stall_out(redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_stall_out_bitsignaltemp),
        .data_out(redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo(STALLENABLE,1978)
    // Valid signal propagation
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_V0 = SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_backStall = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_stall | ~ (SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and0 = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_valid_out;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and1 = redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_valid_out & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and0;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and2 = SE_i_cmp9_stb_from_utf828_V0 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and1;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and3 = SE_i_reduction_stb_from_utf8_4_stb_from_utf833_V0 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and2;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and4 = SE_i_or_cond_not_stb_from_utf897_V1 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and3;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and5 = SE_i_reduction_stb_from_utf8_18_stb_from_utf8104_V0 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and4;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and6 = SE_i_or_cond66_stb_from_utf8101_V0 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and5;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and7 = redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_valid_out & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and6;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and8 = SE_i_cmp55_stb_from_utf899_V1 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and7;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and9 = SE_out_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_V0 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and8;
    assign SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_wireValid = SE_out_redist14_i_xor_stb_from_utf82_q_66_fifo_V0 & SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_and9;

    // bubble_join_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo(BITJOIN,1190)
    assign bubble_join_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_q = redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_data_out;

    // bubble_select_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo(BITSELECT,1191)
    assign bubble_select_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_b = $unsigned(bubble_join_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_q[0:0]);

    // i_reduction_stb_from_utf8_27_stb_from_utf8108(LOGICAL,321)@163
    assign i_reduction_stb_from_utf8_27_stb_from_utf8108_q = i_cmp55_stb_from_utf899_q & bubble_select_redist41_i_reduction_stb_from_utf8_15_stb_from_utf882_q_33_fifo_b;

    // i_reduction_stb_from_utf8_5_stb_from_utf834(LOGICAL,346)@163
    assign i_reduction_stb_from_utf8_5_stb_from_utf834_q = i_cmp9_not_stb_from_utf829_q & i_reduction_stb_from_utf8_4_stb_from_utf833_q;

    // i_reduction_stb_from_utf8_28_stb_from_utf8110(LOGICAL,322)@163
    assign i_reduction_stb_from_utf8_28_stb_from_utf8110_q = i_reduction_stb_from_utf8_5_stb_from_utf834_q | i_reduction_stb_from_utf8_27_stb_from_utf8108_q;

    // i_reduction_stb_from_utf8_19_stb_from_utf8105(LOGICAL,318)@163
    assign i_reduction_stb_from_utf8_19_stb_from_utf8105_q = i_or_cond_stb_from_utf894_q & i_reduction_stb_from_utf8_18_stb_from_utf8104_q;

    // i_reduction_stb_from_utf8_20_stb_from_utf8106(LOGICAL,320)@163
    assign i_reduction_stb_from_utf8_20_stb_from_utf8106_q = i_or_cond66_stb_from_utf8101_q & i_reduction_stb_from_utf8_19_stb_from_utf8105_q;

    // i_reduction_stb_from_utf8_29_stb_from_utf8111(LOGICAL,323)@163
    assign i_reduction_stb_from_utf8_29_stb_from_utf8111_q = i_reduction_stb_from_utf8_20_stb_from_utf8106_q | i_reduction_stb_from_utf8_28_stb_from_utf8110_q;

    // i_pred_sel264_demorgan_not_stb_from_utf8114(LOGICAL,278)@163
    assign i_pred_sel264_demorgan_not_stb_from_utf8114_q = i_reduction_stb_from_utf8_29_stb_from_utf8111_q ^ VCC_q;

    // bubble_join_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo(BITJOIN,1298)
    assign bubble_join_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_q = redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_data_out;

    // bubble_select_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo(BITSELECT,1299)
    assign bubble_select_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_b = $unsigned(bubble_join_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_q[0:0]);

    // i_unnamed_stb_from_utf8116(LOGICAL,389)@163
    assign i_unnamed_stb_from_utf8116_q = bubble_select_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_b | i_pred_sel264_demorgan_not_stb_from_utf8114_q;

    // i_first_cleanup_xor45_or_stb_from_utf8117(LOGICAL,186)@163
    assign i_first_cleanup_xor45_or_stb_from_utf8117_q = i_unnamed_stb_from_utf8116_q | bubble_select_redist14_i_xor_stb_from_utf82_q_66_fifo_b;

    // bubble_join_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo(BITJOIN,1265)
    assign bubble_join_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_q = redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_data_out;

    // bubble_select_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo(BITSELECT,1266)
    assign bubble_select_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_b = $unsigned(bubble_join_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_q[0:0]);

    // i_acl_263_v_v_stb_from_utf8109_vt_const_63(CONSTANT,83)
    assign i_acl_263_v_v_stb_from_utf8109_vt_const_63_q = $unsigned(63'b000000000000000000000000000000000000000000000000000000000000001);

    // i_acl_263_v_v_stb_from_utf8109(MUX,82)@163
    assign i_acl_263_v_v_stb_from_utf8109_s = i_reduction_stb_from_utf8_20_stb_from_utf8106_q;
    always @(i_acl_263_v_v_stb_from_utf8109_s or c_i64_3352_q or c_i64_2349_q)
    begin
        unique case (i_acl_263_v_v_stb_from_utf8109_s)
            1'b0 : i_acl_263_v_v_stb_from_utf8109_q = c_i64_3352_q;
            1'b1 : i_acl_263_v_v_stb_from_utf8109_q = c_i64_2349_q;
            default : i_acl_263_v_v_stb_from_utf8109_q = 64'b0;
        endcase
    end

    // i_acl_263_v_v_stb_from_utf8109_vt_select_0(BITSELECT,85)@163
    assign i_acl_263_v_v_stb_from_utf8109_vt_select_0_b = i_acl_263_v_v_stb_from_utf8109_q[0:0];

    // i_acl_263_v_v_stb_from_utf8109_vt_join(BITJOIN,84)@163
    assign i_acl_263_v_v_stb_from_utf8109_vt_join_q = {i_acl_263_v_v_stb_from_utf8109_vt_const_63_q, i_acl_263_v_v_stb_from_utf8109_vt_select_0_b};

    // i_acl_265_v_v_stb_from_utf8112(MUX,86)@163
    assign i_acl_265_v_v_stb_from_utf8112_s = i_reduction_stb_from_utf8_5_stb_from_utf834_q;
    always @(i_acl_265_v_v_stb_from_utf8112_s or i_acl_263_v_v_stb_from_utf8109_vt_join_q or c_i64_1350_q)
    begin
        unique case (i_acl_265_v_v_stb_from_utf8112_s)
            1'b0 : i_acl_265_v_v_stb_from_utf8112_q = i_acl_263_v_v_stb_from_utf8109_vt_join_q;
            1'b1 : i_acl_265_v_v_stb_from_utf8112_q = c_i64_1350_q;
            default : i_acl_265_v_v_stb_from_utf8112_q = 64'b0;
        endcase
    end

    // i_acl_265_v_v_stb_from_utf8112_vt_select_1(BITSELECT,89)@163
    assign i_acl_265_v_v_stb_from_utf8112_vt_select_1_b = i_acl_265_v_v_stb_from_utf8112_q[1:0];

    // i_acl_265_v_v_stb_from_utf8112_vt_join(BITJOIN,88)@163
    assign i_acl_265_v_v_stb_from_utf8112_vt_join_q = {i_acl_265_v_v_stb_from_utf8112_vt_const_63_q, i_acl_265_v_v_stb_from_utf8112_vt_select_1_b};

    // i_acl_265_v_stb_from_utf80_add_x(ADD,593)@163
    assign i_acl_265_v_stb_from_utf80_add_x_a = {1'b0, bubble_select_redist27_i_str_063_replace_phi_stb_from_utf815_q_66_fifo_b};
    assign i_acl_265_v_stb_from_utf80_add_x_b = {1'b0, i_acl_265_v_v_stb_from_utf8112_vt_join_q};
    assign i_acl_265_v_stb_from_utf80_add_x_o = $unsigned(i_acl_265_v_stb_from_utf80_add_x_a) + $unsigned(i_acl_265_v_stb_from_utf80_add_x_b);
    assign i_acl_265_v_stb_from_utf80_add_x_q = i_acl_265_v_stb_from_utf80_add_x_o[64:0];

    // i_acl_265_v_stb_from_utf80_trunc_sel_x(BITSELECT,595)@163
    assign i_acl_265_v_stb_from_utf80_trunc_sel_x_b = i_acl_265_v_stb_from_utf80_add_x_q[63:0];

    // i_llvm_fpga_mem_ml2664_stb_from_utf8118(BLACKBOX,218)@163
    // in in_i_stall@20000000
    // out out_ml2664_stb_from_utf8_avm_address@20000000
    // out out_ml2664_stb_from_utf8_avm_burstcount@20000000
    // out out_ml2664_stb_from_utf8_avm_byteenable@20000000
    // out out_ml2664_stb_from_utf8_avm_enable@20000000
    // out out_ml2664_stb_from_utf8_avm_read@20000000
    // out out_ml2664_stb_from_utf8_avm_write@20000000
    // out out_ml2664_stb_from_utf8_avm_writedata@20000000
    // out out_o_readdata@195
    // out out_o_stall@20000000
    // out out_o_valid@195
    stb_from_utf8_i_llvm_fpga_mem_ml2664_0 thei_llvm_fpga_mem_ml2664_stb_from_utf8118 (
        .in_flush(in_flush),
        .in_i_address(i_acl_265_v_stb_from_utf80_trunc_sel_x_b),
        .in_i_dependence(bubble_select_redist71_i_memdep_phi7_or_stb_from_utf861_q_66_fifo_b),
        .in_i_predicate(i_first_cleanup_xor45_or_stb_from_utf8117_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_backStall),
        .in_i_valid(SE_out_redist86_i_llvm_fpga_ffwd_dest_i1_tobool6222_stb_from_utf8115_out_dest_data_out_5_0_67_fifo_V0),
        .in_ml2664_stb_from_utf8_avm_readdata(in_ml2664_stb_from_utf8_avm_readdata),
        .in_ml2664_stb_from_utf8_avm_readdatavalid(in_ml2664_stb_from_utf8_avm_readdatavalid),
        .in_ml2664_stb_from_utf8_avm_waitrequest(in_ml2664_stb_from_utf8_avm_waitrequest),
        .in_ml2664_stb_from_utf8_avm_writeack(in_ml2664_stb_from_utf8_avm_writeack),
        .out_ml2664_stb_from_utf8_avm_address(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_address),
        .out_ml2664_stb_from_utf8_avm_burstcount(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_burstcount),
        .out_ml2664_stb_from_utf8_avm_byteenable(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_byteenable),
        .out_ml2664_stb_from_utf8_avm_enable(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_enable),
        .out_ml2664_stb_from_utf8_avm_read(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_read),
        .out_ml2664_stb_from_utf8_avm_write(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_write),
        .out_ml2664_stb_from_utf8_avm_writedata(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_ml2664_stb_from_utf8118(BITJOIN,1048)
    assign bubble_join_i_llvm_fpga_mem_ml2664_stb_from_utf8118_q = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118(BITSELECT,1049)
    assign bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118_b = $unsigned(bubble_join_i_llvm_fpga_mem_ml2664_stb_from_utf8118_q[7:0]);

    // i_unnamed_stb_from_utf8119(LOGICAL,390)@195
    assign i_unnamed_stb_from_utf8119_q = bubble_select_i_llvm_fpga_mem_ml2664_stb_from_utf8118_b & c_i8_64338_q;

    // i_unnamed_stb_from_utf8119_vt_select_7(BITSELECT,393)@195
    assign i_unnamed_stb_from_utf8119_vt_select_7_b = i_unnamed_stb_from_utf8119_q[7:6];

    // i_unnamed_stb_from_utf8119_vt_const_5(CONSTANT,391)
    assign i_unnamed_stb_from_utf8119_vt_const_5_q = $unsigned(6'b000000);

    // i_unnamed_stb_from_utf8119_vt_join(BITJOIN,392)@195
    assign i_unnamed_stb_from_utf8119_vt_join_q = {i_unnamed_stb_from_utf8119_vt_select_7_b, i_unnamed_stb_from_utf8119_vt_const_5_q};

    // i_cmp17_stb_from_utf8120(LOGICAL,165)@195
    assign i_cmp17_stb_from_utf8120_q = $unsigned(i_unnamed_stb_from_utf8119_vt_join_q == c_i8_128348_recast_x_q ? 1'b1 : 1'b0);

    // bubble_join_redist96_i_cmp9_stb_from_utf828_c_33_fifo(BITJOIN,1319)
    assign bubble_join_redist96_i_cmp9_stb_from_utf828_c_33_fifo_q = redist96_i_cmp9_stb_from_utf828_c_33_fifo_data_out;

    // bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo(BITSELECT,1320)
    assign bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo_b = $unsigned(bubble_join_redist96_i_cmp9_stb_from_utf828_c_33_fifo_q[0:0]);

    // SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo(STALLENABLE,1995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg0 <= '0;
            SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg0 <= SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_toReg0;
            // Successor 1
            SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg1 <= SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed0 = (~ (SR_SE_i_acl_58_demorgan_stb_from_utf8235_backStall) & SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid) | SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg0;
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed1 = (~ (SR_SE_i_unnamed_stb_from_utf8240_backStall) & SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid) | SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_StallValid = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_backStall & SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid;
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_toReg0 = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_StallValid & SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed0;
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_toReg1 = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_StallValid & SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_or0 = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed0;
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireStall = ~ (SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_consumed1 & SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_or0);
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_backStall = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_V0 = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid & ~ (SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg0);
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_V1 = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid & ~ (SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_wireValid = redist96_i_cmp9_stb_from_utf828_c_33_fifo_valid_out;

    // SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0(STALLENABLE,2009)
    // Valid signal propagation
    assign SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_V0 = SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_s_tv_0 = SE_i_unnamed_stb_from_utf8237_backStall & SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backEN = ~ (SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_v_s_0 = SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backEN & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V9;
    // Backward Stall generation
    assign SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backStall = ~ (SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backEN == 1'b0)
            begin
                SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0 <= SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0 & SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_R_v_0 <= SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118(STALLENABLE,1514)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg5 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg6 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg7 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg8 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg9 <= '0;
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg10 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg0 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg1 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg2 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg3 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg4 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg5 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg6 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg7 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg8 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg9 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg10 <= SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg10;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_1s_v32i32_add136_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg0;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_while_body_stb_from_utf8_fpgaunique_3s_v32i32_add_shuffle_stb_from_utf80_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg1;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed2 = (~ (SE_i_acl_192_stb_from_utf8125_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg2;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed3 = (~ (SR_SE_i_acl_58_demorgan_stb_from_utf8235_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg3;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed4 = (~ (SE_i_reduction_stb_from_utf8_34_stb_from_utf8130_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg4;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed5 = (~ (SE_i_reduction_stb_from_utf8_48_stb_from_utf8158_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg5;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed6 = (~ (SE_i_reduction_stb_from_utf8_63_stb_from_utf8214_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg6;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed7 = (~ (SE_i_reduction_stb_from_utf8_89_stb_from_utf8261_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg7;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed8 = (~ (SE_i_reduction_stb_from_utf8_104_stb_from_utf8273_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg8;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed9 = (~ (SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backStall) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg9;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed10 = (~ (redist110_i_cmp17_stb_from_utf8120_q_94_fifo_stall_out) & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid) | SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg10;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_backStall & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg1 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed1;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg2 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed2;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg3 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed3;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg4 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed4;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg5 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed5;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg6 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed6;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg7 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed7;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg8 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed8;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg9 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed9;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_toReg10 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_StallValid & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed10;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed0;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or1 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed1 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or0;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or2 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed2 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or1;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or3 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed3 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or2;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or4 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed4 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or3;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or5 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed5 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or4;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or6 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed6 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or5;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or7 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed7 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or6;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or8 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed8 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or7;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or9 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed9 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or8;
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireStall = ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_consumed10 & SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_or9);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_backStall = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg0);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V1 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg1);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V2 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg2);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V3 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg3);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V4 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg4);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V5 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg5);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V6 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg6);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V7 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg7);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V8 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg8);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V9 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg9);
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V10 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid & ~ (SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_fromReg10);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_wireValid = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_o_valid;

    // SR_SE_i_acl_58_demorgan_stb_from_utf8235(STALLREG,2571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid <= 1'b0;
            SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data0 <= 1'bx;
            SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid <= SE_i_acl_58_demorgan_stb_from_utf8235_backStall & (SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid | SR_SE_i_acl_58_demorgan_stb_from_utf8235_i_valid);

            if (SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data0 <= $unsigned(bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo_b);
                SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data1 <= i_cmp17_stb_from_utf8120_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_58_demorgan_stb_from_utf8235_and0 = SE_out_i_llvm_fpga_mem_ml2664_stb_from_utf8118_V3;
    assign SR_SE_i_acl_58_demorgan_stb_from_utf8235_i_valid = SE_out_redist96_i_cmp9_stb_from_utf828_c_33_fifo_V0 & SR_SE_i_acl_58_demorgan_stb_from_utf8235_and0;
    // Stall signal propagation
    assign SR_SE_i_acl_58_demorgan_stb_from_utf8235_backStall = SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid | ~ (SR_SE_i_acl_58_demorgan_stb_from_utf8235_i_valid);

    // Valid
    assign SR_SE_i_acl_58_demorgan_stb_from_utf8235_V = SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid == 1'b1 ? SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid : SR_SE_i_acl_58_demorgan_stb_from_utf8235_i_valid;

    // Data0
    assign SR_SE_i_acl_58_demorgan_stb_from_utf8235_D0 = SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid == 1'b1 ? SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data0 : bubble_select_redist96_i_cmp9_stb_from_utf828_c_33_fifo_b;
    // Data1
    assign SR_SE_i_acl_58_demorgan_stb_from_utf8235_D1 = SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_valid == 1'b1 ? SR_SE_i_acl_58_demorgan_stb_from_utf8235_r_data1 : i_cmp17_stb_from_utf8120_q;

    // SE_i_acl_58_demorgan_stb_from_utf8235(STALLENABLE,1409)
    // Valid signal propagation
    assign SE_i_acl_58_demorgan_stb_from_utf8235_V0 = SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_58_demorgan_stb_from_utf8235_s_tv_0 = SE_i_unnamed_stb_from_utf8237_backStall & SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_58_demorgan_stb_from_utf8235_backEN = ~ (SE_i_acl_58_demorgan_stb_from_utf8235_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_58_demorgan_stb_from_utf8235_v_s_0 = SE_i_acl_58_demorgan_stb_from_utf8235_backEN & SR_SE_i_acl_58_demorgan_stb_from_utf8235_V;
    // Backward Stall generation
    assign SE_i_acl_58_demorgan_stb_from_utf8235_backStall = ~ (SE_i_acl_58_demorgan_stb_from_utf8235_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_58_demorgan_stb_from_utf8235_backEN == 1'b0)
            begin
                SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0 <= SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0 & SE_i_acl_58_demorgan_stb_from_utf8235_s_tv_0;
            end
            else
            begin
                SE_i_acl_58_demorgan_stb_from_utf8235_R_v_0 <= SE_i_acl_58_demorgan_stb_from_utf8235_v_s_0;
            end

        end
    end

    // i_acl_58_demorgan_stb_from_utf8235(LOGICAL,111)@195 + 1
    assign i_acl_58_demorgan_stb_from_utf8235_qi = SR_SE_i_acl_58_demorgan_stb_from_utf8235_D0 | SR_SE_i_acl_58_demorgan_stb_from_utf8235_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_58_demorgan_stb_from_utf8235_delay ( .xin(i_acl_58_demorgan_stb_from_utf8235_qi), .xout(i_acl_58_demorgan_stb_from_utf8235_q), .ena(SE_i_acl_58_demorgan_stb_from_utf8235_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_58_stb_from_utf8236(LOGICAL,112)@196
    assign i_acl_58_stb_from_utf8236_q = i_acl_58_demorgan_stb_from_utf8235_q ^ VCC_q;

    // redist102_i_cmp6_stb_from_utf825_q_99_0(REG,980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_cmp6_stb_from_utf825_q_99_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist102_i_cmp6_stb_from_utf825_q_99_0_backEN == 1'b1)
        begin
            redist102_i_cmp6_stb_from_utf825_q_99_0_q <= $unsigned(bubble_select_redist101_i_cmp6_stb_from_utf825_q_98_fifo_b);
        end
    end

    // i_unnamed_stb_from_utf8237(LOGICAL,401)@196
    assign i_unnamed_stb_from_utf8237_q = redist102_i_cmp6_stb_from_utf825_q_99_0_q & i_acl_58_stb_from_utf8236_q;

    // redist93_i_cmp_stb_from_utf818_c_100_0(REG,971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_i_cmp_stb_from_utf818_c_100_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist93_i_cmp_stb_from_utf818_c_100_0_backEN == 1'b1)
        begin
            redist93_i_cmp_stb_from_utf818_c_100_0_q <= $unsigned(redist92_i_cmp_stb_from_utf818_c_99_0_q);
        end
    end

    // i_acl_61_stb_from_utf8238(LOGICAL,113)@196
    assign i_acl_61_stb_from_utf8238_q = redist93_i_cmp_stb_from_utf818_c_100_0_q & i_unnamed_stb_from_utf8237_q;

    // i_acl_62_stb_from_utf8239(MUX,114)@196
    assign i_acl_62_stb_from_utf8239_s = i_acl_61_stb_from_utf8238_q;
    always @(i_acl_62_stb_from_utf8239_s or c_i32_14364_q or c_i32_13365_q)
    begin
        unique case (i_acl_62_stb_from_utf8239_s)
            1'b0 : i_acl_62_stb_from_utf8239_q = c_i32_14364_q;
            1'b1 : i_acl_62_stb_from_utf8239_q = c_i32_13365_q;
            default : i_acl_62_stb_from_utf8239_q = 32'b0;
        endcase
    end

    // i_acl_62_stb_from_utf8239_vt_select_1(BITSELECT,117)@196
    assign i_acl_62_stb_from_utf8239_vt_select_1_b = i_acl_62_stb_from_utf8239_q[1:0];

    // i_acl_62_stb_from_utf8239_vt_join(BITJOIN,116)@196
    assign i_acl_62_stb_from_utf8239_vt_join_q = {i_acl_62_stb_from_utf8239_vt_const_31_q, i_acl_62_stb_from_utf8239_vt_select_1_b};

    // i_unnamed_stb_from_utf8240(LOGICAL,403)@195 + 1
    assign i_unnamed_stb_from_utf8240_qi = SR_SE_i_unnamed_stb_from_utf8240_D0 & SR_SE_i_unnamed_stb_from_utf8240_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_stb_from_utf8240_delay ( .xin(i_unnamed_stb_from_utf8240_qi), .xout(i_unnamed_stb_from_utf8240_q), .ena(SE_i_unnamed_stb_from_utf8240_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_65_stb_from_utf8241(LOGICAL,118)@196
    assign i_acl_65_stb_from_utf8241_q = redist93_i_cmp_stb_from_utf818_c_100_0_q & i_unnamed_stb_from_utf8240_q;

    // i_acl_66_stb_from_utf8242(MUX,119)@196
    assign i_acl_66_stb_from_utf8242_s = i_acl_65_stb_from_utf8241_q;
    always @(i_acl_66_stb_from_utf8242_s or i_acl_62_stb_from_utf8239_vt_join_q or c_i32_12366_q)
    begin
        unique case (i_acl_66_stb_from_utf8242_s)
            1'b0 : i_acl_66_stb_from_utf8242_q = i_acl_62_stb_from_utf8239_vt_join_q;
            1'b1 : i_acl_66_stb_from_utf8242_q = c_i32_12366_q;
            default : i_acl_66_stb_from_utf8242_q = 32'b0;
        endcase
    end

    // i_acl_66_stb_from_utf8242_vt_select_1(BITSELECT,122)@196
    assign i_acl_66_stb_from_utf8242_vt_select_1_b = i_acl_66_stb_from_utf8242_q[1:0];

    // i_acl_66_stb_from_utf8242_vt_join(BITJOIN,121)@196
    assign i_acl_66_stb_from_utf8242_vt_join_q = {i_acl_62_stb_from_utf8239_vt_const_31_q, i_acl_66_stb_from_utf8242_vt_select_1_b};

    // i_reduction_stb_from_utf8_71_stb_from_utf8244(LOGICAL,358)@196
    assign i_reduction_stb_from_utf8_71_stb_from_utf8244_q = bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo_b & redist52_i_or_cond_stb_from_utf894_q_34_0_q;

    // i_reduction_stb_from_utf8_73_stb_from_utf8246(LOGICAL,360)@196
    assign i_reduction_stb_from_utf8_73_stb_from_utf8246_q = redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q & i_reduction_stb_from_utf8_71_stb_from_utf8244_q;

    // redist104_i_cmp65_not_stb_from_utf8127_q_1_0(REG,982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_cmp65_not_stb_from_utf8127_q_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_backEN == 1'b1)
        begin
            redist104_i_cmp65_not_stb_from_utf8127_q_1_0_q <= $unsigned(i_cmp65_not_stb_from_utf8127_q);
        end
    end

    // i_reduction_stb_from_utf8_69_stb_from_utf8243(LOGICAL,356)@196
    assign i_reduction_stb_from_utf8_69_stb_from_utf8243_q = redist104_i_cmp65_not_stb_from_utf8127_q_1_0_q & redist67_i_not_cmp6_stb_from_utf837_q_66_0_q;

    // i_reduction_stb_from_utf8_72_stb_from_utf8245(LOGICAL,359)@196
    assign i_reduction_stb_from_utf8_72_stb_from_utf8245_q = redist57_i_or_cond66_stb_from_utf8101_q_33_0_q & i_reduction_stb_from_utf8_69_stb_from_utf8243_q;

    // i_reduction_stb_from_utf8_74_stb_from_utf8247(LOGICAL,361)@196
    assign i_reduction_stb_from_utf8_74_stb_from_utf8247_q = i_reduction_stb_from_utf8_72_stb_from_utf8245_q & i_reduction_stb_from_utf8_73_stb_from_utf8246_q;

    // i_acl_73_stb_from_utf8248(MUX,123)@196
    assign i_acl_73_stb_from_utf8248_s = i_reduction_stb_from_utf8_74_stb_from_utf8247_q;
    always @(i_acl_73_stb_from_utf8248_s or i_acl_66_stb_from_utf8242_vt_join_q or c_i32_11367_q)
    begin
        unique case (i_acl_73_stb_from_utf8248_s)
            1'b0 : i_acl_73_stb_from_utf8248_q = i_acl_66_stb_from_utf8242_vt_join_q;
            1'b1 : i_acl_73_stb_from_utf8248_q = c_i32_11367_q;
            default : i_acl_73_stb_from_utf8248_q = 32'b0;
        endcase
    end

    // i_acl_73_stb_from_utf8248_vt_select_2(BITSELECT,126)@196
    assign i_acl_73_stb_from_utf8248_vt_select_2_b = i_acl_73_stb_from_utf8248_q[2:0];

    // i_acl_73_stb_from_utf8248_vt_join(BITJOIN,125)@196
    assign i_acl_73_stb_from_utf8248_vt_join_q = {i_acl_73_stb_from_utf8248_vt_const_31_q, i_acl_73_stb_from_utf8248_vt_select_2_b};

    // i_or_cond66_not_stb_from_utf8102(LOGICAL,266)@196
    assign i_or_cond66_not_stb_from_utf8102_q = redist57_i_or_cond66_stb_from_utf8101_q_33_0_q ^ VCC_q;

    // i_reduction_stb_from_utf8_75_stb_from_utf8249(LOGICAL,362)@196
    assign i_reduction_stb_from_utf8_75_stb_from_utf8249_q = i_or_cond66_not_stb_from_utf8102_q & redist67_i_not_cmp6_stb_from_utf837_q_66_0_q;

    // i_reduction_stb_from_utf8_78_stb_from_utf8250(LOGICAL,363)@196
    assign i_reduction_stb_from_utf8_78_stb_from_utf8250_q = i_reduction_stb_from_utf8_75_stb_from_utf8249_q & redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q;

    // i_reduction_stb_from_utf8_79_stb_from_utf8251(LOGICAL,364)@196
    assign i_reduction_stb_from_utf8_79_stb_from_utf8251_q = i_reduction_stb_from_utf8_71_stb_from_utf8244_q & i_reduction_stb_from_utf8_78_stb_from_utf8250_q;

    // i_acl_79_stb_from_utf8252(MUX,127)@196
    assign i_acl_79_stb_from_utf8252_s = i_reduction_stb_from_utf8_79_stb_from_utf8251_q;
    always @(i_acl_79_stb_from_utf8252_s or i_acl_73_stb_from_utf8248_vt_join_q or c_i32_10360_q)
    begin
        unique case (i_acl_79_stb_from_utf8252_s)
            1'b0 : i_acl_79_stb_from_utf8252_q = i_acl_73_stb_from_utf8248_vt_join_q;
            1'b1 : i_acl_79_stb_from_utf8252_q = c_i32_10360_q;
            default : i_acl_79_stb_from_utf8252_q = 32'b0;
        endcase
    end

    // i_acl_79_stb_from_utf8252_vt_select_2(BITSELECT,130)@196
    assign i_acl_79_stb_from_utf8252_vt_select_2_b = i_acl_79_stb_from_utf8252_q[2:0];

    // i_acl_79_stb_from_utf8252_vt_join(BITJOIN,129)@196
    assign i_acl_79_stb_from_utf8252_vt_join_q = {i_acl_73_stb_from_utf8248_vt_const_31_q, i_acl_79_stb_from_utf8252_vt_select_2_b};

    // i_or_cond_not80_stb_from_utf895(LOGICAL,270)@196
    assign i_or_cond_not80_stb_from_utf895_q = redist52_i_or_cond_stb_from_utf894_q_34_0_q ^ VCC_q;

    // i_reduction_stb_from_utf8_80_stb_from_utf8253(LOGICAL,366)@196
    assign i_reduction_stb_from_utf8_80_stb_from_utf8253_q = i_or_cond_not80_stb_from_utf895_q & redist67_i_not_cmp6_stb_from_utf837_q_66_0_q;

    // i_reduction_stb_from_utf8_82_stb_from_utf8254(LOGICAL,367)@196
    assign i_reduction_stb_from_utf8_82_stb_from_utf8254_q = bubble_select_redist108_i_cmp29_stb_from_utf831_q_99_fifo_b & i_reduction_stb_from_utf8_80_stb_from_utf8253_q;

    // i_reduction_stb_from_utf8_83_stb_from_utf8255(LOGICAL,368)@196
    assign i_reduction_stb_from_utf8_83_stb_from_utf8255_q = redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_q & i_reduction_stb_from_utf8_82_stb_from_utf8254_q;

    // i_acl_85_stb_from_utf8256(MUX,131)@196
    assign i_acl_85_stb_from_utf8256_s = i_reduction_stb_from_utf8_83_stb_from_utf8255_q;
    always @(i_acl_85_stb_from_utf8256_s or i_acl_79_stb_from_utf8252_vt_join_q or c_i32_9368_q)
    begin
        unique case (i_acl_85_stb_from_utf8256_s)
            1'b0 : i_acl_85_stb_from_utf8256_q = i_acl_79_stb_from_utf8252_vt_join_q;
            1'b1 : i_acl_85_stb_from_utf8256_q = c_i32_9368_q;
            default : i_acl_85_stb_from_utf8256_q = 32'b0;
        endcase
    end

    // i_acl_85_stb_from_utf8256_vt_select_2(BITSELECT,134)@196
    assign i_acl_85_stb_from_utf8256_vt_select_2_b = i_acl_85_stb_from_utf8256_q[2:0];

    // i_acl_85_stb_from_utf8256_vt_join(BITJOIN,133)@196
    assign i_acl_85_stb_from_utf8256_vt_join_q = {i_acl_73_stb_from_utf8248_vt_const_31_q, i_acl_85_stb_from_utf8256_vt_select_2_b};

    // i_reduction_stb_from_utf8_94_stb_from_utf8266(LOGICAL,379)@195 + 1
    assign i_reduction_stb_from_utf8_94_stb_from_utf8266_qi = SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_D0 & SR_SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_stb_from_utf8_94_stb_from_utf8266_delay ( .xin(i_reduction_stb_from_utf8_94_stb_from_utf8266_qi), .xout(i_reduction_stb_from_utf8_94_stb_from_utf8266_q), .ena(SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_acl_97_stb_from_utf8267(MUX,135)@196
    assign i_acl_97_stb_from_utf8267_s = i_reduction_stb_from_utf8_94_stb_from_utf8266_q;
    always @(i_acl_97_stb_from_utf8267_s or i_acl_85_stb_from_utf8256_vt_join_q or c_i32_8369_q)
    begin
        unique case (i_acl_97_stb_from_utf8267_s)
            1'b0 : i_acl_97_stb_from_utf8267_q = i_acl_85_stb_from_utf8256_vt_join_q;
            1'b1 : i_acl_97_stb_from_utf8267_q = c_i32_8369_q;
            default : i_acl_97_stb_from_utf8267_q = 32'b0;
        endcase
    end

    // i_acl_97_stb_from_utf8267_vt_select_2(BITSELECT,138)@196
    assign i_acl_97_stb_from_utf8267_vt_select_2_b = i_acl_97_stb_from_utf8267_q[2:0];

    // SE_i_unnamed_stb_from_utf8237(STALLENABLE,1708)
    // Valid signal propagation
    assign SE_i_unnamed_stb_from_utf8237_V0 = SE_i_unnamed_stb_from_utf8237_wireValid;
    // Backward Stall generation
    assign SE_i_unnamed_stb_from_utf8237_backStall = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_out | ~ (SE_i_unnamed_stb_from_utf8237_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_stb_from_utf8237_and0 = SE_i_acl_58_demorgan_stb_from_utf8235_V0;
    assign SE_i_unnamed_stb_from_utf8237_and1 = SE_redist102_i_cmp6_stb_from_utf825_q_99_0_V1 & SE_i_unnamed_stb_from_utf8237_and0;
    assign SE_i_unnamed_stb_from_utf8237_and2 = SE_redist52_i_or_cond_stb_from_utf894_q_34_0_V0 & SE_i_unnamed_stb_from_utf8237_and1;
    assign SE_i_unnamed_stb_from_utf8237_and3 = SE_out_redist108_i_cmp29_stb_from_utf831_q_99_fifo_V0 & SE_i_unnamed_stb_from_utf8237_and2;
    assign SE_i_unnamed_stb_from_utf8237_and4 = SE_redist57_i_or_cond66_stb_from_utf8101_q_33_0_V0 & SE_i_unnamed_stb_from_utf8237_and3;
    assign SE_i_unnamed_stb_from_utf8237_and5 = SE_redist67_i_not_cmp6_stb_from_utf837_q_66_0_V1 & SE_i_unnamed_stb_from_utf8237_and4;
    assign SE_i_unnamed_stb_from_utf8237_and6 = SE_redist37_i_reduction_stb_from_utf8_8_stb_from_utf854_q_99_0_V2 & SE_i_unnamed_stb_from_utf8237_and5;
    assign SE_i_unnamed_stb_from_utf8237_and7 = SE_redist104_i_cmp65_not_stb_from_utf8127_q_1_0_V0 & SE_i_unnamed_stb_from_utf8237_and6;
    assign SE_i_unnamed_stb_from_utf8237_and8 = SE_i_unnamed_stb_from_utf8240_V0 & SE_i_unnamed_stb_from_utf8237_and7;
    assign SE_i_unnamed_stb_from_utf8237_and9 = SE_redist93_i_cmp_stb_from_utf818_c_100_0_V1 & SE_i_unnamed_stb_from_utf8237_and8;
    assign SE_i_unnamed_stb_from_utf8237_wireValid = SE_i_reduction_stb_from_utf8_94_stb_from_utf8266_V0 & SE_i_unnamed_stb_from_utf8237_and9;

    // redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo(STALLFIFO,991)
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_in = SE_i_unnamed_stb_from_utf8237_V0;
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_in = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall;
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_data_in = i_acl_97_stb_from_utf8267_vt_select_2_b;
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_in_bitsignaltemp = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_in[0];
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_in_bitsignaltemp = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_in[0];
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_out[0] = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_out_bitsignaltemp;
    assign redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_out[0] = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(94),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(3),
        .IMPL("ram")
    ) theredist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo (
        .valid_in(redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_in_bitsignaltemp),
        .stall_in(redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_in_bitsignaltemp),
        .data_in(i_acl_97_stb_from_utf8267_vt_select_2_b),
        .valid_out(redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_out_bitsignaltemp),
        .stall_out(redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_stall_out_bitsignaltemp),
        .data_out(redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo(BITJOIN,1358)
    assign bubble_join_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_q = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_data_out;

    // bubble_select_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo(BITSELECT,1359)
    assign bubble_select_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_b = $unsigned(bubble_join_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_q[2:0]);

    // i_acl_97_stb_from_utf8267_vt_join(BITJOIN,137)@289
    assign i_acl_97_stb_from_utf8267_vt_join_q = {i_acl_73_stb_from_utf8248_vt_const_31_q, bubble_select_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_b};

    // bubble_join_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo(BITJOIN,1217)
    assign bubble_join_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_q = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_data_out;

    // bubble_select_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo(BITSELECT,1218)
    assign bubble_select_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_b = $unsigned(bubble_join_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_q[0:0]);

    // i_acl_107_stb_from_utf8272(MUX,53)@289
    assign i_acl_107_stb_from_utf8272_s = bubble_select_redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_b;
    always @(i_acl_107_stb_from_utf8272_s or i_acl_97_stb_from_utf8267_vt_join_q or c_i32_7370_q)
    begin
        unique case (i_acl_107_stb_from_utf8272_s)
            1'b0 : i_acl_107_stb_from_utf8272_q = i_acl_97_stb_from_utf8267_vt_join_q;
            1'b1 : i_acl_107_stb_from_utf8272_q = c_i32_7370_q;
            default : i_acl_107_stb_from_utf8272_q = 32'b0;
        endcase
    end

    // bubble_join_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo(BITJOIN,1214)
    assign bubble_join_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_q = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_data_out;

    // bubble_select_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo(BITSELECT,1215)
    assign bubble_select_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_b = $unsigned(bubble_join_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_q[0:0]);

    // i_acl_116_stb_from_utf8280(MUX,54)@289
    assign i_acl_116_stb_from_utf8280_s = bubble_select_redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_b;
    always @(i_acl_116_stb_from_utf8280_s or i_acl_107_stb_from_utf8272_q or c_i32_6371_q)
    begin
        unique case (i_acl_116_stb_from_utf8280_s)
            1'b0 : i_acl_116_stb_from_utf8280_q = i_acl_107_stb_from_utf8272_q;
            1'b1 : i_acl_116_stb_from_utf8280_q = c_i32_6371_q;
            default : i_acl_116_stb_from_utf8280_q = 32'b0;
        endcase
    end

    // bubble_join_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo(BITJOIN,1211)
    assign bubble_join_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_q = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_data_out;

    // bubble_select_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo(BITSELECT,1212)
    assign bubble_select_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_b = $unsigned(bubble_join_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_q[0:0]);

    // i_acl_124_stb_from_utf8286(MUX,55)@289
    assign i_acl_124_stb_from_utf8286_s = bubble_select_redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_b;
    always @(i_acl_124_stb_from_utf8286_s or i_acl_116_stb_from_utf8280_q or c_i32_5372_q)
    begin
        unique case (i_acl_124_stb_from_utf8286_s)
            1'b0 : i_acl_124_stb_from_utf8286_q = i_acl_116_stb_from_utf8280_q;
            1'b1 : i_acl_124_stb_from_utf8286_q = c_i32_5372_q;
            default : i_acl_124_stb_from_utf8286_q = 32'b0;
        endcase
    end

    // bubble_join_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo(BITJOIN,1208)
    assign bubble_join_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_q = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_data_out;

    // bubble_select_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo(BITSELECT,1209)
    assign bubble_select_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_b = $unsigned(bubble_join_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_q[0:0]);

    // i_acl_128_stb_from_utf8290(LOGICAL,56)@289
    assign i_acl_128_stb_from_utf8290_q = bubble_select_redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_b ^ VCC_q;

    // bubble_join_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo(BITJOIN,1106)
    assign bubble_join_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_q = redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_data_out;

    // bubble_select_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo(BITSELECT,1107)
    assign bubble_select_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_b = $unsigned(bubble_join_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_q[0:0]);

    // i_acl_129_stb_from_utf8291(LOGICAL,57)@289
    assign i_acl_129_stb_from_utf8291_q = bubble_select_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_b & i_acl_128_stb_from_utf8290_q;

    // i_acl_130_stb_from_utf8292(LOGICAL,58)@289
    assign i_acl_130_stb_from_utf8292_q = bubble_select_redist94_i_cmp_stb_from_utf818_c_193_fifo_b & i_acl_129_stb_from_utf8291_q;

    // i_acl_131_stb_from_utf8293(MUX,59)@289
    assign i_acl_131_stb_from_utf8293_s = i_acl_130_stb_from_utf8292_q;
    always @(i_acl_131_stb_from_utf8293_s or i_acl_124_stb_from_utf8286_q or c_i32_4373_q)
    begin
        unique case (i_acl_131_stb_from_utf8293_s)
            1'b0 : i_acl_131_stb_from_utf8293_q = i_acl_124_stb_from_utf8286_q;
            1'b1 : i_acl_131_stb_from_utf8293_q = c_i32_4373_q;
            default : i_acl_131_stb_from_utf8293_q = 32'b0;
        endcase
    end

    // bubble_join_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo(BITJOIN,1205)
    assign bubble_join_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_q = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_data_out;

    // bubble_select_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo(BITSELECT,1206)
    assign bubble_select_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_b = $unsigned(bubble_join_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_q[0:0]);

    // i_acl_137_stb_from_utf8297(MUX,60)@289
    assign i_acl_137_stb_from_utf8297_s = bubble_select_redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_b;
    always @(i_acl_137_stb_from_utf8297_s or i_acl_131_stb_from_utf8293_q or c_i32_3374_q)
    begin
        unique case (i_acl_137_stb_from_utf8297_s)
            1'b0 : i_acl_137_stb_from_utf8297_q = i_acl_131_stb_from_utf8293_q;
            1'b1 : i_acl_137_stb_from_utf8297_q = c_i32_3374_q;
            default : i_acl_137_stb_from_utf8297_q = 32'b0;
        endcase
    end

    // bubble_join_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo(BITJOIN,1199)
    assign bubble_join_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_q = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_data_out;

    // bubble_select_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo(BITSELECT,1200)
    assign bubble_select_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_b = $unsigned(bubble_join_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_q[0:0]);

    // SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo(STALLENABLE,1901)
    // Valid signal propagation
    assign SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_V0 = SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_backStall = SR_SE_i_acl_142_stb_from_utf8300_backStall | ~ (SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_wireValid = redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_valid_out;

    // SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo(STALLENABLE,2025)
    // Valid signal propagation
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_V0 = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_backStall = SR_SE_i_acl_142_stb_from_utf8300_backStall | ~ (SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and0 = redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_valid_out;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and1 = redist50_i_reduction_stb_from_utf8_103_stb_from_utf8271_q_94_fifo_valid_out & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and0;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and2 = redist49_i_reduction_stb_from_utf8_111_stb_from_utf8279_q_93_fifo_valid_out & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and1;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and3 = redist48_i_reduction_stb_from_utf8_118_stb_from_utf8285_q_94_fifo_valid_out & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and2;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and4 = redist47_i_reduction_stb_from_utf8_122_stb_from_utf8289_q_94_fifo_valid_out & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and3;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and5 = SE_out_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_V0 & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and4;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and6 = SE_out_redist94_i_cmp_stb_from_utf818_c_193_fifo_V0 & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and5;
    assign SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_wireValid = redist46_i_reduction_stb_from_utf8_126_stb_from_utf8296_q_94_fifo_valid_out & SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_and6;

    // SR_SE_i_acl_142_stb_from_utf8300(STALLREG,2578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_acl_142_stb_from_utf8300_r_valid <= 1'b0;
            SR_SE_i_acl_142_stb_from_utf8300_r_data0 <= 1'bx;
            SR_SE_i_acl_142_stb_from_utf8300_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_acl_142_stb_from_utf8300_r_valid <= SE_i_acl_142_stb_from_utf8300_backStall & (SR_SE_i_acl_142_stb_from_utf8300_r_valid | SR_SE_i_acl_142_stb_from_utf8300_i_valid);

            if (SR_SE_i_acl_142_stb_from_utf8300_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_acl_142_stb_from_utf8300_r_data0 <= $unsigned(bubble_select_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_b);
                SR_SE_i_acl_142_stb_from_utf8300_r_data1 <= i_acl_137_stb_from_utf8297_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_acl_142_stb_from_utf8300_and0 = SE_out_redist113_i_acl_97_stb_from_utf8267_vt_select_2_b_93_fifo_V0;
    assign SR_SE_i_acl_142_stb_from_utf8300_i_valid = SE_out_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_V0 & SR_SE_i_acl_142_stb_from_utf8300_and0;
    // Stall signal propagation
    assign SR_SE_i_acl_142_stb_from_utf8300_backStall = SR_SE_i_acl_142_stb_from_utf8300_r_valid | ~ (SR_SE_i_acl_142_stb_from_utf8300_i_valid);

    // Valid
    assign SR_SE_i_acl_142_stb_from_utf8300_V = SR_SE_i_acl_142_stb_from_utf8300_r_valid == 1'b1 ? SR_SE_i_acl_142_stb_from_utf8300_r_valid : SR_SE_i_acl_142_stb_from_utf8300_i_valid;

    // Data0
    assign SR_SE_i_acl_142_stb_from_utf8300_D0 = SR_SE_i_acl_142_stb_from_utf8300_r_valid == 1'b1 ? SR_SE_i_acl_142_stb_from_utf8300_r_data0 : bubble_select_redist44_i_reduction_stb_from_utf8_130_stb_from_utf8299_q_93_fifo_b;
    // Data1
    assign SR_SE_i_acl_142_stb_from_utf8300_D1 = SR_SE_i_acl_142_stb_from_utf8300_r_valid == 1'b1 ? SR_SE_i_acl_142_stb_from_utf8300_r_data1 : i_acl_137_stb_from_utf8297_q;

    // SE_i_acl_142_stb_from_utf8300(STALLENABLE,1368)
    // Valid signal propagation
    assign SE_i_acl_142_stb_from_utf8300_V0 = SE_i_acl_142_stb_from_utf8300_R_v_0;
    // Stall signal propagation
    assign SE_i_acl_142_stb_from_utf8300_s_tv_0 = SE_i_acl_159_stb_from_utf8314_backStall & SE_i_acl_142_stb_from_utf8300_R_v_0;
    // Backward Enable generation
    assign SE_i_acl_142_stb_from_utf8300_backEN = ~ (SE_i_acl_142_stb_from_utf8300_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_acl_142_stb_from_utf8300_v_s_0 = SE_i_acl_142_stb_from_utf8300_backEN & SR_SE_i_acl_142_stb_from_utf8300_V;
    // Backward Stall generation
    assign SE_i_acl_142_stb_from_utf8300_backStall = ~ (SE_i_acl_142_stb_from_utf8300_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_142_stb_from_utf8300_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_acl_142_stb_from_utf8300_backEN == 1'b0)
            begin
                SE_i_acl_142_stb_from_utf8300_R_v_0 <= SE_i_acl_142_stb_from_utf8300_R_v_0 & SE_i_acl_142_stb_from_utf8300_s_tv_0;
            end
            else
            begin
                SE_i_acl_142_stb_from_utf8300_R_v_0 <= SE_i_acl_142_stb_from_utf8300_v_s_0;
            end

        end
    end

    // i_acl_142_stb_from_utf8300(MUX,61)@289 + 1
    assign i_acl_142_stb_from_utf8300_s = SR_SE_i_acl_142_stb_from_utf8300_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_142_stb_from_utf8300_q <= 32'b0;
        end
        else if (SE_i_acl_142_stb_from_utf8300_backEN == 1'b1)
        begin
            unique case (i_acl_142_stb_from_utf8300_s)
                1'b0 : i_acl_142_stb_from_utf8300_q <= SR_SE_i_acl_142_stb_from_utf8300_D1;
                1'b1 : i_acl_142_stb_from_utf8300_q <= c_i32_2359_q;
                default : i_acl_142_stb_from_utf8300_q <= 32'b0;
            endcase
        end
    end

    // c_i32_1343(CONSTANT,18)
    assign c_i32_1343_q = $unsigned(32'b00000000000000000000000000000001);

    // redist95_i_cmp_stb_from_utf818_c_194_0(REG,973)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_i_cmp_stb_from_utf818_c_194_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist95_i_cmp_stb_from_utf818_c_194_0_backEN == 1'b1)
        begin
            redist95_i_cmp_stb_from_utf818_c_194_0_q <= $unsigned(SR_SE_redist95_i_cmp_stb_from_utf818_c_194_0_D0);
        end
    end

    // i_acl_143_stb_from_utf8301(MUX,62)@290
    assign i_acl_143_stb_from_utf8301_s = redist95_i_cmp_stb_from_utf818_c_194_0_q;
    always @(i_acl_143_stb_from_utf8301_s or c_i32_1343_q or i_acl_142_stb_from_utf8300_q)
    begin
        unique case (i_acl_143_stb_from_utf8301_s)
            1'b0 : i_acl_143_stb_from_utf8301_q = c_i32_1343_q;
            1'b1 : i_acl_143_stb_from_utf8301_q = i_acl_142_stb_from_utf8300_q;
            default : i_acl_143_stb_from_utf8301_q = 32'b0;
        endcase
    end

    // i_acl_158_stb_from_utf8313(MUX,68)@289 + 1
    assign i_acl_158_stb_from_utf8313_s = SR_SE_i_acl_158_stb_from_utf8313_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_158_stb_from_utf8313_q <= 1'b0;
        end
        else if (SE_i_acl_158_stb_from_utf8313_backEN == 1'b1)
        begin
            unique case (i_acl_158_stb_from_utf8313_s)
                1'b0 : i_acl_158_stb_from_utf8313_q <= SR_SE_i_acl_158_stb_from_utf8313_D1;
                1'b1 : i_acl_158_stb_from_utf8313_q <= SR_SE_i_acl_158_stb_from_utf8313_D2;
                default : i_acl_158_stb_from_utf8313_q <= 1'b0;
            endcase
        end
    end

    // join_for_coalesced_delay_0(BITJOIN,875)
    assign join_for_coalesced_delay_0_q = {i_tobool_stb_from_utf8233_q, bubble_select_redist2_i_tobool1_stb_from_utf821_cmp_sign_q_192_fifo_b};

    // coalesced_delay_0_0(REG,992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_0_0_q <= $unsigned(2'b00);
        end
        else if (SE_coalesced_delay_0_0_backEN == 1'b1)
        begin
            coalesced_delay_0_0_q <= $unsigned(join_for_coalesced_delay_0_q);
        end
    end

    // sel_for_coalesced_delay_0(BITSELECT,876)
    assign sel_for_coalesced_delay_0_b = $unsigned(coalesced_delay_0_0_q[0:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(coalesced_delay_0_0_q[1:1]);

    // i_acl_159_stb_from_utf8314(MUX,69)@290
    assign i_acl_159_stb_from_utf8314_s = sel_for_coalesced_delay_0_b;
    always @(i_acl_159_stb_from_utf8314_s or sel_for_coalesced_delay_0_c or i_acl_158_stb_from_utf8313_q)
    begin
        unique case (i_acl_159_stb_from_utf8314_s)
            1'b0 : i_acl_159_stb_from_utf8314_q = sel_for_coalesced_delay_0_c;
            1'b1 : i_acl_159_stb_from_utf8314_q = i_acl_158_stb_from_utf8313_q;
            default : i_acl_159_stb_from_utf8314_q = 1'b0;
        endcase
    end

    // i_acl_160_stb_from_utf8315(LOGICAL,70)@290
    assign i_acl_160_stb_from_utf8315_q = redist95_i_cmp_stb_from_utf818_c_194_0_q & i_acl_159_stb_from_utf8314_q;

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_acl_161_stb_from_utf8316(MUX,71)@290
    assign i_acl_161_stb_from_utf8316_s = i_acl_160_stb_from_utf8315_q;
    always @(i_acl_161_stb_from_utf8316_s or i_acl_143_stb_from_utf8301_q or c_i32_0335_q)
    begin
        unique case (i_acl_161_stb_from_utf8316_s)
            1'b0 : i_acl_161_stb_from_utf8316_q = i_acl_143_stb_from_utf8301_q;
            1'b1 : i_acl_161_stb_from_utf8316_q = c_i32_0335_q;
            default : i_acl_161_stb_from_utf8316_q = 32'b0;
        endcase
    end

    // bubble_join_redist19_i_xor_stb_from_utf82_q_193_fifo(BITJOIN,1139)
    assign bubble_join_redist19_i_xor_stb_from_utf82_q_193_fifo_q = redist19_i_xor_stb_from_utf82_q_193_fifo_data_out;

    // bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo(BITSELECT,1140)
    assign bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo_b = $unsigned(bubble_join_redist19_i_xor_stb_from_utf82_q_193_fifo_q[0:0]);

    // SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo(STALLENABLE,1857)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg0 <= '0;
            SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg0 <= SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_toReg0;
            // Successor 1
            SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg1 <= SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed0 = (~ (SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall) & SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid) | SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg0;
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed1 = (~ (SR_SE_i_or43_stb_from_utf8323_backStall) & SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid) | SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg1;
    // Consuming
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_StallValid = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_backStall & SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid;
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_toReg0 = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_StallValid & SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed0;
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_toReg1 = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_StallValid & SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_or0 = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed0;
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireStall = ~ (SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_consumed1 & SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_or0);
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_backStall = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_V0 = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid & ~ (SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg0);
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_V1 = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid & ~ (SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_wireValid = redist19_i_xor_stb_from_utf82_q_193_fifo_valid_out;

    // SE_i_acl_159_stb_from_utf8314(STALLENABLE,1376)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_acl_159_stb_from_utf8314_fromReg0 <= '0;
            SE_i_acl_159_stb_from_utf8314_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_acl_159_stb_from_utf8314_fromReg0 <= SE_i_acl_159_stb_from_utf8314_toReg0;
            // Successor 1
            SE_i_acl_159_stb_from_utf8314_fromReg1 <= SE_i_acl_159_stb_from_utf8314_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_acl_159_stb_from_utf8314_consumed0 = (~ (SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall) & SE_i_acl_159_stb_from_utf8314_wireValid) | SE_i_acl_159_stb_from_utf8314_fromReg0;
    assign SE_i_acl_159_stb_from_utf8314_consumed1 = (~ (SE_i_unnamed_stb_from_utf8320_backStall) & SE_i_acl_159_stb_from_utf8314_wireValid) | SE_i_acl_159_stb_from_utf8314_fromReg1;
    // Consuming
    assign SE_i_acl_159_stb_from_utf8314_StallValid = SE_i_acl_159_stb_from_utf8314_backStall & SE_i_acl_159_stb_from_utf8314_wireValid;
    assign SE_i_acl_159_stb_from_utf8314_toReg0 = SE_i_acl_159_stb_from_utf8314_StallValid & SE_i_acl_159_stb_from_utf8314_consumed0;
    assign SE_i_acl_159_stb_from_utf8314_toReg1 = SE_i_acl_159_stb_from_utf8314_StallValid & SE_i_acl_159_stb_from_utf8314_consumed1;
    // Backward Stall generation
    assign SE_i_acl_159_stb_from_utf8314_or0 = SE_i_acl_159_stb_from_utf8314_consumed0;
    assign SE_i_acl_159_stb_from_utf8314_wireStall = ~ (SE_i_acl_159_stb_from_utf8314_consumed1 & SE_i_acl_159_stb_from_utf8314_or0);
    assign SE_i_acl_159_stb_from_utf8314_backStall = SE_i_acl_159_stb_from_utf8314_wireStall;
    // Valid signal propagation
    assign SE_i_acl_159_stb_from_utf8314_V0 = SE_i_acl_159_stb_from_utf8314_wireValid & ~ (SE_i_acl_159_stb_from_utf8314_fromReg0);
    assign SE_i_acl_159_stb_from_utf8314_V1 = SE_i_acl_159_stb_from_utf8314_wireValid & ~ (SE_i_acl_159_stb_from_utf8314_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_acl_159_stb_from_utf8314_and0 = SE_i_acl_158_stb_from_utf8313_V0;
    assign SE_i_acl_159_stb_from_utf8314_and1 = SE_coalesced_delay_0_0_V0 & SE_i_acl_159_stb_from_utf8314_and0;
    assign SE_i_acl_159_stb_from_utf8314_and2 = SE_redist95_i_cmp_stb_from_utf818_c_194_0_V0 & SE_i_acl_159_stb_from_utf8314_and1;
    assign SE_i_acl_159_stb_from_utf8314_wireValid = SE_i_acl_142_stb_from_utf8300_V0 & SE_i_acl_159_stb_from_utf8314_and2;

    // SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327(STALLREG,2580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data0 <= 1'bx;
            SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data1 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid <= SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall & (SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid | SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_i_valid);

            if (SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data0 <= $unsigned(bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo_b);
                SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data1 <= i_acl_161_stb_from_utf8316_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_and0 = SE_i_acl_159_stb_from_utf8314_V0;
    assign SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_i_valid = SE_out_redist19_i_xor_stb_from_utf82_q_193_fifo_V0 & SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_and0;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall = SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid | ~ (SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V = SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid : SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_D0 = SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data0 : bubble_select_redist19_i_xor_stb_from_utf82_q_193_fifo_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_D1 = SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_r_data1 : i_acl_161_stb_from_utf8316_q;

    // i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327(BLACKBOX,213)@290
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_8_0@20000000
    // out out_stall_out@20000000
    stb_from_utf8_i_llvm_fpga_ffwd_source_i32_unnamed_14_stb_from_utf80 thei_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327 (
        .in_predicate_in(SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_D0),
        .in_src_data_in_8_0(SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_D1),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V0),
        .out_intel_reserved_ffwd_8_0(i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_intel_reserved_ffwd_8_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327(STALLENABLE,1504)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backStall | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_valid_out;

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg(STALLENABLE,2531)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall & bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_v_s_0;
            end

        end
    end

    // SE_i_masked_stb_from_utf8328(STALLENABLE,1555)
    // Valid signal propagation
    assign SE_i_masked_stb_from_utf8328_V0 = SE_i_masked_stb_from_utf8328_R_v_0;
    // Stall signal propagation
    assign SE_i_masked_stb_from_utf8328_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall & SE_i_masked_stb_from_utf8328_R_v_0;
    // Backward Enable generation
    assign SE_i_masked_stb_from_utf8328_backEN = ~ (SE_i_masked_stb_from_utf8328_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked_stb_from_utf8328_v_s_0 = SE_i_masked_stb_from_utf8328_backEN & SR_SE_i_masked_stb_from_utf8328_V;
    // Backward Stall generation
    assign SE_i_masked_stb_from_utf8328_backStall = ~ (SE_i_masked_stb_from_utf8328_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked_stb_from_utf8328_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked_stb_from_utf8328_backEN == 1'b0)
            begin
                SE_i_masked_stb_from_utf8328_R_v_0 <= SE_i_masked_stb_from_utf8328_R_v_0 & SE_i_masked_stb_from_utf8328_s_tv_0;
            end
            else
            begin
                SE_i_masked_stb_from_utf8328_R_v_0 <= SE_i_masked_stb_from_utf8328_v_s_0;
            end

        end
    end

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg(STALLENABLE,2529)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall & bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_v_s_0;
            end

        end
    end

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg(STALLFIFO,2530)
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_V0;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg(STALLFIFO,2532)
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V0;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1(STALLENABLE,2124)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_V0 = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and0 = bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_out;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and1 = bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and2 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and3 = bubble_out_i_llvm_fpga_ffwd_dest_i1_tobool62_phi_decision395_xor28_stb_from_utf8319_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and4 = SE_i_masked_stb_from_utf8328_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_wireValid = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_and4;

    // bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg(STALLFIFO,2533)
    assign bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_in = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_V0;
    assign bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_backStall;
    assign bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(96),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85(STALLENABLE,1522)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg0 <= SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg1 <= SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_reg_stall_out) & SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid) | SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed1 = (~ (SE_i_next_initerations_stb_from_utf86_vt_join_backStall) & SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid) | SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_StallValid = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_backStall & SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid;
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_toReg0 = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_StallValid & SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed0;
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_toReg1 = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_StallValid & SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_or0 = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed0;
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireStall = ~ (SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_consumed1 & SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_or0);
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_backStall = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_V0 = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid & ~ (SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_V1 = SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid & ~ (SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_wireValid = i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87(STALLENABLE,1538)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_wireValid = i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_valid_out;

    // rightShiftStage0Idx1Rng1_uid731_i_next_initerations_stb_from_utf80_shift_x(BITSELECT,730)@196
    assign rightShiftStage0Idx1Rng1_uid731_i_next_initerations_stb_from_utf80_shift_x_b = bubble_select_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_b[16:1];

    // rightShiftStage0Idx1_uid733_i_next_initerations_stb_from_utf80_shift_x(BITJOIN,732)@196
    assign rightShiftStage0Idx1_uid733_i_next_initerations_stb_from_utf80_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid731_i_next_initerations_stb_from_utf80_shift_x_b};

    // bubble_join_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85(BITJOIN,1061)
    assign bubble_join_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_q = i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85(BITSELECT,1062)
    assign bubble_select_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_b = $unsigned(bubble_join_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_q[16:0]);

    // rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x(MUX,734)@196
    assign rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_s or bubble_select_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_b or rightShiftStage0Idx1_uid733_i_next_initerations_stb_from_utf80_shift_x_q)
    begin
        unique case (rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_s)
            1'b0 : rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_q = bubble_select_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_b;
            1'b1 : rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_q = rightShiftStage0Idx1_uid733_i_next_initerations_stb_from_utf80_shift_x_q;
            default : rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_q = 17'b0;
        endcase
    end

    // i_next_initerations_stb_from_utf86_vt_select_15(BITSELECT,249)@196
    assign i_next_initerations_stb_from_utf86_vt_select_15_b = rightShiftStage0_uid735_i_next_initerations_stb_from_utf80_shift_x_q[15:0];

    // i_next_initerations_stb_from_utf86_vt_join(BITJOIN,248)@196
    assign i_next_initerations_stb_from_utf86_vt_join_q = {GND_q, i_next_initerations_stb_from_utf86_vt_select_15_b};

    // i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87(BLACKBOX,230)@196
    // in in_stall_in@20000000
    // out out_data_out@197
    // out out_feedback_out_12@20000000
    // out out_feedback_valid_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@197
    stb_from_utf8_i_llvm_fpga_push_i17_initerations_push12_0 thei_llvm_fpga_push_i17_initerations_push12_stb_from_utf87 (
        .in_data_in(i_next_initerations_stb_from_utf86_vt_join_q),
        .in_feedback_stall_in_12(i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_feedback_stall_out_12),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_backStall),
        .in_valid_in(SE_i_next_initerations_stb_from_utf86_vt_join_V0),
        .out_data_out(),
        .out_feedback_out_12(i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_feedback_out_12),
        .out_feedback_valid_out_12(i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_feedback_valid_out_12),
        .out_stall_out(i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i17_65535329(CONSTANT,9)
    assign c_i17_65535329_q = $unsigned(17'b01111111111111111);

    // i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85(BLACKBOX,222)@195
    // in in_stall_in@20000000
    // out out_data_out@196
    // out out_feedback_stall_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@196
    stb_from_utf8_i_llvm_fpga_pop_i17_initerations_pop12_0 thei_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85 (
        .in_data_in(c_i17_65535329_q),
        .in_dir(redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_q),
        .in_feedback_in_12(i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_feedback_out_12),
        .in_feedback_valid_in_12(i_llvm_fpga_push_i17_initerations_push12_stb_from_utf87_out_feedback_valid_out_12),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_backStall),
        .in_valid_in(SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V1),
        .out_data_out(i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_feedback_stall_out_12),
        .out_stall_out(i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0(STALLREG,2547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid <= 1'b0;
            SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid <= SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backStall & (SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid | SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_i_valid);

            if (SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_data0 <= $unsigned(bubble_select_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_i_valid = SE_out_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_V0;
    // Stall signal propagation
    assign SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backStall = SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid | ~ (SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_i_valid);

    // Valid
    assign SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V = SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid == 1'b1 ? SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid : SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_i_valid;

    assign SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_D0 = SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_valid == 1'b1 ? SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_r_data0 : bubble_select_redist7_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_193_fifo_b;

    // SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0(STALLENABLE,1836)
    // Valid signal propagation
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V0 = SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0;
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V1 = SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1;
    // Stall signal propagation
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_0 = i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_stall_out & SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0;
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_1 = i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_out_stall_out & SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1;
    // Backward Enable generation
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_or0 = SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_0;
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN = ~ (SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_1 | SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_v_s_0 = SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN & SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V;
    // Backward Stall generation
    assign SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backStall = ~ (SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0 <= 1'b0;
            SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN == 1'b0)
            begin
                SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0 <= SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0 & SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_0;
            end
            else
            begin
                SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_0 <= SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_v_s_0;
            end

            if (SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN == 1'b0)
            begin
                SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1 <= SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1 & SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_s_tv_1;
            end
            else
            begin
                SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_R_v_1 <= SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84(STALLENABLE,1518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed0 = (~ (bubble_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_1_reg_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed1 = (~ (SE_i_next_initerations_stb_from_utf86_vt_join_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed2 = (~ (SE_in_i_llvm_fpga_push_i32_i_064_push7_stb_from_utf8211_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed3 = (~ (redist79_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out_30_fifo_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_backStall & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or0 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or1 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or2 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_or2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_backStall = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V1 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V2 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_V3 = SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_wireValid = i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322(STALLENABLE,1548)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_wireValid = i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322(BLACKBOX,235)@290
    // in in_stall_in@20000000
    // out out_data_out@291
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@291
    stb_from_utf8_i_llvm_fpga_push_i1_notexitcond_0 thei_llvm_fpga_push_i1_notexitcond_stb_from_utf8322 (
        .in_data_in(SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_D0),
        .in_feedback_stall_in_3(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_not_exitcond_stall_out),
        .in_first_cleanup(SR_SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_V0),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89(STALLENABLE,1540)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_wireValid = i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_valid_out;

    // i_last_initeration_stb_from_utf88_sel_x(BITSELECT,636)@196
    assign i_last_initeration_stb_from_utf88_sel_x_b = i_next_initerations_stb_from_utf86_vt_join_q[0:0];

    // i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89(BLACKBOX,231)@196
    // in in_stall_in@20000000
    // out out_data_out@197
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@197
    stb_from_utf8_i_llvm_fpga_push_i1_lastiniteration_0 thei_llvm_fpga_push_i1_lastiniteration_stb_from_utf89 (
        .in_data_in(i_last_initeration_stb_from_utf88_sel_x_b),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_initeration_stall_out),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_backStall),
        .in_valid_in(SE_i_next_initerations_stb_from_utf86_vt_join_V1),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0(REG,884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_backEN == 1'b1)
        begin
            redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_q <= $unsigned(SR_SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_D0);
        end
    end

    // i_llvm_fpga_pipeline_keep_going_stb_from_utf84(BLACKBOX,220)@195
    // in in_stall_in@20000000
    // out out_data_out@196
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@196
    stb_from_utf8_i_llvm_fpga_pipeline_keep_going_0 thei_llvm_fpga_pipeline_keep_going_stb_from_utf84 (
        .in_data_in(redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_q),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_feedback_out_2),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_stb_from_utf89_out_feedback_valid_out_2),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_feedback_out_3),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_stb_from_utf8322_out_feedback_valid_out_3),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_backStall),
        .in_valid_in(SE_redist8_stb_from_utf8_B2_merge_reg_aunroll_x_out_data_out_0_tpl_194_0_V0),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,52)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_stb_from_utf84_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,539)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_stb_from_utf84_out_pipeline_valid_out;

    // regfree_osync(GPOUT,548)
    assign out_intel_reserved_ffwd_7_0 = i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf813_stb_from_utf8326_out_intel_reserved_ffwd_7_0;

    // sync_out(GPOUT,554)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,573)
    assign out_lm2002_stb_from_utf8_avm_address = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_address;
    assign out_lm2002_stb_from_utf8_avm_enable = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_enable;
    assign out_lm2002_stb_from_utf8_avm_read = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_read;
    assign out_lm2002_stb_from_utf8_avm_write = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_write;
    assign out_lm2002_stb_from_utf8_avm_writedata = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_writedata;
    assign out_lm2002_stb_from_utf8_avm_byteenable = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_byteenable;
    assign out_lm2002_stb_from_utf8_avm_burstcount = i_llvm_fpga_mem_lm2002_stb_from_utf863_out_lm2002_stb_from_utf8_avm_burstcount;

    // dupName_0_regfree_osync_x(GPOUT,575)
    assign out_intel_reserved_ffwd_8_0 = i_llvm_fpga_ffwd_source_i32_unnamed_stb_from_utf814_stb_from_utf8327_out_intel_reserved_ffwd_8_0;

    // i_masked_stb_from_utf8328(LOGICAL,240)@290 + 1
    assign i_masked_stb_from_utf8328_qi = SR_SE_i_masked_stb_from_utf8328_D0 & SR_SE_i_masked_stb_from_utf8328_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked_stb_from_utf8328_delay ( .xin(i_masked_stb_from_utf8328_qi), .xout(i_masked_stb_from_utf8328_q), .ena(SE_i_masked_stb_from_utf8328_backEN[0]), .clk(clock), .aclr(resetn) );

    // dupName_0_sync_out_x(GPOUT,576)@291
    assign out_masked = i_masked_stb_from_utf8328_q;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_pop_i17_initerations_pop12_stb_from_utf85_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,582)
    assign out_ml3_stb_from_utf8_avm_address = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_address;
    assign out_ml3_stb_from_utf8_avm_enable = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_enable;
    assign out_ml3_stb_from_utf8_avm_read = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_read;
    assign out_ml3_stb_from_utf8_avm_write = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_write;
    assign out_ml3_stb_from_utf8_avm_writedata = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_writedata;
    assign out_ml3_stb_from_utf8_avm_byteenable = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_byteenable;
    assign out_ml3_stb_from_utf8_avm_burstcount = i_llvm_fpga_mem_ml3_stb_from_utf890_out_ml3_stb_from_utf8_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,585)
    assign out_ml2664_stb_from_utf8_avm_address = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_address;
    assign out_ml2664_stb_from_utf8_avm_enable = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_enable;
    assign out_ml2664_stb_from_utf8_avm_read = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_read;
    assign out_ml2664_stb_from_utf8_avm_write = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_write;
    assign out_ml2664_stb_from_utf8_avm_writedata = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_writedata;
    assign out_ml2664_stb_from_utf8_avm_byteenable = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_byteenable;
    assign out_ml2664_stb_from_utf8_avm_burstcount = i_llvm_fpga_mem_ml2664_stb_from_utf8118_out_ml2664_stb_from_utf8_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,587)
    assign out_memdep_stb_from_utf8_avm_address = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_address;
    assign out_memdep_stb_from_utf8_avm_enable = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_enable;
    assign out_memdep_stb_from_utf8_avm_read = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_read;
    assign out_memdep_stb_from_utf8_avm_write = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_write;
    assign out_memdep_stb_from_utf8_avm_writedata = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_writedata;
    assign out_memdep_stb_from_utf8_avm_byteenable = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_byteenable;
    assign out_memdep_stb_from_utf8_avm_burstcount = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_memdep_stb_from_utf8_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,589)
    assign out_lsu_memdep_o_active = i_llvm_fpga_mem_memdep_stb_from_utf8169_out_lsu_memdep_o_active;

    // dupName_5_ext_sig_sync_out_x(GPOUT,590)
    assign out_memdep_6_stb_from_utf8_avm_address = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_address;
    assign out_memdep_6_stb_from_utf8_avm_enable = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_enable;
    assign out_memdep_6_stb_from_utf8_avm_read = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_read;
    assign out_memdep_6_stb_from_utf8_avm_write = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_write;
    assign out_memdep_6_stb_from_utf8_avm_writedata = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_writedata;
    assign out_memdep_6_stb_from_utf8_avm_byteenable = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_byteenable;
    assign out_memdep_6_stb_from_utf8_avm_burstcount = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_memdep_6_stb_from_utf8_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,591)
    assign out_lsu_memdep_6_o_active = i_llvm_fpga_mem_memdep_6_stb_from_utf8191_out_lsu_memdep_6_o_active;

    // dupName_7_ext_sig_sync_out_x(GPOUT,592)
    assign out_lm2545_stb_from_utf8_avm_address = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_address;
    assign out_lm2545_stb_from_utf8_avm_enable = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_enable;
    assign out_lm2545_stb_from_utf8_avm_read = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_read;
    assign out_lm2545_stb_from_utf8_avm_write = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_write;
    assign out_lm2545_stb_from_utf8_avm_writedata = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_writedata;
    assign out_lm2545_stb_from_utf8_avm_byteenable = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_byteenable;
    assign out_lm2545_stb_from_utf8_avm_burstcount = i_llvm_fpga_mem_lm2545_stb_from_utf8229_out_lm2545_stb_from_utf8_avm_burstcount;

endmodule
