/*
 * kernel/private/drivers/ambarella/vin/sensors/sony_imx104/imx104_arch_reg_tbl.c
 *
 * History:
 *    2012/02/21 - [Long Zhao] Create
 *
 * Copyright (C) 2004-2012, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 *
 */

/* ========================================================================== */
static const struct imx104_reg_table imx104_share_regs[] = {
	/* Chip ID=02h */
	{0x0217, 0x01},
	{0x021D, 0xFF},
	{0x021E, 0x01},
	{0x0254, 0x63},
	{0x02A1, 0x45},
	{0x02BF, 0x1F},

	/* Chip ID=03h, do not change */
	{0x0312, 0x00},
	{0x031D, 0x07},
	{0x0323, 0x07},
	{0x0326, 0xDF},
	{0x0347, 0x87},

	/* Chip ID=04h, do not change */
	{0x0403, 0xCD},
	{0x0407, 0x4B},
	{0x0409, 0xE9},
	{0x0413, 0x1B},
	{0x0415, 0xED},
	{0x0416, 0x01},
	{0x0418, 0x09},
	{0x041A, 0x19},
	{0x041B, 0xA1},
	{0x041C, 0x11},
	{0x0427, 0x00},
	{0x0428, 0x05},
	{0x0429, 0xEC},
	{0x042A, 0x40},
	{0x042B, 0x11},
	{0x042D, 0x22},
	{0x042E, 0x00},
	{0x042F, 0x05},
	{0x0431, 0xEC},
	{0x0432, 0x40},
	{0x0433, 0x11},
	{0x0435, 0x23},
	{0x0436, 0xB0},
	{0x0437, 0x04},
	{0x0439, 0x24},
	{0x043A, 0x30},
	{0x043B, 0x04},
	{0x043C, 0xED},
	{0x043D, 0xC0},
	{0x043E, 0x10},
	{0x0440, 0x44},
	{0x0441, 0xA0},
	{0x0442, 0x04},
	{0x0443, 0x0D},
	{0x0444, 0x31},
	{0x0445, 0x11},
	{0x0447, 0xEC},
	{0x0448, 0xD0},
	{0x0449, 0x1D},
	{0x0455, 0x03},
	{0x0456, 0x54},
	{0x0457, 0x60},
	{0x0458, 0x1F},
	{0x045A, 0xA9},
	{0x045B, 0x50},
	{0x045C, 0x0A},
	{0x045D, 0x25},
	{0x045E, 0x11},
	{0x045F, 0x12},
	{0x0461, 0x9B},
	{0x0466, 0xD0},
	{0x0467, 0x08},
	{0x046A, 0x20},
	{0x046B, 0x0A},
	{0x046E, 0x20},
	{0x046F, 0x0A},
	{0x0472, 0x20},
	{0x0473, 0x0A},
	{0x0475, 0xEC},
	{0x047D, 0xA5},
	{0x047E, 0x20},
	{0x047F, 0x0A},
	{0x0481, 0xEF},
	{0x0482, 0xC0},
	{0x0483, 0x0E},
	{0x0485, 0xF6},
	{0x048A, 0x60},
	{0x048B, 0x1F},
	{0x048D, 0xBB},
	{0x048E, 0x90},
	{0x048F, 0x0D},
	{0x0490, 0x39},
	{0x0491, 0xC1},
	{0x0492, 0x1D},
	{0x0494, 0xC9},
	{0x0495, 0x70},
	{0x0496, 0x0E},
	{0x0497, 0x47},
	{0x0498, 0xA1},
	{0x0499, 0x1E},
	{0x049B, 0xC5},
	{0x049C, 0xB0},
	{0x049D, 0x0E},
	{0x049E, 0x43},
	{0x049F, 0xE1},
	{0x04A0, 0x1E},
	{0x04A2, 0xBB},
	{0x04A3, 0x10},
	{0x04A4, 0x0C},
	{0x04A6, 0xB3},
	{0x04A7, 0x30},
	{0x04A8, 0x0A},
	{0x04A9, 0x29},
	{0x04AA, 0x91},
	{0x04AB, 0x11},
	{0x04AD, 0xB4},
	{0x04AE, 0x40},
	{0x04AF, 0x0A},
	{0x04B0, 0x2A},
	{0x04B1, 0xA1},
	{0x04B2, 0x11},
	{0x04B4, 0xAB},
	{0x04B5, 0xB0},
	{0x04B6, 0x0B},
	{0x04B7, 0x21},
	{0x04B8, 0x11},
	{0x04B9, 0x13},
	{0x04BB, 0xAC},
	{0x04BC, 0xC0},
	{0x04BD, 0x0B},
	{0x04BE, 0x22},
	{0x04BF, 0x21},
	{0x04C0, 0x13},
	{0x04C2, 0xAD},
	{0x04C3, 0x10},
	{0x04C4, 0x0B},
	{0x04C5, 0x23},
	{0x04C6, 0x71},
	{0x04C7, 0x12},
	{0x04C9, 0xB5},
	{0x04CA, 0x90},
	{0x04CB, 0x0B},
	{0x04CC, 0x2B},
	{0x04CD, 0xF1},
	{0x04CE, 0x12},
	{0x04D0, 0xBB},
	{0x04D1, 0x10},
	{0x04D2, 0x0C},
	{0x04D4, 0xE7},
	{0x04D5, 0x90},
	{0x04D6, 0x0E},
	{0x04D8, 0x45},
	{0x04D9, 0x11},
	{0x04DA, 0x1F},
	{0x04EB, 0xA4},
	{0x04EC, 0x60},
	{0x04ED, 0x1F},

	{0x020A, 0xF0},/* Black level */
	{0x020B, 0x00},
};
#define IMX104_SHARE_REG_SIZE		ARRAY_SIZE(imx104_share_regs)

static const struct imx104_reg_table imx104_wdr_patch_regs[] = {
	/* Chip ID=02h, do not change  */
	{0x0210, 0x38},
	{0x0212, 0x0F},
	{0x0265, 0x00},
	{0x0286, 0x10},
	{0x02CF, 0xE1},
	{0x02D0, 0x29},
	{0x02D2, 0x9B},
	{0x02D3, 0x01},
	/* Chip ID=04h, do not change */
	{0x0461, 0x5E},
	{0x0466, 0x00},
	{0x0467, 0x04},
	/* Chip ID=02h video_format */
	{0x0205, 0x00}, // ADBIT
	{0x020C, 0x02}, // WDMODE
	{0x020F, 0x05}, // WDC_CMPEN
	{0x0210, 0x38},
	{0x0212, 0x0F},
	{0x0284, 0x0F}, // VRSET
	{0x0256, 0xC9}, // WDC_CCMP1/2
	{0x0257, 0x33}, // WDC_ACMP1/2
};
#define IMX104_WDR_PATCH_REG_SIZE		ARRAY_SIZE(imx104_wdr_patch_regs)

static const struct imx104_pll_reg_table imx104_pll_tbl[] = {
	[0] = {
		.pixclk = PLL_CLK_148_5MHZ,
		.extclk = PLL_CLK_37_125MHZ,
		.regs = {
		}
	},
	[1] = { //For 27.97/59.94fps
		.pixclk = 148351500,
		.extclk = 37087875,
		.regs = {
		}
	},
};
